==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.336 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.19 seconds. CPU system time: 0.87 seconds. Elapsed time: 2.99 seconds; current allocated memory: 317.606 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:85:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:80:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_138_1'(sysArray_simple/sysArray.cpp:138:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:138:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.88 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.4 seconds; current allocated memory: 320.528 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 320.529 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.845 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.163 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:95) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_2' (sysArray_simple/sysArray.cpp:139) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:95) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:98) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:49) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_73_1' (sysArray_simple/sysArray.cpp:73) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_74_2' (sysArray_simple/sysArray.cpp:74) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:89) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:89) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 346.668 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_1' (sysArray_simple/sysArray.cpp:138:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 383.354 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 384.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 385.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 386.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_outer_loop1'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_req', sysArray_simple/sysArray.cpp:106) on port 'gmem' (sysArray_simple/sysArray.cpp:106) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('a_vec_1_req', sysArray_simple/sysArray.cpp:105) on port 'gmem' (sysArray_simple/sysArray.cpp:105) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_3_req', sysArray_simple/sysArray.cpp:106) on port 'gmem' (sysArray_simple/sysArray.cpp:106) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('a_vec_2_req', sysArray_simple/sysArray.cpp:105) on port 'gmem' (sysArray_simple/sysArray.cpp:105) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_6_req', sysArray_simple/sysArray.cpp:106) on port 'gmem' (sysArray_simple/sysArray.cpp:106) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 23, loop 'top_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 388.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 390.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1_VITIS_LOOP_139_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_138_1_VITIS_LOOP_139_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 390.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 391.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 391.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 392.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 394.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 399.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_outer_loop1' pipeline 'top_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_outer_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 406.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2' pipeline 'VITIS_LOOP_138_1_VITIS_LOOP_139_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 413.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.336 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.19 seconds. CPU system time: 0.66 seconds. Elapsed time: 3.07 seconds; current allocated memory: 317.606 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:85:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:80:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_140_1'(sysArray_simple/sysArray.cpp:140:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:140:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.04 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.54 seconds; current allocated memory: 320.544 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 320.546 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.861 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.177 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:97) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (sysArray_simple/sysArray.cpp:141) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:97) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:100) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:49) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_73_1' (sysArray_simple/sysArray.cpp:73) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_74_2' (sysArray_simple/sysArray.cpp:74) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:89) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:89) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a_vec.0' (sysArray_simple/sysArray.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a_vec.1586' (sysArray_simple/sysArray.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_vec.0' (sysArray_simple/sysArray.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_vec.1599' (sysArray_simple/sysArray.cpp:89) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_vec.0' (sysArray_simple/sysArray.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_vec.1586' (sysArray_simple/sysArray.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_vec.0' (sysArray_simple/sysArray.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_vec.1599' (sysArray_simple/sysArray.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 346.694 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_140_1' (sysArray_simple/sysArray.cpp:140:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 383.381 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 384.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 385.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 386.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 387.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_outer_loop1'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_req', sysArray_simple/sysArray.cpp:108) on port 'gmem' (sysArray_simple/sysArray.cpp:108) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('a_vec_0_1_req', sysArray_simple/sysArray.cpp:107) on port 'gmem' (sysArray_simple/sysArray.cpp:107) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_3_req', sysArray_simple/sysArray.cpp:108) on port 'gmem' (sysArray_simple/sysArray.cpp:108) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('a_vec_1_0_req', sysArray_simple/sysArray.cpp:107) on port 'gmem' (sysArray_simple/sysArray.cpp:107) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_6_req', sysArray_simple/sysArray.cpp:108) on port 'gmem' (sysArray_simple/sysArray.cpp:108) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 23, loop 'top_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 388.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 390.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_1_VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_1_VITIS_LOOP_141_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 390.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 391.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 391.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 392.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 394.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 399.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_outer_loop1' pipeline 'top_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_outer_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 406.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2' pipeline 'VITIS_LOOP_140_1_VITIS_LOOP_141_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWCACHE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.336 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.25 seconds. CPU system time: 0.69 seconds. Elapsed time: 3.17 seconds; current allocated memory: 317.606 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:85:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:80:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_140_1'(sysArray_simple/sysArray.cpp:140:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:140:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.98 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.49 seconds; current allocated memory: 320.544 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 320.546 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.862 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.178 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:97) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (sysArray_simple/sysArray.cpp:141) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:97) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:100) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:49) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_73_1' (sysArray_simple/sysArray.cpp:73) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_74_2' (sysArray_simple/sysArray.cpp:74) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:85) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 346.690 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_140_1' (sysArray_simple/sysArray.cpp:140:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 383.370 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 384.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 385.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 386.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 387.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_outer_loop1'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_req', sysArray_simple/sysArray.cpp:108) on port 'gmem' (sysArray_simple/sysArray.cpp:108) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('a_vec_1_req', sysArray_simple/sysArray.cpp:107) on port 'gmem' (sysArray_simple/sysArray.cpp:107) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_3_req', sysArray_simple/sysArray.cpp:108) on port 'gmem' (sysArray_simple/sysArray.cpp:108) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('a_vec_2_req', sysArray_simple/sysArray.cpp:107) on port 'gmem' (sysArray_simple/sysArray.cpp:107) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_6_req', sysArray_simple/sysArray.cpp:108) on port 'gmem' (sysArray_simple/sysArray.cpp:108) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 23, loop 'top_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 388.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 390.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_1_VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_1_VITIS_LOOP_141_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 390.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 391.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 391.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 392.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 394.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 399.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_outer_loop1' pipeline 'top_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_outer_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 406.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2' pipeline 'VITIS_LOOP_140_1_VITIS_LOOP_141_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 413.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.547 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:81:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.04 seconds. CPU system time: 0.69 seconds. Elapsed time: 2.97 seconds; current allocated memory: 317.886 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:86:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:80:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_141_1'(sysArray_simple/sysArray.cpp:141:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:141:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.97 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.58 seconds; current allocated memory: 320.870 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 320.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.190 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.509 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:98) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_2' (sysArray_simple/sysArray.cpp:142) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:98) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:101) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:49) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_73_1' (sysArray_simple/sysArray.cpp:73) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_74_2' (sysArray_simple/sysArray.cpp:74) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:86) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 347.016 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (sysArray_simple/sysArray.cpp:141:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 383.784 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 385.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 386.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 386.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_outer_loop1'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_req', sysArray_simple/sysArray.cpp:109) on port 'gmem' (sysArray_simple/sysArray.cpp:109) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('a_vec_1_req', sysArray_simple/sysArray.cpp:108) on port 'gmem' (sysArray_simple/sysArray.cpp:108) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_3_req', sysArray_simple/sysArray.cpp:109) on port 'gmem' (sysArray_simple/sysArray.cpp:109) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('a_vec_2_req', sysArray_simple/sysArray.cpp:108) on port 'gmem' (sysArray_simple/sysArray.cpp:108) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_outer_loop1' (loop 'top_outer_loop1'): Unable to schedule bus request operation ('gmem_load_6_req', sysArray_simple/sysArray.cpp:109) on port 'gmem' (sysArray_simple/sysArray.cpp:109) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 23, loop 'top_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 389.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 390.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_142_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_141_1_VITIS_LOOP_142_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 391.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 391.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 391.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 392.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 394.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 399.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_outer_loop1' pipeline 'top_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_outer_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 407.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_142_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2/m_axi_gmem_AWREGION' to 0.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.498 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:87:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_simple/sysArray.cpp:105:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_simple/sysArray.cpp:150:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file sysArray_simple/sysArray.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.27 seconds. CPU system time: 0.75 seconds. Elapsed time: 3.21 seconds; current allocated memory: 317.901 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:85:0)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:152:43)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:152:43)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_151_2'(sysArray_simple/sysArray.cpp:151:27) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:151:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.96 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.48 seconds; current allocated memory: 320.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 320.849 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.519 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (sysArray_simple/sysArray.cpp:79) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:108) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_1' (sysArray_simple/sysArray.cpp:151) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_150_1' (sysArray_simple/sysArray.cpp:151) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_2' (sysArray_simple/sysArray.cpp:151) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_150_1_proc' (sysArray_simple/sysArray.cpp:151) to a process function for dataflow in function 'systolic_array'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'systolic_array' (sysArray_simple/sysArray.cpp:85)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array' (sysArray_simple/sysArray.cpp:85), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'Loop_1_proc1'
	 'Loop_VITIS_LOOP_150_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:55:6) in function 'Loop_1_proc1'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 345.991 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'Loop_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:51:17) in function 'Loop_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (sysArray_simple/sysArray.cpp:78:34) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:108:12) in function 'Loop_1_proc1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:12:17)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:13:17)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:19:8)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:20:8)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:21:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:26:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:27:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b_vec' (sysArray_simple/sysArray.cpp:117:26)
INFO: [HLS 200-472] Inferring partial write operation for 'a_vec' (sysArray_simple/sysArray.cpp:116:26)
INFO: [HLS 200-472] Inferring partial write operation for 'a_vec' (sysArray_simple/sysArray.cpp:120:25)
INFO: [HLS 200-472] Inferring partial write operation for 'b_vec' (sysArray_simple/sysArray.cpp:121:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 417.369 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 417.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 417.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_addr_1_write_ln12', sysArray_simple/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 417.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 418.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 418.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 418.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_inner_loop1'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_top_inner_loop1' (loop 'top_inner_loop1'): Unable to schedule bus request operation ('gmem_load_1_req', sysArray_simple/sysArray.cpp:117) on port 'gmem' (sysArray_simple/sysArray.cpp:117) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'top_inner_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 418.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 419.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe_array_outer_loop_pe_array_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pe_array_outer_loop_pe_array_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 419.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 419.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 420.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 420.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 420.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 420.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_150_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_150_1_proc' (loop 'VITIS_LOOP_150_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln152', sysArray_simple/sysArray.cpp:152) on port 'gmem' (sysArray_simple/sysArray.cpp:152) and bus write operation ('gmem_addr_write_ln152', sysArray_simple/sysArray.cpp:152) on port 'gmem' (sysArray_simple/sysArray.cpp:152).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_150_1_proc' (loop 'VITIS_LOOP_150_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln152', sysArray_simple/sysArray.cpp:152) on port 'gmem' (sysArray_simple/sysArray.cpp:152) and bus write operation ('gmem_addr_write_ln152', sysArray_simple/sysArray.cpp:152) on port 'gmem' (sysArray_simple/sysArray.cpp:152).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_150_1_proc' (loop 'VITIS_LOOP_150_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln152', sysArray_simple/sysArray.cpp:152) on port 'gmem' (sysArray_simple/sysArray.cpp:152) and bus write operation ('gmem_addr_write_ln152', sysArray_simple/sysArray.cpp:152) on port 'gmem' (sysArray_simple/sysArray.cpp:152).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 11, loop 'VITIS_LOOP_150_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 420.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 421.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 421.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 421.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 421.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 423.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_top_inner_loop1' pipeline 'top_inner_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_top_inner_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop' pipeline 'pe_array_outer_loop_pe_array_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 427.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.498 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:86:9
WARNING: [HLS 207-1017] unknown pragma ignored: sysArray_simple/sysArray.cpp:104:9
WARNING: [HLS 207-1017] unknown pragma ignored: sysArray_simple/sysArray.cpp:106:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.12 seconds. CPU system time: 0.67 seconds. Elapsed time: 2.99 seconds; current allocated memory: 317.901 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:85:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_151_1'(sysArray_simple/sysArray.cpp:151:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:151:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.01 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.55 seconds; current allocated memory: 320.864 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 320.865 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.177 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.492 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (sysArray_simple/sysArray.cpp:79) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_2' (sysArray_simple/sysArray.cpp:152) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'a_vec' (sysArray_simple/sysArray.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_vec' (sysArray_simple/sysArray.cpp:96) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:121:25) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:117:39) to (sysArray_simple/sysArray.cpp:118:28) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:117:26) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:118:26) to (sysArray_simple/sysArray.cpp:119:13) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:55:6) in function 'systolic_array'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 346.099 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
WARNING: [HLS 200-960] Cannot flatten loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:51:17) in function 'systolic_array' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (sysArray_simple/sysArray.cpp:78:34) in function 'systolic_array'.
WARNING: [HLS 200-960] Cannot flatten loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:107:11) in function 'systolic_array' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_1' (sysArray_simple/sysArray.cpp:151:31) in function 'systolic_array'.
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:12:17)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:13:17)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:26:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:27:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:19:8)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:20:8)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:21:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 399.056 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_addr_1_write_ln12', sysArray_simple/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 399.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 399.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 400.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 400.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_inner_loop1'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_top_inner_loop1' (loop 'top_inner_loop1'): Unable to schedule bus request operation ('gmem_load_req', sysArray_simple/sysArray.cpp:118) on port 'gmem' (sysArray_simple/sysArray.cpp:118) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'top_inner_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 400.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 401.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_pe_array_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe_array_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pe_array_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 401.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 402.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 402.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 402.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_151_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 402.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 402.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 403.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 403.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 404.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 405.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_inner_loop1' pipeline 'top_inner_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_inner_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 407.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_pe_array_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_pe_array_inner_loop' pipeline 'pe_array_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_pe_array_inner_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 411.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 412.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_151_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 414.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/din_a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/din_b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'din_a', 'din_b', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.466 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:108:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:111:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_simple/sysArray.cpp:107:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_simple/sysArray.cpp:154:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file sysArray_simple/sysArray.cpp
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:108:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:111:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.25 seconds. CPU system time: 0.6 seconds. Elapsed time: 3 seconds; current allocated memory: 317.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:156:43)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:156:43)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_155_4'(sysArray_simple/sysArray.cpp:155:27) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:155:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.94 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.46 seconds; current allocated memory: 320.847 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 320.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.025 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.536 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (sysArray_simple/sysArray.cpp:112) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (sysArray_simple/sysArray.cpp:155) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_109_1' (sysArray_simple/sysArray.cpp:112) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_154_3' (sysArray_simple/sysArray.cpp:155) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_2' (sysArray_simple/sysArray.cpp:112) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_155_4' (sysArray_simple/sysArray.cpp:155) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:98) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_109_1_proc' (sysArray_simple/sysArray.cpp:112) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_154_3_proc' (sysArray_simple/sysArray.cpp:155) to a process function for dataflow in function 'systolic_array'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'systolic_array' (sysArray_simple/sysArray.cpp:87)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.466 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:106:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:109:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:106:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:109:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.48 seconds. CPU system time: 0.67 seconds. Elapsed time: 3.27 seconds; current allocated memory: 317.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_152_3'(sysArray_simple/sysArray.cpp:152:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:152:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.01 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.5 seconds; current allocated memory: 320.843 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 320.845 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.036 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.523 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_1' (sysArray_simple/sysArray.cpp:107) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (sysArray_simple/sysArray.cpp:153) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_107_1' (sysArray_simple/sysArray.cpp:107) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_2' (sysArray_simple/sysArray.cpp:110) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:98) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 346.225 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_3' (sysArray_simple/sysArray.cpp:152:31) in function 'systolic_array'.
INFO: [HLS 200-472] Inferring partial write operation for 'this_a_tmp' (sysArray_simple/sysArray.cpp:19:8)
INFO: [HLS 200-472] Inferring partial write operation for 'this_b_tmp' (sysArray_simple/sysArray.cpp:20:8)
INFO: [HLS 200-472] Inferring partial write operation for 'this_val' (sysArray_simple/sysArray.cpp:21:7)
INFO: [HLS 200-472] Inferring partial write operation for 'this_a_pass' (sysArray_simple/sysArray.cpp:26:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_b_pass' (sysArray_simple/sysArray.cpp:27:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:12:17)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:13:17)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:14:6)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 389.592 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_addr_1_write_ln12', sysArray_simple/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 390.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 390.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 390.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 390.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pulse'.
WARNING: [HLS 200-880] The II Violation in module 'pulse' (function 'pulse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('this_val_addr_write_ln21', sysArray_simple/sysArray.cpp:21) of variable 'add_ln21', sysArray_simple/sysArray.cpp:21 on array 'this_val' and 'load' operation ('this_val_load', sysArray_simple/sysArray.cpp:21) on array 'this_val'.
WARNING: [HLS 200-885] The II Violation in module 'pulse' (function 'pulse'): Unable to schedule 'load' operation ('this_val_load_3', sysArray_simple/sysArray.cpp:21) on array 'this_val' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'this_val'.
WARNING: [HLS 200-885] The II Violation in module 'pulse' (function 'pulse'): Unable to schedule 'load' operation ('this_val_load_5', sysArray_simple/sysArray.cpp:21) on array 'this_val' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'this_val'.
WARNING: [HLS 200-885] The II Violation in module 'pulse' (function 'pulse'): Unable to schedule 'load' operation ('this_val_load_7', sysArray_simple/sysArray.cpp:21) on array 'this_val' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'this_val'.
WARNING: [HLS 200-885] The II Violation in module 'pulse' (function 'pulse'): Unable to schedule 'store' operation ('this_val_addr_5_write_ln21', sysArray_simple/sysArray.cpp:21) of variable 'add_ln21_5', sysArray_simple/sysArray.cpp:21 on array 'this_val' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'this_val'.
WARNING: [HLS 200-885] The II Violation in module 'pulse' (function 'pulse'): Unable to schedule 'store' operation ('this_val_addr_13_write_ln21', sysArray_simple/sysArray.cpp:21) of variable 'add_ln21_13', sysArray_simple/sysArray.cpp:21 on array 'this_val' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'this_val'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'pulse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 391.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 392.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 32, loop 'VITIS_LOOP_107_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 392.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 393.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_3_VITIS_LOOP_153_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_152_3_VITIS_LOOP_153_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 393.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 394.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 394.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 394.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 394.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 396.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pulse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 398.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_107_1' pipeline 'VITIS_LOOP_107_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 404.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4' pipeline 'VITIS_LOOP_152_3_VITIS_LOOP_153_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 407.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/din_a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/din_b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'din_a', 'din_b', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 410.177 MB.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_pe_array_pe_a_pass_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_pe_array_pe_a_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 415.268 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 424.497 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_array.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_array.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.466 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:106:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:109:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:106:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:109:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.22 seconds. CPU system time: 0.63 seconds. Elapsed time: 3.08 seconds; current allocated memory: 317.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_152_3'(sysArray_simple/sysArray.cpp:152:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:152:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.13 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.78 seconds; current allocated memory: 320.860 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 320.861 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.545 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_1' (sysArray_simple/sysArray.cpp:107) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (sysArray_simple/sysArray.cpp:153) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_107_1' (sysArray_simple/sysArray.cpp:107) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_2' (sysArray_simple/sysArray.cpp:110) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:98) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:127) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 347.547 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_3' (sysArray_simple/sysArray.cpp:152:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 385.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 387.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 388.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 389.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 390.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_1'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_VITIS_LOOP_107_1' (loop 'VITIS_LOOP_107_1'): Unable to schedule bus request operation ('gmem_load_req', sysArray_simple/sysArray.cpp:119) on port 'gmem' (sysArray_simple/sysArray.cpp:119) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_VITIS_LOOP_107_1' (loop 'VITIS_LOOP_107_1'): Unable to schedule bus request operation ('a_vec_1_req', sysArray_simple/sysArray.cpp:118) on port 'gmem' (sysArray_simple/sysArray.cpp:118) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_VITIS_LOOP_107_1' (loop 'VITIS_LOOP_107_1'): Unable to schedule bus request operation ('gmem_load_3_req', sysArray_simple/sysArray.cpp:119) on port 'gmem' (sysArray_simple/sysArray.cpp:119) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_VITIS_LOOP_107_1' (loop 'VITIS_LOOP_107_1'): Unable to schedule bus request operation ('a_vec_2_req', sysArray_simple/sysArray.cpp:118) on port 'gmem' (sysArray_simple/sysArray.cpp:118) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_VITIS_LOOP_107_1' (loop 'VITIS_LOOP_107_1'): Unable to schedule bus request operation ('gmem_load_6_req', sysArray_simple/sysArray.cpp:119) on port 'gmem' (sysArray_simple/sysArray.cpp:119) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 23, loop 'VITIS_LOOP_107_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 391.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 393.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_3_VITIS_LOOP_153_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_152_3_VITIS_LOOP_153_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 393.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 394.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 394.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 395.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 398.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 405.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_107_1' pipeline 'VITIS_LOOP_107_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 413.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4' pipeline 'VITIS_LOOP_152_3_VITIS_LOOP_153_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.466 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:120:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:123:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_simple/sysArray.cpp:103:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_simple/sysArray.cpp:119:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_simple/sysArray.cpp:166:5
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file sysArray_simple/sysArray.cpp
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:120:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.4 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.05 seconds; current allocated memory: 318.045 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:106:14)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:107:14)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:168:43)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:106:14)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:107:14)
WARNING: [HLS 214-167] The program may have out of bound array access (sysArray_simple/sysArray.cpp:168:43)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_167_6'(sysArray_simple/sysArray.cpp:167:27) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:167:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.1 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.66 seconds; current allocated memory: 321.097 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.099 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.302 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.836 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_121_3' (sysArray_simple/sysArray.cpp:124) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_166_5' (sysArray_simple/sysArray.cpp:167) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_121_3' (sysArray_simple/sysArray.cpp:124) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_166_5' (sysArray_simple/sysArray.cpp:167) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_4' (sysArray_simple/sysArray.cpp:124) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_167_6' (sysArray_simple/sysArray.cpp:167) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:112) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (sysArray_simple/sysArray.cpp:34) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:40) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_103_1_proc' (sysArray_simple/sysArray.cpp:104) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:124) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_166_5_proc' (sysArray_simple/sysArray.cpp:167) to a process function for dataflow in function 'systolic_array'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'systolic_array' (sysArray_simple/sysArray.cpp:87)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Variable 'pe_array.pe.a_pass[0]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[0]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[0]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[0]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.a_pass[0]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[0]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[0]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[0]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-979] Variable 'pe_array.pe.a_pass[1]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[1]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[1]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[1]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.a_pass[1]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[1]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[1]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[1]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-979] Variable 'pe_array.pe.a_pass[2]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[2]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[2]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[2]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.a_pass[2]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[2]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[2]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[2]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-979] Variable 'pe_array.pe.a_pass[3]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[3]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[3]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[3]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.a_pass[3]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[3]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[3]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.a_pass[3]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-979] Variable 'pe_array.pe.b_pass[0]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[0]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[0]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[0]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.b_pass[0]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[0]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[0]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[0]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-979] Variable 'pe_array.pe.b_pass[1]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[1]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[1]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[1]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.b_pass[1]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[1]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[1]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[1]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-979] Variable 'pe_array.pe.b_pass[2]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[2]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[2]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[2]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.b_pass[2]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[2]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[2]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.b_pass[2]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-979] Variable 'pe_array.pe.val[0]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.val[0]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[0]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[0]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.val[0]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.val[0]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[0]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[0]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[0]' has read operations in process function 'Loop_VITIS_LOOP_166_5_proc' (sysArray_simple/sysArray.cpp:166:23).
ERROR: [HLS 200-979] Variable 'pe_array.pe.val[1]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.val[1]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[1]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[1]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.val[1]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.val[1]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[1]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[1]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[1]' has read operations in process function 'Loop_VITIS_LOOP_166_5_proc' (sysArray_simple/sysArray.cpp:166:23).
ERROR: [HLS 200-979] Variable 'pe_array.pe.val[2]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.val[2]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[2]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[2]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.val[2]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.val[2]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[2]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[2]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[2]' has read operations in process function 'Loop_VITIS_LOOP_166_5_proc' (sysArray_simple/sysArray.cpp:166:23).
ERROR: [HLS 200-979] Variable 'pe_array.pe.val[3]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'pe_array.pe.val[3]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[3]' has write operations in process function 'Loop_VITIS_LOOP_40_1_proc' (sysArray_simple/sysArray.cpp:12:47).
INFO: [HLS 200-992] Variable 'pe_array.pe.val[3]' has read and write operations in process function 'Loop_VITIS_LOOP_121_3_proc' (sysArray_simple/sysArray.cpp:121:39).
ERROR: [HLS 200-779] Non-shared array 'pe_array.pe.val[3]' (sysArray_simple/sysArray.cpp:93) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'pe_array.pe.val[3]' has write operations in process function 'Loop_1_proc' (sysArray_simple/sysArray.cpp:12:5).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.466 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:119:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:122:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:119:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:122:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.13 seconds. CPU system time: 0.73 seconds. Elapsed time: 3.16 seconds; current allocated memory: 318.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_165_5'(sysArray_simple/sysArray.cpp:165:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:165:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.05 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.64 seconds; current allocated memory: 321.076 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.077 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.303 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (sysArray_simple/sysArray.cpp:103) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_3' (sysArray_simple/sysArray.cpp:120) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_166_6' (sysArray_simple/sysArray.cpp:166) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_120_3' (sysArray_simple/sysArray.cpp:120) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_4' (sysArray_simple/sysArray.cpp:123) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:111) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:136:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:140) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 348.476 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (sysArray_simple/sysArray.cpp:102:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_5' (sysArray_simple/sysArray.cpp:165:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 397.948 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 399.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 401.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 402.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 403.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' (loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'): Unable to schedule bus request operation ('M2_0_req', sysArray_simple/sysArray.cpp:106) on port 'gmem' (sysArray_simple/sysArray.cpp:106) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 10, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 404.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 404.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 406.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 407.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_165_5_VITIS_LOOP_166_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_5_VITIS_LOOP_166_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_165_5_VITIS_LOOP_166_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 408.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 408.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 409.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 410.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 413.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 420.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 426.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_120_3' pipeline 'VITIS_LOOP_120_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_120_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 432.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_165_5_VITIS_LOOP_166_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.466 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.15 seconds. CPU system time: 0.67 seconds. Elapsed time: 3.04 seconds; current allocated memory: 318.042 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_170_7'(sysArray_simple/sysArray.cpp:170:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:170:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.96 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.57 seconds; current allocated memory: 321.129 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.130 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.401 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.892 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_8' (sysArray_simple/sysArray.cpp:171) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_128_6' (sysArray_simple/sysArray.cpp:128) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:141:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:145) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 348.575 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_7' (sysArray_simple/sysArray.cpp:170:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 407.778 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 409.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 411.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 412.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 413.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 413.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 414.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 414.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 414.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 416.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 417.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 418.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 419.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 420.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 423.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 430.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 436.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 438.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_125_5' pipeline 'VITIS_LOOP_125_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_125_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 443.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline 'VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.464 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.52 seconds. CPU system time: 0.62 seconds. Elapsed time: 3.29 seconds; current allocated memory: 318.040 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_170_7'(sysArray_simple/sysArray.cpp:170:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:170:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.01 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.61 seconds; current allocated memory: 321.126 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.128 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.399 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.889 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_8' (sysArray_simple/sysArray.cpp:171) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_128_6' (sysArray_simple/sysArray.cpp:128) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:141:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:145) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 348.577 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_7' (sysArray_simple/sysArray.cpp:170:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 407.780 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 409.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 411.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 412.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 413.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 413.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 414.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_125_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 416.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 417.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 418.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 419.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 420.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 423.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 430.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 436.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 438.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_125_5' pipeline 'VITIS_LOOP_125_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_125_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 443.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline 'VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.464 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.25 seconds. CPU system time: 0.65 seconds. Elapsed time: 3.08 seconds; current allocated memory: 318.040 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_170_7'(sysArray_simple/sysArray.cpp:170:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:170:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.06 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.59 seconds; current allocated memory: 321.126 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.128 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.397 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.888 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_8' (sysArray_simple/sysArray.cpp:171) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_128_6' (sysArray_simple/sysArray.cpp:128) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:141:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:145) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 348.568 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_7' (sysArray_simple/sysArray.cpp:170:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 407.770 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 409.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 411.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 412.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 413.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 413.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 414.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_125_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 416.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 417.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 418.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 419.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 420.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 423.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 430.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 436.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 438.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_125_5' pipeline 'VITIS_LOOP_125_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_125_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 443.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline 'VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.464 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.32 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.04 seconds; current allocated memory: 318.040 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_170_7'(sysArray_simple/sysArray.cpp:170:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:170:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.07 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.62 seconds; current allocated memory: 321.126 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.128 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.892 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_8' (sysArray_simple/sysArray.cpp:171) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_128_6' (sysArray_simple/sysArray.cpp:128) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:141:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:145) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 348.575 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_7' (sysArray_simple/sysArray.cpp:170:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 407.774 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 409.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 412.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 413.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 413.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 414.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 414.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_125_5'
WARNING: [HLS 200-871] Estimated clock period (1.599ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [HLS 200-1016] The critical path in module 'systolic_array_Pipeline_VITIS_LOOP_125_5' consists of the following:	'phi' operation ('a_vec[0]') with incoming values : ('a_vec[0]', sysArray_simple/sysArray.cpp:136) [279]  (0 ns)
	'mul' operation ('mul_ln21', sysArray_simple/sysArray.cpp:21) [422]  (1.6 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 416.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 418.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 418.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 419.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 420.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 423.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 431.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 436.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 439.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_125_5' pipeline 'VITIS_LOOP_125_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_125_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 444.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline 'VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWQOS' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.464 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.42 seconds. CPU system time: 0.68 seconds. Elapsed time: 3.14 seconds; current allocated memory: 318.040 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_170_7'(sysArray_simple/sysArray.cpp:170:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:170:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.1 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.61 seconds; current allocated memory: 321.126 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.128 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.397 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.894 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_8' (sysArray_simple/sysArray.cpp:171) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_128_6' (sysArray_simple/sysArray.cpp:128) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:141:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:145) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 348.572 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_7' (sysArray_simple/sysArray.cpp:170:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 407.774 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 409.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 412.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 413.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 413.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 414.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 414.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 414.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_125_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 416.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 418.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 418.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 419.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 420.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 423.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 430.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 436.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 439.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_125_5' pipeline 'VITIS_LOOP_125_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_125_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 443.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline 'VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.584 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:102:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:124:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.32 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.03 seconds; current allocated memory: 318.132 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_170_7'(sysArray_simple/sysArray.cpp:170:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:170:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.2 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.75 seconds; current allocated memory: 321.257 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.258 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.530 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 324.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_8' (sysArray_simple/sysArray.cpp:171) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_125_5' (sysArray_simple/sysArray.cpp:125) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_128_6' (sysArray_simple/sysArray.cpp:128) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:141:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:145) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 348.712 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_7' (sysArray_simple/sysArray.cpp:170:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 407.900 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 409.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 412.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 413.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 413.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 414.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 415.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_125_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 416.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 418.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_170_7_VITIS_LOOP_171_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 418.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 419.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 420.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 423.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 431.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 436.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 439.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_125_5' pipeline 'VITIS_LOOP_125_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_125_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 443.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline 'VITIS_LOOP_170_7_VITIS_LOOP_171_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.585 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:103:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:89:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:125:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:128:9
WARNING: [HLS 207-5544] '#pragma HLS loop_flatten' can only be applied inside loop body: sysArray_simple/sysArray.cpp:103:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:125:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:128:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.39 seconds. CPU system time: 0.67 seconds. Elapsed time: 3.18 seconds; current allocated memory: 318.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:94:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:88:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_104_1'(sysArray_simple/sysArray.cpp:104:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:104:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_109_3'(sysArray_simple/sysArray.cpp:109:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:109:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_171_7'(sysArray_simple/sysArray.cpp:171:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:171:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.34 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.87 seconds; current allocated memory: 321.257 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.258 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.530 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 324.023 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_2' (sysArray_simple/sysArray.cpp:105) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_4' (sysArray_simple/sysArray.cpp:110) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_5' (sysArray_simple/sysArray.cpp:126) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_8' (sysArray_simple/sysArray.cpp:172) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_126_5' (sysArray_simple/sysArray.cpp:126) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (sysArray_simple/sysArray.cpp:129) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:53) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:57) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_1' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_2' (sysArray_simple/sysArray.cpp:82) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:117) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:142:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:146) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 348.712 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (sysArray_simple/sysArray.cpp:104:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_3' (sysArray_simple/sysArray.cpp:109:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_7' (sysArray_simple/sysArray.cpp:171:31) in function 'systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 407.900 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 409.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 412.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 413.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 413.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_3_VITIS_LOOP_110_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_3_VITIS_LOOP_110_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 414.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 415.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_126_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_126_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 416.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 418.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_7_VITIS_LOOP_172_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_7_VITIS_LOOP_172_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 418.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 419.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 420.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 423.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 431.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 436.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' pipeline 'VITIS_LOOP_109_3_VITIS_LOOP_110_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 439.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_126_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_126_5' pipeline 'VITIS_LOOP_126_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_126_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 443.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8' pipeline 'VITIS_LOOP_171_7_VITIS_LOOP_172_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.585 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:89:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: sysArray_simple/sysArray.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.23 seconds. CPU system time: 0.6 seconds. Elapsed time: 3 seconds; current allocated memory: 318.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:94:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:88:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_104_1'(sysArray_simple/sysArray.cpp:104:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:104:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_109_3'(sysArray_simple/sysArray.cpp:109:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:109:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_171_6'(sysArray_simple/sysArray.cpp:171:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:171:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.02 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.58 seconds; current allocated memory: 321.208 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.209 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.503 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.977 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_2' (sysArray_simple/sysArray.cpp:105) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_4' (sysArray_simple/sysArray.cpp:110) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_7' (sysArray_simple/sysArray.cpp:172) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'a_vec' (sysArray_simple/sysArray.cpp:117) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_vec' (sysArray_simple/sysArray.cpp:117) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:57:6) to (sysArray_simple/sysArray.cpp:19:8) in function 'PE_Array<unsigned int, 4>::pulse'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 351.030 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (sysArray_simple/sysArray.cpp:104:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_3' (sysArray_simple/sysArray.cpp:109:31) in function 'systolic_array'.
WARNING: [HLS 200-960] Cannot flatten loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:125:11) in function 'systolic_array' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_6' (sysArray_simple/sysArray.cpp:171:31) in function 'systolic_array'.
WARNING: [HLS 200-960] Cannot flatten loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:53:17) in function 'PE_Array<unsigned int, 4>::pulse' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-943] Cannot merge loops in region 'systolic_array': non-trivial code exists between loops.
WARNING: [HLS 200-946] Cannot merge loops in region 'pulse': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 427.549 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 430.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 432.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 433.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 436.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 436.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_3_VITIS_LOOP_110_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_3_VITIS_LOOP_110_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 437.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 438.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_128_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_128_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 438.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 441.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 445.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_6_VITIS_LOOP_172_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_6_VITIS_LOOP_172_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 445.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 445.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 447.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 450.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 454.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 463.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 474.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' pipeline 'VITIS_LOOP_109_3_VITIS_LOOP_110_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 477.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_128_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_128_5' pipeline 'VITIS_LOOP_128_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_128_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 480.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_42_32_1_1' is changed to 'mux_42_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pulse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 503.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7' pipeline 'VITIS_LOOP_171_6_VITIS_LOOP_172_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7/m_axi_gmem_AWLOCK' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 316.535 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:89:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.11 seconds. CPU system time: 0.75 seconds. Elapsed time: 3 seconds; current allocated memory: 318.044 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:94:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:88:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_104_1'(sysArray_simple/sysArray.cpp:104:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:104:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_109_3'(sysArray_simple/sysArray.cpp:109:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:109:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_171_5'(sysArray_simple/sysArray.cpp:171:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:171:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.12 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.59 seconds; current allocated memory: 321.151 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.446 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.919 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_2' (sysArray_simple/sysArray.cpp:105) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_4' (sysArray_simple/sysArray.cpp:110) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_6' (sysArray_simple/sysArray.cpp:172) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'a_vec' (sysArray_simple/sysArray.cpp:117) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_vec' (sysArray_simple/sysArray.cpp:117) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:57:6) to (sysArray_simple/sysArray.cpp:19:8) in function 'PE_Array<unsigned int, 4>::pulse'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 350.966 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (sysArray_simple/sysArray.cpp:104:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_3' (sysArray_simple/sysArray.cpp:109:31) in function 'systolic_array'.
WARNING: [HLS 200-960] Cannot flatten loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:125:11) in function 'systolic_array' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_5' (sysArray_simple/sysArray.cpp:171:31) in function 'systolic_array'.
WARNING: [HLS 200-960] Cannot flatten loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:53:17) in function 'PE_Array<unsigned int, 4>::pulse' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-943] Cannot merge loops in region 'systolic_array': non-trivial code exists between loops.
WARNING: [HLS 200-946] Cannot merge loops in region 'pulse': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 427.412 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 430.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 431.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 433.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 436.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 436.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_3_VITIS_LOOP_110_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_3_VITIS_LOOP_110_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 437.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_inner_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'top_inner_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 438.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 441.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 444.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_5_VITIS_LOOP_172_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_5_VITIS_LOOP_172_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 445.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 445.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 447.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 450.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 453.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 463.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 474.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' pipeline 'VITIS_LOOP_109_3_VITIS_LOOP_110_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 477.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_inner_loop1' pipeline 'top_inner_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_inner_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 480.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_42_32_1_1' is changed to 'mux_42_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pulse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 503.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6' pipeline 'VITIS_LOOP_171_5_VITIS_LOOP_172_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6/m_axi_gmem_AWLOCK' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.535 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:89:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.16 seconds. CPU system time: 0.82 seconds. Elapsed time: 3.22 seconds; current allocated memory: 318.044 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:94:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:88:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_104_1'(sysArray_simple/sysArray.cpp:104:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:104:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_109_3'(sysArray_simple/sysArray.cpp:109:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:109:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_170_5'(sysArray_simple/sysArray.cpp:170:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:170:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.15 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.68 seconds; current allocated memory: 321.151 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.922 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_2' (sysArray_simple/sysArray.cpp:105) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_4' (sysArray_simple/sysArray.cpp:110) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_6' (sysArray_simple/sysArray.cpp:171) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'a_vec' (sysArray_simple/sysArray.cpp:117) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_vec' (sysArray_simple/sysArray.cpp:117) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:94) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:57:6) to (sysArray_simple/sysArray.cpp:19:8) in function 'PE_Array<unsigned int, 4>::pulse'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 350.959 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (sysArray_simple/sysArray.cpp:104:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_3' (sysArray_simple/sysArray.cpp:109:31) in function 'systolic_array'.
WARNING: [HLS 200-960] Cannot flatten loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:125:11) in function 'systolic_array' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_5' (sysArray_simple/sysArray.cpp:170:31) in function 'systolic_array'.
WARNING: [HLS 200-960] Cannot flatten loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:53:17) in function 'PE_Array<unsigned int, 4>::pulse' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-943] Cannot merge loops in region 'systolic_array': non-trivial code exists between loops.
WARNING: [HLS 200-946] Cannot merge loops in region 'pulse': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 427.415 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 430.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 431.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 433.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 436.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 436.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_3_VITIS_LOOP_110_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_3_VITIS_LOOP_110_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 437.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_inner_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'top_inner_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 438.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 441.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 444.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_5_VITIS_LOOP_171_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_170_5_VITIS_LOOP_171_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 445.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 445.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 447.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 450.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 453.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 463.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 474.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4' pipeline 'VITIS_LOOP_109_3_VITIS_LOOP_110_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 477.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_inner_loop1' pipeline 'top_inner_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_inner_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 479.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_42_32_1_1' is changed to 'mux_42_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pulse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 503.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6' pipeline 'VITIS_LOOP_170_5_VITIS_LOOP_171_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6/m_axi_gmem_AWLOCK' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.535 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.25 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.98 seconds; current allocated memory: 318.044 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_169_5'(sysArray_simple/sysArray.cpp:169:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:169:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.02 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.53 seconds; current allocated memory: 321.151 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.444 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.918 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_6' (sysArray_simple/sysArray.cpp:170) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'a_vec' (sysArray_simple/sysArray.cpp:116) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_vec' (sysArray_simple/sysArray.cpp:116) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:56:21) to (sysArray_simple/sysArray.cpp:19:8) in function 'PE_Array<unsigned int, 4>::pulse'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 350.966 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
WARNING: [HLS 200-960] Cannot flatten loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:124:11) in function 'systolic_array' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_169_5' (sysArray_simple/sysArray.cpp:169:31) in function 'systolic_array'.
WARNING: [HLS 200-943] Cannot merge loops in region 'systolic_array': non-trivial code exists between loops.
WARNING: [HLS 200-946] Cannot merge loops in region 'pulse': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 427.428 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 430.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 431.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 433.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 436.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 436.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 437.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_inner_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'top_inner_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 438.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 441.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 444.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_5_VITIS_LOOP_170_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_169_5_VITIS_LOOP_170_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 445.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 445.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 447.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 450.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 453.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 463.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 474.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 477.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_inner_loop1' pipeline 'top_inner_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_inner_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 479.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pulse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_42_32_1_1' is changed to 'mux_42_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pulse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 503.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' pipeline 'VITIS_LOOP_169_5_VITIS_LOOP_170_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.535 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.17 seconds. CPU system time: 0.71 seconds. Elapsed time: 3.12 seconds; current allocated memory: 318.044 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:124:2) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (sysArray_simple/sysArray.cpp:124:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_169_5'(sysArray_simple/sysArray.cpp:169:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:169:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.06 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.66 seconds; current allocated memory: 321.170 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.463 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.935 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (sysArray_simple/sysArray.cpp:41) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_6' (sysArray_simple/sysArray.cpp:170) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:124) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:34) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:127) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:53) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:34:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:140:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:144) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 348.605 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (sysArray_simple/sysArray.cpp:40:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_169_5' (sysArray_simple/sysArray.cpp:169:31) in function 'systolic_array'.
WARNING: [HLS 200-943] Cannot merge loops in region 'systolic_array': non-trivial code exists between loops.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 407.743 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 409.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 412.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 413.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 413.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 413.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 414.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_outer_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'top_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 416.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 418.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_5_VITIS_LOOP_170_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_169_5_VITIS_LOOP_170_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 418.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 419.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 420.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 423.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 430.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 436.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 439.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_outer_loop1' pipeline 'top_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_outer_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 443.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' pipeline 'VITIS_LOOP_169_5_VITIS_LOOP_170_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 451.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.554 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.27 seconds. CPU system time: 0.64 seconds. Elapsed time: 3 seconds; current allocated memory: 318.048 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:124:2) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (sysArray_simple/sysArray.cpp:124:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_169_5'(sysArray_simple/sysArray.cpp:169:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:169:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.08 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.58 seconds; current allocated memory: 321.193 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.194 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.486 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.958 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_simple/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_6' (sysArray_simple/sysArray.cpp:170) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:124) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:127) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:53) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:35:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:140:25) in function 'systolic_array'... converting 43 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:144) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 348.627 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_simple/sysArray.cpp:41:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_169_5' (sysArray_simple/sysArray.cpp:169:31) in function 'systolic_array'.
WARNING: [HLS 200-943] Cannot merge loops in region 'systolic_array': non-trivial code exists between loops.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 407.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 409.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 412.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 413.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 413.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 414.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 414.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_outer_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'top_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 416.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 418.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_5_VITIS_LOOP_170_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_169_5_VITIS_LOOP_170_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 418.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 418.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 419.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 420.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 423.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 430.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 436.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 439.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_outer_loop1' pipeline 'top_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_outer_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 443.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' pipeline 'VITIS_LOOP_169_5_VITIS_LOOP_170_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 451.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.551 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:88:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.32 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.06 seconds; current allocated memory: 318.028 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:93:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:87:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:124:2) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (sysArray_simple/sysArray.cpp:124:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_103_1'(sysArray_simple/sysArray.cpp:103:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:103:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_108_3'(sysArray_simple/sysArray.cpp:108:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:108:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_169_5'(sysArray_simple/sysArray.cpp:169:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:169:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.14 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.61 seconds; current allocated memory: 321.170 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.171 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.933 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_simple/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (sysArray_simple/sysArray.cpp:104) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sysArray_simple/sysArray.cpp:109) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_6' (sysArray_simple/sysArray.cpp:170) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:124) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_Array<unsigned int, 4>::pulse' (sysArray_simple/sysArray.cpp:0:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:127) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:53) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:56) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (sysArray_simple/sysArray.cpp:80) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_2' (sysArray_simple/sysArray.cpp:81) in function 'PE_Array<unsigned int, 4>::pulse' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:35:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:124:11) in function 'systolic_array'... converting 57 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PE_Array<unsigned int, 4>::pulse' into 'systolic_array' (sysArray_simple/sysArray.cpp:144) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 348.563 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_simple/sysArray.cpp:41:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (sysArray_simple/sysArray.cpp:103:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (sysArray_simple/sysArray.cpp:108:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_169_5' (sysArray_simple/sysArray.cpp:169:31) in function 'systolic_array'.
WARNING: [HLS 200-943] Cannot merge loops in region 'systolic_array': non-trivial code exists between loops.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 407.626 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 409.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 411.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 413.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1_VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 413.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 413.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3_VITIS_LOOP_109_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 414.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_outer_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'top_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 416.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 417.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_5_VITIS_LOOP_170_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_169_5_VITIS_LOOP_170_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 418.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 419.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 420.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 423.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 430.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline 'VITIS_LOOP_103_1_VITIS_LOOP_104_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 436.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_109_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 438.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_outer_loop1' pipeline 'top_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_outer_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 443.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6' pipeline 'VITIS_LOOP_169_5_VITIS_LOOP_170_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.62 seconds; current allocated memory: 451.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.551 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:87:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.15 seconds. CPU system time: 0.66 seconds. Elapsed time: 3 seconds; current allocated memory: 318.028 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:92:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:86:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:86:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:123:2) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'this.pe.b_tmp' (sysArray_simple/sysArray.cpp:123:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_102_1'(sysArray_simple/sysArray.cpp:102:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:102:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_107_3'(sysArray_simple/sysArray.cpp:107:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:107:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_168_5'(sysArray_simple/sysArray.cpp:168:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:168:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.12 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.68 seconds; current allocated memory: 321.139 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 321.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.866 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_simple/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (sysArray_simple/sysArray.cpp:103) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_4' (sysArray_simple/sysArray.cpp:108) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_6' (sysArray_simple/sysArray.cpp:169) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:123) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:126) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:55) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_1' (sysArray_simple/sysArray.cpp:79) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_2' (sysArray_simple/sysArray.cpp:80) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:115) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:35:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:123:11) in function 'systolic_array'... converting 57 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 348.513 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_simple/sysArray.cpp:41:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (sysArray_simple/sysArray.cpp:102:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_3' (sysArray_simple/sysArray.cpp:107:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_5' (sysArray_simple/sysArray.cpp:168:31) in function 'systolic_array'.
WARNING: [HLS 200-943] Cannot merge loops in region 'systolic_array': non-trivial code exists between loops.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 406.083 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 407.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 408.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 409.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 410.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 410.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 411.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_3_VITIS_LOOP_108_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_3_VITIS_LOOP_108_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 411.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 412.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_outer_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'top_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 413.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 415.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_5_VITIS_LOOP_169_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_168_5_VITIS_LOOP_169_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 415.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 416.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 417.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 419.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 424.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 430.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4' pipeline 'VITIS_LOOP_107_3_VITIS_LOOP_108_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 432.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_outer_loop1' pipeline 'top_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_outer_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 437.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6' pipeline 'VITIS_LOOP_168_5_VITIS_LOOP_169_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.75 seconds; current allocated memory: 445.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/handengke/HLS/sysArray_simple/systolic_array.zip -rtl verilog -vivado_clock 3 -vivado_max_timing_paths 5 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.551 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_simple/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_simple/sysArray.cpp:87:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.19 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.06 seconds; current allocated memory: 318.028 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_simple/sysArray.cpp:92:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_simple/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset()' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_simple/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_simple/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::PE_Array()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:86:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int*)' (sysArray_simple/sysArray.cpp:86:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:123:2) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'this.pe.b_tmp' (sysArray_simple/sysArray.cpp:123:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_102_1'(sysArray_simple/sysArray.cpp:102:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:102:20)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_107_3'(sysArray_simple/sysArray.cpp:107:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:107:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_168_5'(sysArray_simple/sysArray.cpp:168:23) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_simple/sysArray.cpp:168:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.22 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.75 seconds; current allocated memory: 321.139 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.865 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_simple/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (sysArray_simple/sysArray.cpp:103) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_4' (sysArray_simple/sysArray.cpp:108) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_6' (sysArray_simple/sysArray.cpp:169) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'top_outer_loop1' (sysArray_simple/sysArray.cpp:123) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_simple/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'top_inner_loop1' (sysArray_simple/sysArray.cpp:126) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_simple/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_simple/sysArray.cpp:55) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_1' (sysArray_simple/sysArray.cpp:79) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_2' (sysArray_simple/sysArray.cpp:80) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_simple/sysArray.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_simple/sysArray.cpp:115) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_simple/sysArray.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_simple/sysArray.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:92) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.0' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.1' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.2' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val.3' (sysArray_simple/sysArray.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sysArray_simple/sysArray.cpp:35:5) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_simple/sysArray.cpp:123:11) in function 'systolic_array'... converting 57 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 348.517 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_simple/sysArray.cpp:41:29) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (sysArray_simple/sysArray.cpp:102:28) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_3' (sysArray_simple/sysArray.cpp:107:31) in function 'systolic_array'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_5' (sysArray_simple/sysArray.cpp:168:31) in function 'systolic_array'.
WARNING: [HLS 200-943] Cannot merge loops in region 'systolic_array': non-trivial code exists between loops.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 406.088 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 407.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 408.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 409.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 410.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 410.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 411.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_3_VITIS_LOOP_108_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_3_VITIS_LOOP_108_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 411.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 412.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_outer_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'top_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 413.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 415.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_5_VITIS_LOOP_169_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_168_5_VITIS_LOOP_169_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 415.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 415.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 416.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 417.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 419.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 424.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 430.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4' pipeline 'VITIS_LOOP_107_3_VITIS_LOOP_108_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 432.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_top_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_top_outer_loop1' pipeline 'top_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_top_outer_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 437.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6' pipeline 'VITIS_LOOP_168_5_VITIS_LOOP_169_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 445.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
