- single processor
- [ ] multi-processor
- ![[Pasted image 20241204230343.png]]
- 8086 itself generates system control signals in minimum mode
- [ ] in maximum mode, external bus controller 8288 is used to generate the control signals
- HOLD HLDA signals are used for bus request with DMA controller
- [ ] RQ / GT signals are used for bus request
- INTA is given by 8086 itself in response to interrupt signal
- [ ] INTA given by 8288 bus controller
- Direct Control signals M/IO RD and WR are given by 8086
- [ ] Status signals S2 S1 S0 are generated by each processor
- Transceiver signals given in 8086
- [ ] Transceiver signals given by 8288