// Seed: 1653070812
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  tri0 id_3;
  wire id_4 = id_4;
  wire id_5;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  always @(id_2++
  == id_2 or negedge id_2)
  begin : LABEL_0
    #1 begin : LABEL_0
      id_3 <= id_4;
    end
  end
endmodule
module module_2 ();
  assign id_1 = "" == (id_1);
  wire id_2, id_3;
endmodule
