$date
	Tue Nov 29 18:51:11 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! transmission_complete $end
$var wire 1 " strobe_out $end
$var wire 1 # strobe_in $end
$var wire 1 $ sd_clock $end
$var wire 136 % response [135:0] $end
$var wire 1 & reset_wrapper $end
$var wire 1 ' reset $end
$var wire 1 ( reception_complete $end
$var wire 1 ) pad_state $end
$var wire 136 * pad_response [135:0] $end
$var wire 1 + pad_enable $end
$var wire 1 , no_response $end
$var wire 1 - load_send $end
$var wire 1 . idle_in $end
$var wire 1 / enable_stp_wrapper $end
$var wire 1 0 enable_pts_wrapper $end
$var wire 1 1 command_timeout $end
$var wire 1 2 ack_out $end
$var wire 1 3 ack_in $end
$scope module c1 $end
$var wire 1 ! transmission_complete $end
$var wire 1 # strobe_in $end
$var wire 1 $ sd_clock $end
$var wire 1 ' reset $end
$var wire 1 ( reception_complete $end
$var wire 136 4 pad_response [135:0] $end
$var wire 1 , no_response $end
$var wire 1 . idle_in $end
$var wire 1 3 ack_in $end
$var reg 1 2 ack_out $end
$var reg 1 1 command_timeout $end
$var reg 1 0 enable_pts_wrapper $end
$var reg 1 / enable_stp_wrapper $end
$var reg 1 - load_send $end
$var reg 8 5 next_state [7:0] $end
$var reg 1 + pad_enable $end
$var reg 1 ) pad_state $end
$var reg 1 6 problem $end
$var reg 1 & reset_wrapper $end
$var reg 136 7 response [135:0] $end
$var reg 8 8 state [7:0] $end
$var reg 1 " strobe_out $end
$var integer 32 9 count [31:0] $end
$upscope $end
$scope module valores $end
$var reg 1 3 ack_in $end
$var reg 1 . idle_in $end
$var reg 1 , no_response $end
$var reg 136 : pad_response [135:0] $end
$var reg 1 ( reception_complete $end
$var reg 1 ' reset $end
$var reg 1 $ sd_clock $end
$var reg 1 # strobe_in $end
$var reg 1 ! transmission_complete $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111100110011001100111101110111011101000100010001000110111011101110101110111011101111100110011001100011001100110011010111011 :
b0 9
b1 8
b0 7
06
b10 5
b1111111111111111100110011001100111101110111011101000100010001000110111011101110101110111011101111100110011001100011001100110011010111011 4
03
02
01
00
0/
0.
0-
0,
0+
b1111111111111111100110011001100111101110111011101000100010001000110111011101110101110111011101111100110011001100011001100110011010111011 *
0)
0(
0'
0&
b0 %
0$
0#
0"
0!
$end
#1000
1&
b10 8
1$
#2000
0$
#3000
1$
#4000
0$
#5000
1$
#6000
0$
#7000
1$
#8000
0$
#9000
1$
#10000
0$
#11000
1$
#12000
0$
#13000
1$
#14000
0$
#15000
1$
#16000
0$
#17000
1$
#18000
0$
#19000
1$
#20000
b100 5
0$
1#
#21000
b1000 5
1+
1)
10
b100 8
1$
#22000
0$
#23000
1-
b1000 8
1$
#24000
0$
#25000
1$
#26000
0$
#27000
1$
#28000
0$
#29000
1$
#30000
0$
#31000
1$
#32000
0$
#33000
1$
#34000
0$
#35000
1$
#36000
0$
#37000
1$
#38000
0$
#39000
1$
#40000
b10000 5
0$
1!
#41000
1/
0+
b10000 8
1$
#42000
b1 9
0$
#43000
1$
#44000
b10 9
0$
#45000
1$
#46000
b11 9
0$
#47000
1$
#48000
b100 9
0$
#49000
1$
#50000
b101 9
0$
#51000
1$
#52000
b110 9
0$
#53000
1$
#54000
b111 9
0$
#55000
1$
#56000
b1000 9
0$
#57000
1$
#58000
b1001 9
0$
#59000
1$
#60000
b1010 9
b100000 5
0$
1(
#61000
b1000000 5
b1111111111111111100110011001100111101110111011101000100010001000110111011101110101110111011101111100110011001100011001100110011010111011 %
b1111111111111111100110011001100111101110111011101000100010001000110111011101110101110111011101111100110011001100011001100110011010111011 7
1"
b100000 8
1$
#62000
b0 9
0$
#63000
0)
0&
0/
00
0-
b0 %
b0 7
0"
b1000000 8
1$
#64000
0$
#65000
1$
#66000
0$
#67000
1$
#68000
0$
#69000
1$
#70000
0$
#71000
1$
#72000
0$
#73000
1$
#74000
0$
#75000
1$
#76000
0$
#77000
1$
#78000
0$
#79000
1$
#80000
b10000000 5
0$
13
#81000
b10 5
12
b10000000 8
1$
#82000
0$
#83000
b100 5
1&
b10 8
1$
#84000
0$
#85000
b1000 5
1+
1)
10
b100 8
1$
