TimeQuest Timing Analyzer report for MIPScomPipeline
Thu Oct  4 12:43:54 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_div:divisorClk|clk_track'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 15. Slow 1200mV 85C Model Hold: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 16. Slow 1200mV 85C Model Hold: 'clk_div:divisorClk|clk_track'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 19. Slow 1200mV 85C Model Removal: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:divisorClk|clk_track'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'clk_div:divisorClk|clk_track'
 35. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 36. Slow 1200mV 0C Model Setup: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 37. Slow 1200mV 0C Model Hold: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 38. Slow 1200mV 0C Model Hold: 'clk_div:divisorClk|clk_track'
 39. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 41. Slow 1200mV 0C Model Removal: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:divisorClk|clk_track'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'clk_div:divisorClk|clk_track'
 56. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 57. Fast 1200mV 0C Model Setup: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 58. Fast 1200mV 0C Model Hold: 'clk_div:divisorClk|clk_track'
 59. Fast 1200mV 0C Model Hold: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 60. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 61. Fast 1200mV 0C Model Recovery: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 62. Fast 1200mV 0C Model Removal: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:divisorClk|clk_track'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; MIPScomPipeline                                    ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; Clock Name                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; clk_div:divisorClk|clk_track                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:divisorClk|clk_track }                       ;
; CLOCK_50                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                           ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] } ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 82.07 MHz  ; 82.07 MHz       ; clk_div:divisorClk|clk_track                       ;      ;
; 151.01 MHz ; 151.01 MHz      ; CLOCK_50                                           ;      ;
; 197.08 MHz ; 197.08 MHz      ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clk_div:divisorClk|clk_track                       ; -11.185 ; -942.610      ;
; CLOCK_50                                           ; -5.622  ; -119.228      ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -4.768  ; -13.362       ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.194 ; 0.000         ;
; clk_div:divisorClk|clk_track                       ; 0.392 ; 0.000         ;
; CLOCK_50                                           ; 0.911 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -1.078 ; -1.983        ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.426 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; -3.000 ; -36.410       ;
; clk_div:divisorClk|clk_track                       ; -2.693 ; -472.702      ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.388  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:divisorClk|clk_track'                                                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                       ; To Node                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -11.185 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 11.747     ;
; -10.893 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 11.837     ;
; -10.570 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 11.514     ;
; -10.515 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.066     ; 11.447     ;
; -10.463 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 11.400     ;
; -10.307 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.066     ; 11.239     ;
; -10.279 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.051     ; 11.226     ;
; -10.276 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 11.213     ;
; -10.252 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.066     ; 11.184     ;
; -10.154 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[1]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.066     ; 11.086     ;
; -10.124 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.051     ; 11.071     ;
; -10.098 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[3]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 11.035     ;
; -10.096 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[2]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.066     ; 11.028     ;
; -10.096 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[0]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 11.033     ;
; -10.061 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[1]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.526     ; 10.533     ;
; -10.038 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[0]                                                                       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 10.977     ;
; -9.898  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[1]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.066     ; 10.830     ;
; -9.795  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.437     ; 10.356     ;
; -9.578  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.434     ; 10.142     ;
; -9.524  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.434     ; 10.088     ;
; -9.364  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.438     ; 9.924      ;
; -9.340  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 9.902      ;
; -9.305  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[4]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.066     ; 10.237     ;
; -9.286  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.052     ; 10.232     ;
; -9.123  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[0]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.077     ; 10.044     ;
; -9.122  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 10.059     ;
; -9.113  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.443     ; 9.668      ;
; -9.107  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.080     ; 10.025     ;
; -9.081  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.445     ; 9.634      ;
; -9.070  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.056     ; 10.012     ;
; -9.048  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 9.992      ;
; -8.990  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.434     ; 9.554      ;
; -8.975  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 9.537      ;
; -8.963  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.052     ; 9.909      ;
; -8.962  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 9.524      ;
; -8.925  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.438     ; 9.485      ;
; -8.915  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.442     ; 9.471      ;
; -8.909  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.438     ; 9.469      ;
; -8.908  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.064     ; 9.842      ;
; -8.863  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[1]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 9.800      ;
; -8.856  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 9.795      ;
; -8.847  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 9.790      ;
; -8.832  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 9.394      ;
; -8.821  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 9.758      ;
; -8.812  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 9.374      ;
; -8.789  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.063     ; 9.724      ;
; -8.785  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[3]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 9.347      ;
; -8.783  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.437     ; 9.344      ;
; -8.781  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.437     ; 9.342      ;
; -8.779  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 9.341      ;
; -8.778  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[4]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.437     ; 9.339      ;
; -8.778  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.078     ; 9.698      ;
; -8.776  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[26] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.438     ; 9.336      ;
; -8.768  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[21] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.434     ; 9.332      ;
; -8.767  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.442     ; 9.323      ;
; -8.747  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.056     ; 9.689      ;
; -8.725  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[2]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 9.669      ;
; -8.725  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 9.669      ;
; -8.707  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[2]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 9.269      ;
; -8.700  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.064     ; 9.634      ;
; -8.692  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.068     ; 9.622      ;
; -8.683  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 9.627      ;
; -8.682  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.052     ; 9.628      ;
; -8.672  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 9.621      ;
; -8.670  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.066     ; 9.602      ;
; -8.670  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 9.614      ;
; -8.669  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 9.608      ;
; -8.664  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[25] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.438     ; 9.224      ;
; -8.646  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[1]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.527     ; 9.117      ;
; -8.645  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.064     ; 9.579      ;
; -8.640  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.063     ; 9.575      ;
; -8.639  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.438     ; 9.199      ;
; -8.633  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.056     ; 9.575      ;
; -8.631  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[20] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.434     ; 9.195      ;
; -8.623  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[7]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.451     ; 9.170      ;
; -8.618  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 9.555      ;
; -8.617  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.056     ; 9.559      ;
; -8.612  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[8]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.445     ; 9.165      ;
; -8.607  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.060     ; 9.545      ;
; -8.605  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[15] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.437     ; 9.166      ;
; -8.559  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.436     ; 9.121      ;
; -8.552  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.052     ; 9.498      ;
; -8.547  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[1]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.064     ; 9.481      ;
; -8.524  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 9.467      ;
; -8.524  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 9.468      ;
; -8.520  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 9.464      ;
; -8.517  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 9.466      ;
; -8.509  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[11] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.437     ; 9.070      ;
; -8.498  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 9.435      ;
; -8.491  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 9.434      ;
; -8.491  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[3]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 9.430      ;
; -8.489  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[2]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.064     ; 9.423      ;
; -8.489  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[0]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 9.428      ;
; -8.484  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[26] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.056     ; 9.426      ;
; -8.484  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.068     ; 9.414      ;
; -8.473  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 9.416      ;
; -8.471  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 9.415      ;
; -8.469  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.067     ; 9.400      ;
; -8.466  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.063     ; 9.401      ;
; -8.466  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.060     ; 9.404      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -5.622 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 6.538      ;
; -5.580 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.498      ;
; -5.400 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 6.316      ;
; -5.375 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.293      ;
; -5.351 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.268      ;
; -5.314 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.232      ;
; -5.276 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 6.192      ;
; -5.221 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.138      ;
; -5.183 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.101      ;
; -5.121 ; clk_div:divisorClk|counter[10] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.039      ;
; -5.089 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.006      ;
; -5.018 ; clk_div:divisorClk|counter[15] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.934      ;
; -5.004 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.920      ;
; -4.961 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.877      ;
; -4.931 ; clk_div:divisorClk|counter[14] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.847      ;
; -4.925 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.841      ;
; -4.922 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.838      ;
; -4.909 ; clk_div:divisorClk|counter[17] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.827      ;
; -4.883 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.801      ;
; -4.880 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.798      ;
; -4.830 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.746      ;
; -4.788 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.706      ;
; -4.769 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.685      ;
; -4.738 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.654      ;
; -4.737 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.653      ;
; -4.737 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.653      ;
; -4.737 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.653      ;
; -4.735 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.651      ;
; -4.734 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.650      ;
; -4.703 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.619      ;
; -4.700 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.616      ;
; -4.696 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.614      ;
; -4.695 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.613      ;
; -4.695 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.613      ;
; -4.695 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.613      ;
; -4.693 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.611      ;
; -4.692 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.610      ;
; -4.686 ; clk_div:divisorClk|counter[19] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.602      ;
; -4.678 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.596      ;
; -4.675 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.593      ;
; -4.654 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.571      ;
; -4.651 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.568      ;
; -4.632 ; clk_div:divisorClk|counter[21] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.548      ;
; -4.617 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.535      ;
; -4.614 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.532      ;
; -4.608 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.524      ;
; -4.593 ; clk_div:divisorClk|counter[18] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.511      ;
; -4.583 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.501      ;
; -4.579 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.495      ;
; -4.576 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.492      ;
; -4.573 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.491      ;
; -4.571 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.489      ;
; -4.568 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.486      ;
; -4.567 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.485      ;
; -4.565 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.483      ;
; -4.565 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.483      ;
; -4.562 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.480      ;
; -4.562 ; clk_div:divisorClk|counter[20] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.478      ;
; -4.560 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.478      ;
; -4.560 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.478      ;
; -4.559 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.477      ;
; -4.559 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.476      ;
; -4.558 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.476      ;
; -4.531 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.451      ;
; -4.529 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.449      ;
; -4.526 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.446      ;
; -4.525 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.445      ;
; -4.524 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.441      ;
; -4.523 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.443      ;
; -4.523 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.443      ;
; -4.522 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.440      ;
; -4.521 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.438      ;
; -4.520 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.440      ;
; -4.518 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.438      ;
; -4.518 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.438      ;
; -4.517 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.437      ;
; -4.516 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.432      ;
; -4.516 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.436      ;
; -4.515 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.431      ;
; -4.515 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.431      ;
; -4.515 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.431      ;
; -4.513 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.429      ;
; -4.512 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.428      ;
; -4.491 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.409      ;
; -4.490 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.408      ;
; -4.490 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.408      ;
; -4.490 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.408      ;
; -4.488 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 5.401      ;
; -4.488 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.406      ;
; -4.487 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.405      ;
; -4.486 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.404      ;
; -4.484 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.400      ;
; -4.483 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.401      ;
; -4.467 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.384      ;
; -4.466 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.383      ;
; -4.466 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.383      ;
; -4.466 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.383      ;
; -4.464 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.381      ;
; -4.463 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 5.380      ;
; -4.430 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.348      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -4.768 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.675      ; 6.006      ;
; -4.360 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.673      ; 5.599      ;
; -4.234 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.326     ; 1.939      ;
; -4.216 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.383     ; 1.864      ;
; -4.198 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.673      ; 5.437      ;
; -4.074 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.673      ; 5.313      ;
; -4.054 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.383     ; 1.702      ;
; -4.008 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.326     ; 1.713      ;
; -3.930 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.383     ; 1.578      ;
; -3.742 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.675      ; 4.980      ;
; -2.745 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.675      ; 3.983      ;
; -2.502 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 3.007      ; 5.072      ;
; -2.123 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 3.005      ; 4.694      ;
; -2.037 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 4.059      ; 5.891      ;
; -1.621 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 1.000        ; 4.059      ; 5.975      ;
; -1.302 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 4.057      ; 5.157      ;
; -1.158 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.001      ; 1.422      ;
; -0.798 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 1.000        ; 4.057      ; 5.153      ;
; -0.756 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 1.000        ; 1.001      ; 1.520      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.194 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.000        ; 1.043      ; 1.469      ;
; 0.470 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.000        ; 4.226      ; 4.928      ;
; 0.579 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.043      ; 1.374      ;
; 0.963 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 4.226      ; 4.941      ;
; 1.193 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.000        ; 4.228      ; 5.653      ;
; 1.546 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 4.228      ; 5.526      ;
; 1.751 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 3.235      ; 4.506      ;
; 2.056 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 3.237      ; 4.813      ;
; 2.294 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.959      ; 3.773      ;
; 3.198 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.226     ; 1.492      ;
; 3.219 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.959      ; 4.698      ;
; 3.261 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.172     ; 1.609      ;
; 3.321 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.226     ; 1.615      ;
; 3.396 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.172     ; 1.744      ;
; 3.474 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.957      ; 4.951      ;
; 3.492 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.226     ; 1.786      ;
; 3.597 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.957      ; 5.074      ;
; 3.768 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.957      ; 5.245      ;
; 4.122 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.959      ; 5.601      ;
+-------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:divisorClk|clk_track'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                         ; Launch Clock                                       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.392 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.021      ; 3.119      ;
; 0.414 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.016      ; 3.136      ;
; 0.422 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[26]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.079      ; 0.687      ;
; 0.423 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[62]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.687      ;
; 0.425 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[12]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[0]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.688      ;
; 0.435 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[2]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[2]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.698      ;
; 0.545 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[14]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[1]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.809      ;
; 0.547 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[50]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.811      ;
; 0.547 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[50]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.811      ;
; 0.548 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[44]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.812      ;
; 0.549 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.021      ; 3.276      ;
; 0.574 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 4.024      ; 5.036      ;
; 0.582 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[18]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[3]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.846      ;
; 0.585 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[2]             ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[2]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.848      ;
; 0.586 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[46]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[17]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.083      ; 0.855      ;
; 0.589 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[6]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[6]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.852      ;
; 0.595 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[43]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.859      ;
; 0.596 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[51]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[20]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.860      ;
; 0.599 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[53]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[21]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.863      ;
; 0.599 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[71]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[30]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.863      ;
; 0.600 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[15]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[2]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.863      ;
; 0.602 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.436      ; 1.260      ;
; 0.602 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[19]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[4]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.865      ;
; 0.605 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[3]  ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[3]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.868      ;
; 0.605 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[2]  ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[2]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.868      ;
; 0.610 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[4]             ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[4]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.873      ;
; 0.612 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 4.022      ; 5.072      ;
; 0.613 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[15]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.021      ; 3.340      ;
; 0.613 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[11]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.021      ; 3.340      ;
; 0.615 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.023      ; 3.344      ;
; 0.615 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[4]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.021      ; 3.342      ;
; 0.616 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.023      ; 3.345      ;
; 0.617 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 4.024      ; 5.079      ;
; 0.617 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.021      ; 3.344      ;
; 0.620 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[26]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 4.022      ; 5.080      ;
; 0.621 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[61]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.080      ; 0.887      ;
; 0.621 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[20]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.025      ; 3.352      ;
; 0.628 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[33]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[11]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.891      ;
; 0.631 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]    ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[4]                                                                    ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.894      ;
; 0.632 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]     ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.477      ; 1.331      ;
; 0.634 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]  ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[0]                                                                  ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.076      ; 0.896      ;
; 0.634 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]    ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.076      ; 0.896      ;
; 0.635 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]    ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[0]                                                                    ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.898      ;
; 0.636 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_Instsaida[28]             ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[1]                                                                       ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.502      ; 1.324      ;
; 0.636 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23] ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaResUla[23]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.899      ;
; 0.636 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]     ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.472      ; 1.330      ;
; 0.636 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[21]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.025      ; 3.367      ;
; 0.638 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaResUla[27]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.901      ;
; 0.638 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[35]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[12]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 4.022      ; 5.098      ;
; 0.639 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[69]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[29]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.903      ;
; 0.639 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[59]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[24]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.079      ; 0.904      ;
; 0.639 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[57]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[23]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.903      ;
; 0.640 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[47]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[18]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[45]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[17]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.904      ;
; 0.640 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[4]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[4]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.903      ;
; 0.640 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[13]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[1]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.904      ;
; 0.641 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[73]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[31]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[63]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[26]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[63]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[26]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[5]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[5]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.904      ;
; 0.641 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[25]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 3.021      ; 3.368      ;
; 0.642 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[65]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[27]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[41]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[15]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[39]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[14]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[35]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[12]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[33]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[11]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.905      ;
; 0.642 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[11]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[0]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.905      ;
; 0.643 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[13]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[1]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[25]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[61]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[49]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[45]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[17]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.907      ;
; 0.644 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[57]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[23]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[49]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[51]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[20]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[39]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[14]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[17]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[3]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[43]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[23]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[6]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.910      ;
; 0.647 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[53]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[21]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[0]  ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[47]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.507      ; 1.341      ;
; 0.653 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 4.024      ; 5.115      ;
; 0.654 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[11]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 4.022      ; 5.114      ;
; 0.657 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[54]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[21]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.921      ;
; 0.658 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[66]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[27]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[74]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[31]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[40]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[14]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[44]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[36]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[12]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[26]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[58]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[23]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[52]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[20]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[24]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[6]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.923      ;
; 0.667 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[5]             ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[5]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.930      ;
; 0.668 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[3]             ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[3]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.931      ;
; 0.668 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[28]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[8]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.932      ;
; 0.668 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[48]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[18]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.078      ; 0.932      ;
; 0.669 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[3]             ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[3]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.077      ; 0.932      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.911 ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track ; CLOCK_50    ; 0.000        ; 3.209      ; 4.568      ;
; 1.233 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.499      ;
; 1.233 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.499      ;
; 1.341 ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track ; CLOCK_50    ; -0.500       ; 3.209      ; 4.498      ;
; 1.536 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.802      ;
; 1.545 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.811      ;
; 1.551 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.817      ;
; 1.567 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.833      ;
; 1.578 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.844      ;
; 1.582 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.848      ;
; 1.586 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.852      ;
; 1.595 ; clk_div:divisorClk|counter[24] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.860      ;
; 1.667 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.933      ;
; 1.668 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.934      ;
; 1.720 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.985      ;
; 1.735 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.002      ;
; 1.746 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.013      ;
; 1.766 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.033      ;
; 1.793 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.059      ;
; 1.808 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.074      ;
; 1.846 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.111      ;
; 1.848 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.113      ;
; 1.862 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.128      ;
; 1.872 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.139      ;
; 1.916 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.182      ;
; 1.922 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.190      ;
; 1.930 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.198      ;
; 1.932 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.199      ;
; 1.947 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.212      ;
; 1.970 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.238      ;
; 1.974 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.239      ;
; 1.977 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.243      ;
; 1.980 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.246      ;
; 1.997 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.264      ;
; 2.016 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.282      ;
; 2.018 ; clk_div:divisorClk|counter[23] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.287      ;
; 2.019 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.286      ;
; 2.025 ; clk_div:divisorClk|counter[10] ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.291      ;
; 2.027 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.293      ;
; 2.032 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.298      ;
; 2.034 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.299      ;
; 2.040 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.309      ;
; 2.046 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.311      ;
; 2.050 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.316      ;
; 2.057 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.322      ;
; 2.058 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.325      ;
; 2.060 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.324      ;
; 2.073 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.338      ;
; 2.081 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.347      ;
; 2.087 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.355      ;
; 2.094 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.358      ;
; 2.105 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.374      ;
; 2.105 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.369      ;
; 2.111 ; clk_div:divisorClk|counter[21] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.378      ;
; 2.113 ; clk_div:divisorClk|counter[10] ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.381      ;
; 2.137 ; clk_div:divisorClk|counter[19] ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.403      ;
; 2.142 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.407      ;
; 2.145 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.410      ;
; 2.145 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.412      ;
; 2.150 ; clk_div:divisorClk|counter[20] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.417      ;
; 2.155 ; clk_div:divisorClk|counter[18] ; clk_div:divisorClk|counter[18] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.421      ;
; 2.156 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.424      ;
; 2.167 ; clk_div:divisorClk|counter[15] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.436      ;
; 2.172 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.437      ;
; 2.178 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.444      ;
; 2.179 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.446      ;
; 2.182 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.450      ;
; 2.182 ; clk_div:divisorClk|counter[18] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.451      ;
; 2.183 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.448      ;
; 2.183 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.450      ;
; 2.186 ; clk_div:divisorClk|counter[20] ; clk_div:divisorClk|counter[20] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.452      ;
; 2.188 ; clk_div:divisorClk|counter[19] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.455      ;
; 2.198 ; clk_div:divisorClk|counter[23] ; clk_div:divisorClk|counter[23] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.464      ;
; 2.201 ; clk_div:divisorClk|counter[14] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.470      ;
; 2.203 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.473      ;
; 2.204 ; clk_div:divisorClk|counter[14] ; clk_div:divisorClk|counter[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.470      ;
; 2.205 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.472      ;
; 2.206 ; clk_div:divisorClk|counter[22] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.475      ;
; 2.207 ; clk_div:divisorClk|counter[15] ; clk_div:divisorClk|counter[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.473      ;
; 2.227 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.493      ;
; 2.236 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.502      ;
; 2.239 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.505      ;
; 2.241 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.507      ;
; 2.241 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.507      ;
; 2.241 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[18] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.502      ;
; 2.242 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.508      ;
; 2.243 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[21] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.509      ;
; 2.243 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.509      ;
; 2.243 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.509      ;
; 2.249 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.515      ;
; 2.251 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.520      ;
; 2.255 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.522      ;
; 2.256 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.523      ;
; 2.257 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.524      ;
; 2.258 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.525      ;
; 2.259 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[21] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.526      ;
; 2.259 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.526      ;
; 2.259 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.526      ;
; 2.267 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.532      ;
; 2.270 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.536      ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.078 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.730      ; 2.374      ;
; -1.054 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.730      ; 2.350      ;
; -0.905 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.732      ; 2.200      ;
; -0.860 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.732      ; 2.155      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.426 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 2.013      ; 1.959      ;
; 0.543 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 2.011      ; 2.074      ;
; 0.564 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 2.013      ; 2.097      ;
; 0.681 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 2.011      ; 2.212      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|clk_track   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[9]  ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[11] ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[12] ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[14] ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[15] ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[16] ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[19] ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[1]  ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[20] ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[21] ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[24] ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[2]  ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[3]  ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[4]  ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[5]  ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[7]  ;
; 0.128  ; 0.348        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[8]  ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|clk_track   ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[0]  ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[10] ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[13] ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[17] ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[18] ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[22] ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[23] ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[6]  ;
; 0.129  ; 0.349        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[9]  ;
; 0.319  ; 0.319        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o               ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0] ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk   ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|clk_track|clk       ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[0]|clk      ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[10]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[11]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[12]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[13]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[14]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[15]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[16]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[17]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[18]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[19]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[1]|clk      ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[20]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[21]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[22]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[23]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[24]|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[2]|clk      ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[3]|clk      ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[4]|clk      ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[5]|clk      ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[6]|clk      ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[7]|clk      ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[8]|clk      ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[9]|clk      ;
; 0.459  ; 0.647        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[24] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|clk_track   ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[0]  ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[10] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[11] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[12] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[13] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[14] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[15] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[16] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[17] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[18] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[19] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[1]  ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[20] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[21] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[22] ;
; 0.460  ; 0.648        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[23] ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:divisorClk|clk_track'                                                                                                                                                         ;
+--------+--------------+----------------+------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                        ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[2]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[3]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[5]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[6]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[11]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[15]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[20]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[21]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[25]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[26]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[2]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[3]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[7]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[8]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[0]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[1]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[3]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[0]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[1]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[2]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[1]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[2]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[0]                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[1]                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7]                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[11]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[12]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[13]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[14]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[15]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1]                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2]                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3]                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4]                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[2]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[3]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[4]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[5]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[6]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[0]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[10]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[11]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[12]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[13]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[14]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[15]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[16]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[17]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[18]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[19]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[1]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[20]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[21]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[22]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[23]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[24]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[25]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[26]                                                                        ;
+--------+--------------+----------------+------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------+
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|inclk[0]         ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|outclk           ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[0]|datad                  ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[1]|datad                  ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[2]|datac                  ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|datad                      ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|datad                   ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|combout                    ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|i_d|id_ex_pipeline|rsout[4]|q                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|i_d|id_ex_pipeline|rsout[4]|q                        ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|combout                    ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|combout                 ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ;
; 0.568 ; 0.568        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|datad                      ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|datad                   ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[2]|datac                  ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[1]|datad                  ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[0]|datad                  ;
; 0.608 ; 0.608        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|inclk[0]         ;
; 0.608 ; 0.608        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|outclk           ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; SW[*]     ; CLOCK_50                     ; 2.725 ; 3.218 ; Fall       ; CLOCK_50                     ;
;  SW[0]    ; CLOCK_50                     ; 2.725 ; 3.218 ; Fall       ; CLOCK_50                     ;
; SW[*]     ; clk_div:divisorClk|clk_track ; 5.577 ; 6.127 ; Rise       ; clk_div:divisorClk|clk_track ;
;  SW[0]    ; clk_div:divisorClk|clk_track ; 5.577 ; 6.127 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; SW[*]     ; CLOCK_50                     ; -1.549 ; -2.063 ; Fall       ; CLOCK_50                     ;
;  SW[0]    ; CLOCK_50                     ; -1.549 ; -2.063 ; Fall       ; CLOCK_50                     ;
; SW[*]     ; clk_div:divisorClk|clk_track ; -0.571 ; -1.064 ; Rise       ; clk_div:divisorClk|clk_track ;
;  SW[0]    ; clk_div:divisorClk|clk_track ; -0.571 ; -1.064 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]   ; clk_div:divisorClk|clk_track ; 17.597 ; 17.244 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[0]  ; clk_div:divisorClk|clk_track ; 14.669 ; 14.662 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[1]  ; clk_div:divisorClk|clk_track ; 16.150 ; 16.199 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[2]  ; clk_div:divisorClk|clk_track ; 13.661 ; 13.720 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[3]  ; clk_div:divisorClk|clk_track ; 13.859 ; 13.719 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[4]  ; clk_div:divisorClk|clk_track ; 14.175 ; 13.946 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[5]  ; clk_div:divisorClk|clk_track ; 17.597 ; 17.244 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[6]  ; clk_div:divisorClk|clk_track ; 13.747 ; 13.735 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX1[*]   ; clk_div:divisorClk|clk_track ; 13.099 ; 12.684 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[0]  ; clk_div:divisorClk|clk_track ; 12.460 ; 12.253 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[1]  ; clk_div:divisorClk|clk_track ; 12.452 ; 12.337 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[2]  ; clk_div:divisorClk|clk_track ; 12.132 ; 12.021 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[3]  ; clk_div:divisorClk|clk_track ; 12.112 ; 11.872 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[4]  ; clk_div:divisorClk|clk_track ; 10.731 ; 10.594 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[5]  ; clk_div:divisorClk|clk_track ; 13.041 ; 12.559 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[6]  ; clk_div:divisorClk|clk_track ; 13.099 ; 12.684 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX2[*]   ; clk_div:divisorClk|clk_track ; 11.385 ; 11.242 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[0]  ; clk_div:divisorClk|clk_track ; 11.191 ; 11.076 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[1]  ; clk_div:divisorClk|clk_track ; 11.361 ; 11.223 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[2]  ; clk_div:divisorClk|clk_track ; 10.971 ; 10.956 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[3]  ; clk_div:divisorClk|clk_track ; 11.066 ; 10.933 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[4]  ; clk_div:divisorClk|clk_track ; 11.368 ; 11.057 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[5]  ; clk_div:divisorClk|clk_track ; 11.385 ; 11.242 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[6]  ; clk_div:divisorClk|clk_track ; 11.365 ; 11.216 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX3[*]   ; clk_div:divisorClk|clk_track ; 13.239 ; 12.733 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[0]  ; clk_div:divisorClk|clk_track ; 10.967 ; 10.810 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[1]  ; clk_div:divisorClk|clk_track ; 11.731 ; 11.638 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[2]  ; clk_div:divisorClk|clk_track ; 13.239 ; 12.733 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[3]  ; clk_div:divisorClk|clk_track ; 11.669 ; 11.326 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[4]  ; clk_div:divisorClk|clk_track ; 11.010 ; 10.794 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[5]  ; clk_div:divisorClk|clk_track ; 11.306 ; 10.991 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[6]  ; clk_div:divisorClk|clk_track ; 11.696 ; 11.373 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX4[*]   ; clk_div:divisorClk|clk_track ; 11.899 ; 11.689 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[0]  ; clk_div:divisorClk|clk_track ; 11.189 ; 11.024 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[1]  ; clk_div:divisorClk|clk_track ; 11.899 ; 11.689 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[2]  ; clk_div:divisorClk|clk_track ; 10.905 ; 10.716 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[3]  ; clk_div:divisorClk|clk_track ; 10.926 ; 10.749 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[4]  ; clk_div:divisorClk|clk_track ; 10.262 ; 10.174 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[5]  ; clk_div:divisorClk|clk_track ; 10.257 ; 10.168 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[6]  ; clk_div:divisorClk|clk_track ; 10.505 ; 10.376 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX5[*]   ; clk_div:divisorClk|clk_track ; 12.460 ; 12.010 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[0]  ; clk_div:divisorClk|clk_track ; 10.276 ; 10.091 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[1]  ; clk_div:divisorClk|clk_track ; 12.460 ; 12.010 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[2]  ; clk_div:divisorClk|clk_track ; 10.143 ; 10.033 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[3]  ; clk_div:divisorClk|clk_track ; 10.644 ; 10.533 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[4]  ; clk_div:divisorClk|clk_track ; 10.361 ; 10.202 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[5]  ; clk_div:divisorClk|clk_track ; 10.078 ; 9.907  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[6]  ; clk_div:divisorClk|clk_track ; 10.892 ; 10.685 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX6[*]   ; clk_div:divisorClk|clk_track ; 13.656 ; 13.290 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[0]  ; clk_div:divisorClk|clk_track ; 10.925 ; 10.745 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[1]  ; clk_div:divisorClk|clk_track ; 11.003 ; 10.946 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[2]  ; clk_div:divisorClk|clk_track ; 11.196 ; 11.074 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[3]  ; clk_div:divisorClk|clk_track ; 10.503 ; 10.342 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[4]  ; clk_div:divisorClk|clk_track ; 11.105 ; 10.938 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[5]  ; clk_div:divisorClk|clk_track ; 13.656 ; 13.290 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[6]  ; clk_div:divisorClk|clk_track ; 11.158 ; 11.046 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX7[*]   ; clk_div:divisorClk|clk_track ; 11.396 ; 11.314 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[0]  ; clk_div:divisorClk|clk_track ; 10.461 ; 10.373 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[1]  ; clk_div:divisorClk|clk_track ; 10.765 ; 10.689 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[2]  ; clk_div:divisorClk|clk_track ; 11.396 ; 11.314 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[3]  ; clk_div:divisorClk|clk_track ; 11.093 ; 10.999 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[4]  ; clk_div:divisorClk|clk_track ; 10.786 ; 10.650 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[5]  ; clk_div:divisorClk|clk_track ; 10.645 ; 10.549 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[6]  ; clk_div:divisorClk|clk_track ; 11.053 ; 10.969 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]   ; clk_div:divisorClk|clk_track ; 12.225 ; 12.169 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[0]  ; clk_div:divisorClk|clk_track ; 13.104 ; 13.079 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[1]  ; clk_div:divisorClk|clk_track ; 14.595 ; 14.617 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[2]  ; clk_div:divisorClk|clk_track ; 12.232 ; 12.183 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[3]  ; clk_div:divisorClk|clk_track ; 12.325 ; 12.169 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[4]  ; clk_div:divisorClk|clk_track ; 12.616 ; 12.438 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[5]  ; clk_div:divisorClk|clk_track ; 16.020 ; 15.697 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[6]  ; clk_div:divisorClk|clk_track ; 12.225 ; 12.175 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX1[*]   ; clk_div:divisorClk|clk_track ; 10.094 ; 9.931  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[0]  ; clk_div:divisorClk|clk_track ; 11.710 ; 11.518 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[1]  ; clk_div:divisorClk|clk_track ; 11.709 ; 11.656 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[2]  ; clk_div:divisorClk|clk_track ; 11.401 ; 11.301 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[3]  ; clk_div:divisorClk|clk_track ; 11.383 ; 11.135 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[4]  ; clk_div:divisorClk|clk_track ; 10.094 ; 9.931  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[5]  ; clk_div:divisorClk|clk_track ; 12.353 ; 11.882 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[6]  ; clk_div:divisorClk|clk_track ; 12.408 ; 12.000 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX2[*]   ; clk_div:divisorClk|clk_track ; 9.896  ; 9.761  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[0]  ; clk_div:divisorClk|clk_track ; 10.015 ; 9.929  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[1]  ; clk_div:divisorClk|clk_track ; 10.199 ; 10.060 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[2]  ; clk_div:divisorClk|clk_track ; 10.028 ; 9.799  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[3]  ; clk_div:divisorClk|clk_track ; 9.896  ; 9.761  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[4]  ; clk_div:divisorClk|clk_track ; 10.202 ; 10.068 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[5]  ; clk_div:divisorClk|clk_track ; 10.200 ; 10.117 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[6]  ; clk_div:divisorClk|clk_track ; 10.229 ; 10.054 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX3[*]   ; clk_div:divisorClk|clk_track ; 9.844  ; 9.720  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[0]  ; clk_div:divisorClk|clk_track ; 9.844  ; 9.720  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[1]  ; clk_div:divisorClk|clk_track ; 10.624 ; 10.549 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[2]  ; clk_div:divisorClk|clk_track ; 12.153 ; 11.675 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[3]  ; clk_div:divisorClk|clk_track ; 10.519 ; 10.239 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[4]  ; clk_div:divisorClk|clk_track ; 9.898  ; 9.760  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[5]  ; clk_div:divisorClk|clk_track ; 10.173 ; 9.932  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[6]  ; clk_div:divisorClk|clk_track ; 10.541 ; 10.308 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX4[*]   ; clk_div:divisorClk|clk_track ; 9.116  ; 8.975  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[0]  ; clk_div:divisorClk|clk_track ; 9.941  ; 9.785  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[1]  ; clk_div:divisorClk|clk_track ; 10.645 ; 10.411 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[2]  ; clk_div:divisorClk|clk_track ; 9.704  ; 9.610  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[3]  ; clk_div:divisorClk|clk_track ; 9.702  ; 9.534  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[4]  ; clk_div:divisorClk|clk_track ; 9.151  ; 8.975  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[5]  ; clk_div:divisorClk|clk_track ; 9.116  ; 8.975  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[6]  ; clk_div:divisorClk|clk_track ; 9.345  ; 9.177  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX5[*]   ; clk_div:divisorClk|clk_track ; 9.224  ; 9.122  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[0]  ; clk_div:divisorClk|clk_track ; 9.395  ; 9.215  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[1]  ; clk_div:divisorClk|clk_track ; 11.589 ; 11.150 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[2]  ; clk_div:divisorClk|clk_track ; 9.305  ; 9.164  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[3]  ; clk_div:divisorClk|clk_track ; 9.759  ; 9.647  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[4]  ; clk_div:divisorClk|clk_track ; 9.481  ; 9.388  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[5]  ; clk_div:divisorClk|clk_track ; 9.224  ; 9.122  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[6]  ; clk_div:divisorClk|clk_track ; 10.005 ; 9.803  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX6[*]   ; clk_div:divisorClk|clk_track ; 9.203  ; 9.033  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[0]  ; clk_div:divisorClk|clk_track ; 9.637  ; 9.430  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[1]  ; clk_div:divisorClk|clk_track ; 9.718  ; 9.632  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[2]  ; clk_div:divisorClk|clk_track ; 9.852  ; 9.729  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[3]  ; clk_div:divisorClk|clk_track ; 9.203  ; 9.033  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[4]  ; clk_div:divisorClk|clk_track ; 9.848  ; 9.699  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[5]  ; clk_div:divisorClk|clk_track ; 12.390 ; 12.018 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[6]  ; clk_div:divisorClk|clk_track ; 9.917  ; 9.762  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX7[*]   ; clk_div:divisorClk|clk_track ; 9.319  ; 9.196  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[0]  ; clk_div:divisorClk|clk_track ; 9.319  ; 9.196  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[1]  ; clk_div:divisorClk|clk_track ; 9.613  ; 9.500  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[2]  ; clk_div:divisorClk|clk_track ; 10.302 ; 10.097 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[3]  ; clk_div:divisorClk|clk_track ; 9.924  ; 9.795  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[4]  ; clk_div:divisorClk|clk_track ; 9.629  ; 9.573  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[5]  ; clk_div:divisorClk|clk_track ; 9.496  ; 9.422  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[6]  ; clk_div:divisorClk|clk_track ; 9.883  ; 9.763  ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 89.96 MHz  ; 89.96 MHz       ; clk_div:divisorClk|clk_track                       ;      ;
; 167.08 MHz ; 167.08 MHz      ; CLOCK_50                                           ;      ;
; 215.98 MHz ; 215.98 MHz      ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clk_div:divisorClk|clk_track                       ; -10.116 ; -836.450      ;
; CLOCK_50                                           ; -4.985  ; -104.494      ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -4.544  ; -12.525       ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.184 ; 0.000         ;
; clk_div:divisorClk|clk_track                       ; 0.335 ; 0.000         ;
; CLOCK_50                                           ; 0.787 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -1.113 ; -2.060        ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.562 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; -3.000 ; -36.410       ;
; clk_div:divisorClk|clk_track                       ; -2.649 ; -472.306      ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.425  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:divisorClk|clk_track'                                                                                                                                                                                                                                                          ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                       ; To Node                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -10.116 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 10.721     ;
; -9.846  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 10.796     ;
; -9.595  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 10.545     ;
; -9.469  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 10.407     ;
; -9.396  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 10.340     ;
; -9.264  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 10.202     ;
; -9.253  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.046     ; 10.206     ;
; -9.239  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 10.183     ;
; -9.216  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 10.154     ;
; -9.146  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.046     ; 10.099     ;
; -9.141  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[3]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 10.085     ;
; -9.138  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[1]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 10.076     ;
; -9.103  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[0]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 10.047     ;
; -9.089  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[1]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.486     ; 9.602      ;
; -9.078  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[0]                                                                       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.053     ; 10.024     ;
; -9.070  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[2]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 10.008     ;
; -8.894  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[1]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 9.832      ;
; -8.783  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.396     ; 9.386      ;
; -8.642  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.392     ; 9.249      ;
; -8.614  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.392     ; 9.221      ;
; -8.509  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 9.114      ;
; -8.420  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.395     ; 9.024      ;
; -8.390  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[4]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 9.328      ;
; -8.344  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.047     ; 9.296      ;
; -8.320  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.402     ; 8.917      ;
; -8.259  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.404     ; 8.854      ;
; -8.239  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 9.189      ;
; -8.237  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 9.181      ;
; -8.223  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.072     ; 9.150      ;
; -8.221  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[0]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.072     ; 9.148      ;
; -8.150  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.050     ; 9.099      ;
; -8.140  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 8.745      ;
; -8.116  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.392     ; 8.723      ;
; -8.114  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 8.719      ;
; -8.093  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.047     ; 9.045      ;
; -8.054  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[3]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 8.659      ;
; -8.050  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.057     ; 8.992      ;
; -8.021  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.399     ; 8.621      ;
; -8.018  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.395     ; 8.622      ;
; -8.012  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[1]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 8.956      ;
; -8.005  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.395     ; 8.609      ;
; -8.000  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[4]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.396     ; 8.603      ;
; -7.989  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 8.594      ;
; -7.989  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 8.929      ;
; -7.988  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 8.938      ;
; -7.987  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 8.592      ;
; -7.971  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.396     ; 8.574      ;
; -7.967  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 8.907      ;
; -7.952  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.396     ; 8.555      ;
; -7.951  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.051     ; 8.899      ;
; -7.932  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[2]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 8.537      ;
; -7.926  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 8.531      ;
; -7.901  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[21] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.392     ; 8.508      ;
; -7.899  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.050     ; 8.848      ;
; -7.894  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.053     ; 8.840      ;
; -7.892  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.399     ; 8.492      ;
; -7.888  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[26] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.395     ; 8.492      ;
; -7.885  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.070     ; 8.814      ;
; -7.870  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 8.820      ;
; -7.850  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[2]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 8.800      ;
; -7.848  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 8.786      ;
; -7.846  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.047     ; 8.798      ;
; -7.844  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 8.794      ;
; -7.841  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[8]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.404     ; 8.436      ;
; -7.815  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[7]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.407     ; 8.407      ;
; -7.813  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[20] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.392     ; 8.420      ;
; -7.799  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.057     ; 8.741      ;
; -7.789  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 8.733      ;
; -7.788  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[25] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.395     ; 8.392      ;
; -7.781  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[15] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.396     ; 8.384      ;
; -7.773  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.062     ; 8.710      ;
; -7.772  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.395     ; 8.376      ;
; -7.762  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 8.702      ;
; -7.758  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.394     ; 8.363      ;
; -7.752  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[1]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.488     ; 8.263      ;
; -7.751  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.044     ; 8.706      ;
; -7.751  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.054     ; 8.696      ;
; -7.748  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.050     ; 8.697      ;
; -7.738  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 8.678      ;
; -7.737  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.053     ; 8.683      ;
; -7.735  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.050     ; 8.684      ;
; -7.728  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.047     ; 8.680      ;
; -7.719  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 8.669      ;
; -7.717  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 8.667      ;
; -7.714  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 8.654      ;
; -7.701  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.051     ; 8.649      ;
; -7.700  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.056     ; 8.643      ;
; -7.700  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.051     ; 8.648      ;
; -7.691  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[11] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.396     ; 8.294      ;
; -7.682  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.051     ; 8.630      ;
; -7.672  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[1]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.484     ; 8.187      ;
; -7.659  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.069     ; 8.589      ;
; -7.657  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.061     ; 8.595      ;
; -7.656  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.049     ; 8.606      ;
; -7.646  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.046     ; 8.599      ;
; -7.644  ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.044     ; 8.599      ;
; -7.639  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[3]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.053     ; 8.585      ;
; -7.636  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[1]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.059     ; 8.576      ;
; -7.632  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.055     ; 8.576      ;
; -7.631  ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[21] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.047     ; 8.583      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                         ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -4.985 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.911      ;
; -4.969 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.897      ;
; -4.806 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.732      ;
; -4.774 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.702      ;
; -4.749 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 5.676      ;
; -4.715 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.643      ;
; -4.688 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.614      ;
; -4.635 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 5.562      ;
; -4.619 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.547      ;
; -4.594 ; clk_div:divisorClk|counter[10] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.522      ;
; -4.519 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 5.446      ;
; -4.461 ; clk_div:divisorClk|counter[15] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.387      ;
; -4.452 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.378      ;
; -4.420 ; clk_div:divisorClk|counter[14] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.346      ;
; -4.404 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.330      ;
; -4.362 ; clk_div:divisorClk|counter[17] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.290      ;
; -4.294 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.220      ;
; -4.291 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.217      ;
; -4.261 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.187      ;
; -4.256 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.184      ;
; -4.253 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.181      ;
; -4.234 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.160      ;
; -4.218 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.146      ;
; -4.162 ; clk_div:divisorClk|counter[19] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.088      ;
; -4.135 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.061      ;
; -4.135 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.061      ;
; -4.134 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.060      ;
; -4.134 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.060      ;
; -4.134 ; clk_div:divisorClk|counter[18] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.062      ;
; -4.133 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.059      ;
; -4.132 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.058      ;
; -4.121 ; clk_div:divisorClk|counter[21] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.047      ;
; -4.119 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.047      ;
; -4.119 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.047      ;
; -4.118 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.046      ;
; -4.118 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.046      ;
; -4.117 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.045      ;
; -4.116 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.044      ;
; -4.099 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.025      ;
; -4.096 ; clk_div:divisorClk|counter[20] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.022      ;
; -4.096 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.022      ;
; -4.083 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.011      ;
; -4.080 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.008      ;
; -4.058 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.985      ;
; -4.055 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.982      ;
; -4.055 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.981      ;
; -4.024 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.952      ;
; -4.023 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.951      ;
; -4.021 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.949      ;
; -4.018 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.946      ;
; -4.017 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.945      ;
; -4.014 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.942      ;
; -4.013 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.941      ;
; -4.012 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.940      ;
; -4.011 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.939      ;
; -4.009 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.937      ;
; -4.007 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.935      ;
; -4.006 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.934      ;
; -4.006 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.934      ;
; -4.005 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.933      ;
; -3.998 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.921      ;
; -3.998 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.925      ;
; -3.991 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.914      ;
; -3.980 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.910      ;
; -3.979 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.909      ;
; -3.976 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.906      ;
; -3.975 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.905      ;
; -3.974 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.904      ;
; -3.973 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.903      ;
; -3.971 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.901      ;
; -3.969 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.899      ;
; -3.968 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.898      ;
; -3.968 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.898      ;
; -3.967 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.897      ;
; -3.964 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.892      ;
; -3.956 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.882      ;
; -3.956 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.882      ;
; -3.955 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.881      ;
; -3.955 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.881      ;
; -3.954 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.880      ;
; -3.953 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.879      ;
; -3.944 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.871      ;
; -3.941 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.868      ;
; -3.937 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.863      ;
; -3.924 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.852      ;
; -3.924 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.852      ;
; -3.923 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.851      ;
; -3.923 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.851      ;
; -3.922 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.850      ;
; -3.921 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.849      ;
; -3.918 ; clk_div:divisorClk|counter[22] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.846      ;
; -3.905 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.833      ;
; -3.903 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.831      ;
; -3.899 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.826      ;
; -3.899 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.826      ;
; -3.898 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.825      ;
; -3.898 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.825      ;
; -3.897 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.824      ;
; -3.896 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.823      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -4.544 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.404      ; 5.592      ;
; -4.116 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.403      ; 5.175      ;
; -3.977 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.403      ; 5.036      ;
; -3.874 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.403      ; 4.933      ;
; -3.865 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.303     ; 1.705      ;
; -3.864 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.262     ; 1.745      ;
; -3.699 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.303     ; 1.539      ;
; -3.669 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.262     ; 1.550      ;
; -3.600 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.404      ; 4.648      ;
; -3.596 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -1.303     ; 1.436      ;
; -2.664 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.404      ; 3.712      ;
; -2.450 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 2.637      ; 4.731      ;
; -2.064 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 2.636      ; 4.356      ;
; -1.815 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 3.607      ; 5.279      ;
; -1.587 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 1.000        ; 3.607      ; 5.551      ;
; -1.320 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 3.606      ; 4.795      ;
; -1.042 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 0.900      ; 1.298      ;
; -0.659 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 1.000        ; 3.606      ; 4.634      ;
; -0.627 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 1.000        ; 0.900      ; 1.383      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.184 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.000        ; 0.939      ; 1.336      ;
; 0.460 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.000        ; 3.757      ; 4.430      ;
; 0.583 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 0.939      ; 1.255      ;
; 1.102 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 3.757      ; 4.592      ;
; 1.280 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.000        ; 3.759      ; 5.252      ;
; 1.461 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 3.759      ; 4.953      ;
; 1.702 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 2.843      ; 4.065      ;
; 1.945 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 2.845      ; 4.310      ;
; 2.196 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.661      ; 3.377      ;
; 3.004 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.159     ; 1.365      ;
; 3.028 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.661      ; 4.209      ;
; 3.084 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.119     ; 1.485      ;
; 3.117 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.159     ; 1.478      ;
; 3.188 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.119     ; 1.589      ;
; 3.257 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -1.159     ; 1.618      ;
; 3.280 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.659      ; 4.459      ;
; 3.393 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.659      ; 4.572      ;
; 3.561 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.659      ; 4.740      ;
; 3.841 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.661      ; 5.022      ;
+-------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:divisorClk|clk_track'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                         ; Launch Clock                                       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.335 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.749      ; 2.775      ;
; 0.345 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.744      ; 2.780      ;
; 0.381 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[26]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.623      ;
; 0.383 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[12]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[0]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.624      ;
; 0.383 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[62]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.624      ;
; 0.400 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[2]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[2]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.641      ;
; 0.482 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.749      ; 2.922      ;
; 0.494 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[14]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[1]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.735      ;
; 0.494 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[50]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.736      ;
; 0.494 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 3.649      ; 4.547      ;
; 0.495 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[50]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.737      ;
; 0.496 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[44]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.737      ;
; 0.535 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[2]             ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[2]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.776      ;
; 0.535 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 3.649      ; 4.588      ;
; 0.538 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[18]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[3]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.780      ;
; 0.539 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 3.649      ; 4.592      ;
; 0.541 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[46]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[17]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.075      ; 0.787      ;
; 0.542 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[6]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[6]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.783      ;
; 0.544 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[15]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[2]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.785      ;
; 0.544 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[53]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[21]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.785      ;
; 0.544 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 3.647      ; 4.595      ;
; 0.545 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[71]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[30]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.786      ;
; 0.548 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[43]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.789      ;
; 0.550 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[51]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[20]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 3.649      ; 4.603      ;
; 0.552 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[3]  ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[3]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[2]  ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[2]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.793      ;
; 0.556 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[4]             ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[4]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.797      ;
; 0.558 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[19]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[4]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.799      ;
; 0.570 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[61]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.072      ; 0.813      ;
; 0.572 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[15]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 3.647      ; 4.623      ;
; 0.573 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.747      ; 3.011      ;
; 0.575 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.394      ; 1.170      ;
; 0.576 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]    ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[4]                                                                    ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.817      ;
; 0.577 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]    ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.818      ;
; 0.578 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]  ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[0]                                                                  ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.069      ; 0.818      ;
; 0.579 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]    ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[0]                                                                    ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.820      ;
; 0.580 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23] ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaResUla[23]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.821      ;
; 0.581 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[26]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 3.649      ; 4.634      ;
; 0.583 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[69]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[29]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaResUla[27]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[59]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[24]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[35]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[12]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[4]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[4]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.824      ;
; 0.584 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[73]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[31]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[57]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[23]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.825      ;
; 0.584 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[35]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[12]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[63]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[26]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[47]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[18]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[45]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[17]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[33]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[11]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[13]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[1]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.826      ;
; 0.586 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[13]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[1]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[25]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[65]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[27]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[41]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[15]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[5]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[5]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[11]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[0]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[63]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[26]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[25]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[49]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[0]  ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[47]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.465      ; 1.224      ;
; 0.588 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_Instsaida[28]             ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[1]                                                                       ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.458      ; 1.217      ;
; 0.588 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[57]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[23]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[39]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[14]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[39]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[14]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[33]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[11]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[51]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[20]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[61]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[49]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[17]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[3]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[45]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[17]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[11]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.747      ; 3.027      ;
; 0.590 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[23]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[6]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[43]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[15]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.747      ; 3.028      ;
; 0.591 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[53]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[21]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[4]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.747      ; 3.030      ;
; 0.598 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[20]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.751      ; 3.040      ;
; 0.601 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.749      ; 3.041      ;
; 0.602 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[74]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[31]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[25]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.749      ; 3.042      ;
; 0.602 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 2.749      ; 3.042      ;
; 0.603 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[44]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[54]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[21]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[66]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[27]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[36]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[12]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[26]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[58]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[23]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[40]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[14]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[52]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[20]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]     ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.431      ; 1.237      ;
; 0.606 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[24]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[6]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]     ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.428      ; 1.236      ;
; 0.609 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[5]             ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[5]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[48]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[18]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[62]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.850      ;
; 0.610 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaResUla[29]  ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.415      ; 1.226      ;
; 0.610 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[3]             ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[3]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.851      ;
; 0.610 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[28]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[8]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.070      ; 0.851      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.787 ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track ; CLOCK_50    ; 0.000        ; 2.909      ; 4.110      ;
; 1.133 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.375      ;
; 1.134 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.376      ;
; 1.371 ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track ; CLOCK_50    ; -0.500       ; 2.909      ; 4.194      ;
; 1.394 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.636      ;
; 1.401 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.643      ;
; 1.410 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.652      ;
; 1.414 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.656      ;
; 1.418 ; clk_div:divisorClk|counter[24] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.660      ;
; 1.422 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.664      ;
; 1.424 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.666      ;
; 1.430 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.672      ;
; 1.502 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.744      ;
; 1.503 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.745      ;
; 1.558 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.801      ;
; 1.564 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.805      ;
; 1.566 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.809      ;
; 1.595 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.838      ;
; 1.604 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.846      ;
; 1.612 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.854      ;
; 1.668 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.909      ;
; 1.674 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.915      ;
; 1.675 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.918      ;
; 1.696 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.938      ;
; 1.729 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.972      ;
; 1.732 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.974      ;
; 1.744 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.988      ;
; 1.752 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.993      ;
; 1.754 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.998      ;
; 1.778 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.019      ;
; 1.781 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.025      ;
; 1.784 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.027      ;
; 1.784 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.026      ;
; 1.791 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.033      ;
; 1.799 ; clk_div:divisorClk|counter[10] ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.041      ;
; 1.804 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.046      ;
; 1.811 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.825 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.068      ;
; 1.828 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.070      ;
; 1.830 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.071      ;
; 1.830 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.071      ;
; 1.838 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.081      ;
; 1.842 ; clk_div:divisorClk|counter[23] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.088      ;
; 1.844 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.085      ;
; 1.846 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.088      ;
; 1.856 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.097      ;
; 1.861 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.106      ;
; 1.862 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.103      ;
; 1.872 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.114      ;
; 1.885 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.125      ;
; 1.886 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.130      ;
; 1.890 ; clk_div:divisorClk|counter[10] ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.134      ;
; 1.899 ; clk_div:divisorClk|counter[19] ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.141      ;
; 1.900 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.140      ;
; 1.913 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.158      ;
; 1.914 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.155      ;
; 1.917 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.158      ;
; 1.919 ; clk_div:divisorClk|counter[18] ; clk_div:divisorClk|counter[18] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.161      ;
; 1.922 ; clk_div:divisorClk|counter[21] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.166      ;
; 1.931 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.175      ;
; 1.935 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.178      ;
; 1.939 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.180      ;
; 1.944 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.188      ;
; 1.945 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.188      ;
; 1.947 ; clk_div:divisorClk|counter[20] ; clk_div:divisorClk|counter[20] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.189      ;
; 1.947 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.190      ;
; 1.953 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.194      ;
; 1.954 ; clk_div:divisorClk|counter[20] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.198      ;
; 1.958 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.200      ;
; 1.976 ; clk_div:divisorClk|counter[19] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.220      ;
; 1.977 ; clk_div:divisorClk|counter[23] ; clk_div:divisorClk|counter[23] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.219      ;
; 1.985 ; clk_div:divisorClk|counter[15] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.230      ;
; 1.986 ; clk_div:divisorClk|counter[15] ; clk_div:divisorClk|counter[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.228      ;
; 1.986 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.232      ;
; 1.987 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.230      ;
; 1.988 ; clk_div:divisorClk|counter[18] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.234      ;
; 2.001 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.243      ;
; 2.009 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.251      ;
; 2.016 ; clk_div:divisorClk|counter[14] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.261      ;
; 2.020 ; clk_div:divisorClk|counter[22] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.266      ;
; 2.021 ; clk_div:divisorClk|counter[14] ; clk_div:divisorClk|counter[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.263      ;
; 2.026 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.267      ;
; 2.032 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[13] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.272      ;
; 2.032 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.274      ;
; 2.036 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[18] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.273      ;
; 2.042 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.287      ;
; 2.048 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.289      ;
; 2.054 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.297      ;
; 2.054 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.296      ;
; 2.059 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.301      ;
; 2.062 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.303      ;
; 2.071 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.313      ;
; 2.072 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.315      ;
; 2.073 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.315      ;
; 2.073 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.315      ;
; 2.074 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.316      ;
; 2.074 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.313      ;
; 2.074 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[20] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.313      ;
; 2.074 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.317      ;
; 2.075 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[21] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.317      ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                         ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.113 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.444      ; 2.213      ;
; -1.054 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.444      ; 2.154      ;
; -0.947 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.445      ; 2.036      ;
; -0.888 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.445      ; 1.977      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                         ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.562 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.701      ; 1.783      ;
; 0.665 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.699      ; 1.884      ;
; 0.673 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.701      ; 1.894      ;
; 0.776 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.699      ; 1.995      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|clk_track   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[9]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|clk_track   ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[0]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[10] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[11] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[12] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[13] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[14] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[15] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[16] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[17] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[18] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[19] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[1]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[20] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[21] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[22] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[23] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[24] ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[2]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[3]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[4]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[5]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[6]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[7]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[8]  ;
; 0.148  ; 0.366        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[9]  ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o               ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0] ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk   ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|clk_track|clk       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[0]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[10]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[11]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[12]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[13]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[14]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[15]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[16]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[17]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[18]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[19]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[1]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[20]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[21]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[22]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[23]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[24]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[2]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[3]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[4]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[5]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[6]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[7]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[8]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[9]|clk      ;
; 0.446  ; 0.632        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[16] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|clk_track   ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[0]  ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[10] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[11] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[12] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[13] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[14] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[15] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[17] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[18] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[19] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[1]  ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[20] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[21] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[22] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[23] ;
; 0.447  ; 0.633        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[24] ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:divisorClk|clk_track'                                                                                                                                                          ;
+--------+--------------+----------------+------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                        ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[2]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[3]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[5]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[6]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[11]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[15]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[20]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[21]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[25]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[26]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[2]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[3]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[7]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[8]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[0]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[1]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[3]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[0]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[1]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[2]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[1]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[2]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[0]                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[1]                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7]                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[11]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[12]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[13]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[14]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[15]                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1]                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2]                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3]                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4]                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[2]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[3]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[4]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[5]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[6]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[0]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[10]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[11]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[12]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[13]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[14]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[15]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[16]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[17]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[18]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[19]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[1]                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[20]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[21]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[22]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[23]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[24]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[25]                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[26]                                                                        ;
+--------+--------------+----------------+------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------+
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|datad                      ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|datad                   ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[2]|datac                  ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|combout                    ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|combout                 ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|inclk[0]         ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|outclk           ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[0]|datad                  ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[1]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|i_d|id_ex_pipeline|rsout[4]|q                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|i_d|id_ex_pipeline|rsout[4]|q                        ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[0]|datad                  ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[1]|datad                  ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|inclk[0]         ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|outclk           ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|combout                    ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|combout                 ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[2]|datac                  ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|datad                      ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|datad                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; SW[*]     ; CLOCK_50                     ; 2.448 ; 2.793 ; Fall       ; CLOCK_50                     ;
;  SW[0]    ; CLOCK_50                     ; 2.448 ; 2.793 ; Fall       ; CLOCK_50                     ;
; SW[*]     ; clk_div:divisorClk|clk_track ; 4.975 ; 5.417 ; Rise       ; clk_div:divisorClk|clk_track ;
;  SW[0]    ; clk_div:divisorClk|clk_track ; 4.975 ; 5.417 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; SW[*]     ; CLOCK_50                     ; -1.362 ; -1.739 ; Fall       ; CLOCK_50                     ;
;  SW[0]    ; CLOCK_50                     ; -1.362 ; -1.739 ; Fall       ; CLOCK_50                     ;
; SW[*]     ; clk_div:divisorClk|clk_track ; -0.459 ; -0.847 ; Rise       ; clk_div:divisorClk|clk_track ;
;  SW[0]    ; clk_div:divisorClk|clk_track ; -0.459 ; -0.847 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]   ; clk_div:divisorClk|clk_track ; 16.087 ; 15.571 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[0]  ; clk_div:divisorClk|clk_track ; 13.400 ; 13.369 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[1]  ; clk_div:divisorClk|clk_track ; 14.721 ; 14.691 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[2]  ; clk_div:divisorClk|clk_track ; 12.505 ; 12.459 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[3]  ; clk_div:divisorClk|clk_track ; 12.672 ; 12.536 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[4]  ; clk_div:divisorClk|clk_track ; 12.873 ; 12.726 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[5]  ; clk_div:divisorClk|clk_track ; 16.087 ; 15.571 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[6]  ; clk_div:divisorClk|clk_track ; 12.615 ; 12.543 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX1[*]   ; clk_div:divisorClk|clk_track ; 11.883 ; 11.356 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[0]  ; clk_div:divisorClk|clk_track ; 11.411 ; 11.085 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[1]  ; clk_div:divisorClk|clk_track ; 11.351 ; 11.087 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[2]  ; clk_div:divisorClk|clk_track ; 11.016 ; 10.816 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[3]  ; clk_div:divisorClk|clk_track ; 11.038 ; 10.657 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[4]  ; clk_div:divisorClk|clk_track ; 9.779  ; 9.507  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[5]  ; clk_div:divisorClk|clk_track ; 11.816 ; 11.253 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[6]  ; clk_div:divisorClk|clk_track ; 11.883 ; 11.356 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX2[*]   ; clk_div:divisorClk|clk_track ; 10.269 ; 10.061 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[0]  ; clk_div:divisorClk|clk_track ; 10.092 ; 9.911  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[1]  ; clk_div:divisorClk|clk_track ; 10.249 ; 10.043 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[2]  ; clk_div:divisorClk|clk_track ; 9.988  ; 9.804  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[3]  ; clk_div:divisorClk|clk_track ; 9.974  ; 9.783  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[4]  ; clk_div:divisorClk|clk_track ; 10.252 ; 9.989  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[5]  ; clk_div:divisorClk|clk_track ; 10.269 ; 10.061 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[6]  ; clk_div:divisorClk|clk_track ; 10.255 ; 10.039 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX3[*]   ; clk_div:divisorClk|clk_track ; 11.957 ; 11.360 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[0]  ; clk_div:divisorClk|clk_track ; 9.919  ; 9.665  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[1]  ; clk_div:divisorClk|clk_track ; 10.675 ; 10.463 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[2]  ; clk_div:divisorClk|clk_track ; 11.957 ; 11.360 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[3]  ; clk_div:divisorClk|clk_track ; 10.617 ; 10.210 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[4]  ; clk_div:divisorClk|clk_track ; 9.986  ; 9.768  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[5]  ; clk_div:divisorClk|clk_track ; 10.275 ; 9.924  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[6]  ; clk_div:divisorClk|clk_track ; 10.636 ; 10.279 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX4[*]   ; clk_div:divisorClk|clk_track ; 10.830 ; 10.572 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[0]  ; clk_div:divisorClk|clk_track ; 10.182 ; 10.000 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[1]  ; clk_div:divisorClk|clk_track ; 10.830 ; 10.572 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[2]  ; clk_div:divisorClk|clk_track ; 9.896  ; 9.755  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[3]  ; clk_div:divisorClk|clk_track ; 9.944  ; 9.762  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[4]  ; clk_div:divisorClk|clk_track ; 9.364  ; 9.172  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[5]  ; clk_div:divisorClk|clk_track ; 9.359  ; 9.167  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[6]  ; clk_div:divisorClk|clk_track ; 9.554  ; 9.363  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX5[*]   ; clk_div:divisorClk|clk_track ; 11.289 ; 10.674 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[0]  ; clk_div:divisorClk|clk_track ; 9.377  ; 9.142  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[1]  ; clk_div:divisorClk|clk_track ; 11.289 ; 10.674 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[2]  ; clk_div:divisorClk|clk_track ; 9.254  ; 9.088  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[3]  ; clk_div:divisorClk|clk_track ; 9.712  ; 9.550  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[4]  ; clk_div:divisorClk|clk_track ; 9.469  ; 9.240  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[5]  ; clk_div:divisorClk|clk_track ; 9.193  ; 8.980  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[6]  ; clk_div:divisorClk|clk_track ; 9.976  ; 9.681  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX6[*]   ; clk_div:divisorClk|clk_track ; 12.380 ; 11.918 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[0]  ; clk_div:divisorClk|clk_track ; 9.972  ; 9.680  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[1]  ; clk_div:divisorClk|clk_track ; 10.025 ; 9.875  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[2]  ; clk_div:divisorClk|clk_track ; 10.157 ; 10.020 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[3]  ; clk_div:divisorClk|clk_track ; 9.548  ; 9.374  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[4]  ; clk_div:divisorClk|clk_track ; 10.152 ; 9.893  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[5]  ; clk_div:divisorClk|clk_track ; 12.380 ; 11.918 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[6]  ; clk_div:divisorClk|clk_track ; 10.206 ; 10.025 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX7[*]   ; clk_div:divisorClk|clk_track ; 10.422 ; 10.191 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[0]  ; clk_div:divisorClk|clk_track ; 9.520  ; 9.342  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[1]  ; clk_div:divisorClk|clk_track ; 9.803  ; 9.622  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[2]  ; clk_div:divisorClk|clk_track ; 10.422 ; 10.191 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[3]  ; clk_div:divisorClk|clk_track ; 10.118 ; 9.904  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[4]  ; clk_div:divisorClk|clk_track ; 9.794  ; 9.638  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[5]  ; clk_div:divisorClk|clk_track ; 9.705  ; 9.488  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[6]  ; clk_div:divisorClk|clk_track ; 10.075 ; 9.878  ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]   ; clk_div:divisorClk|clk_track ; 11.134 ; 10.992 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[0]  ; clk_div:divisorClk|clk_track ; 11.905 ; 11.805 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[1]  ; clk_div:divisorClk|clk_track ; 13.207 ; 13.126 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[2]  ; clk_div:divisorClk|clk_track ; 11.160 ; 10.992 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[3]  ; clk_div:divisorClk|clk_track ; 11.221 ; 10.999 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[4]  ; clk_div:divisorClk|clk_track ; 11.505 ; 11.323 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[5]  ; clk_div:divisorClk|clk_track ; 14.552 ; 13.997 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[6]  ; clk_div:divisorClk|clk_track ; 11.134 ; 11.005 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX1[*]   ; clk_div:divisorClk|clk_track ; 9.123  ; 8.902  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[0]  ; clk_div:divisorClk|clk_track ; 10.683 ; 10.397 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[1]  ; clk_div:divisorClk|clk_track ; 10.681 ; 10.403 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[2]  ; clk_div:divisorClk|clk_track ; 10.342 ; 10.131 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[3]  ; clk_div:divisorClk|clk_track ; 10.330 ; 9.991  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[4]  ; clk_div:divisorClk|clk_track ; 9.123  ; 8.902  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[5]  ; clk_div:divisorClk|clk_track ; 11.149 ; 10.610 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[6]  ; clk_div:divisorClk|clk_track ; 11.211 ; 10.707 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX2[*]   ; clk_div:divisorClk|clk_track ; 8.952  ; 8.747  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[0]  ; clk_div:divisorClk|clk_track ; 9.085  ; 8.852  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[1]  ; clk_div:divisorClk|clk_track ; 9.250  ; 8.980  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[2]  ; clk_div:divisorClk|clk_track ; 9.008  ; 8.815  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[3]  ; clk_div:divisorClk|clk_track ; 8.952  ; 8.747  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[4]  ; clk_div:divisorClk|clk_track ; 9.256  ; 8.975  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[5]  ; clk_div:divisorClk|clk_track ; 9.254  ; 9.022  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[6]  ; clk_div:divisorClk|clk_track ; 9.255  ; 9.035  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX3[*]   ; clk_div:divisorClk|clk_track ; 8.930  ; 8.698  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[0]  ; clk_div:divisorClk|clk_track ; 8.930  ; 8.698  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[1]  ; clk_div:divisorClk|clk_track ; 9.710  ; 9.463  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[2]  ; clk_div:divisorClk|clk_track ; 10.995 ; 10.407 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[3]  ; clk_div:divisorClk|clk_track ; 9.598  ; 9.222  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[4]  ; clk_div:divisorClk|clk_track ; 9.001  ; 8.798  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[5]  ; clk_div:divisorClk|clk_track ; 9.274  ; 8.950  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[6]  ; clk_div:divisorClk|clk_track ; 9.613  ; 9.285  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX4[*]   ; clk_div:divisorClk|clk_track ; 8.260  ; 8.123  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[0]  ; clk_div:divisorClk|clk_track ; 9.040  ; 8.846  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[1]  ; clk_div:divisorClk|clk_track ; 9.692  ; 9.406  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[2]  ; clk_div:divisorClk|clk_track ; 8.846  ; 8.640  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[3]  ; clk_div:divisorClk|clk_track ; 8.828  ; 8.630  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[4]  ; clk_div:divisorClk|clk_track ; 8.260  ; 8.123  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[5]  ; clk_div:divisorClk|clk_track ; 8.260  ; 8.123  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[6]  ; clk_div:divisorClk|clk_track ; 8.480  ; 8.302  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX5[*]   ; clk_div:divisorClk|clk_track ; 8.398  ; 8.195  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[0]  ; clk_div:divisorClk|clk_track ; 8.531  ; 8.329  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[1]  ; clk_div:divisorClk|clk_track ; 10.453 ; 9.942  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[2]  ; clk_div:divisorClk|clk_track ; 8.420  ; 8.283  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[3]  ; clk_div:divisorClk|clk_track ; 8.864  ; 8.729  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[4]  ; clk_div:divisorClk|clk_track ; 8.649  ; 8.430  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[5]  ; clk_div:divisorClk|clk_track ; 8.398  ; 8.195  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[6]  ; clk_div:divisorClk|clk_track ; 9.124  ; 8.865  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX6[*]   ; clk_div:divisorClk|clk_track ; 8.317  ; 8.109  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[0]  ; clk_div:divisorClk|clk_track ; 8.727  ; 8.467  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[1]  ; clk_div:divisorClk|clk_track ; 8.872  ; 8.647  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[2]  ; clk_div:divisorClk|clk_track ; 8.935  ; 8.728  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[3]  ; clk_div:divisorClk|clk_track ; 8.317  ; 8.109  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[4]  ; clk_div:divisorClk|clk_track ; 8.922  ; 8.761  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[5]  ; clk_div:divisorClk|clk_track ; 11.204 ; 10.690 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[6]  ; clk_div:divisorClk|clk_track ; 8.992  ; 8.830  ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX7[*]   ; clk_div:divisorClk|clk_track ; 8.486  ; 8.307  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[0]  ; clk_div:divisorClk|clk_track ; 8.486  ; 8.307  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[1]  ; clk_div:divisorClk|clk_track ; 8.755  ; 8.577  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[2]  ; clk_div:divisorClk|clk_track ; 9.368  ; 9.120  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[3]  ; clk_div:divisorClk|clk_track ; 9.059  ; 8.846  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[4]  ; clk_div:divisorClk|clk_track ; 8.776  ; 8.605  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[5]  ; clk_div:divisorClk|clk_track ; 8.662  ; 8.460  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[6]  ; clk_div:divisorClk|clk_track ; 9.016  ; 8.817  ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk_div:divisorClk|clk_track                       ; -4.785 ; -316.992      ;
; CLOCK_50                                           ; -2.269 ; -46.336       ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -2.143 ; -5.869        ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clk_div:divisorClk|clk_track                       ; 0.063 ; 0.000         ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.082 ; 0.000         ;
; CLOCK_50                                           ; 0.095 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.116 ; -0.132        ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.236 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; -3.000 ; -37.690       ;
; clk_div:divisorClk|clk_track                       ; -1.000 ; -358.000      ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.332  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:divisorClk|clk_track'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.785 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 5.750      ;
; -4.746 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.231     ; 5.502      ;
; -4.682 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 5.647      ;
; -4.593 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.034     ; 5.546      ;
; -4.561 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.028     ; 5.520      ;
; -4.528 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.024     ; 5.491      ;
; -4.490 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.028     ; 5.449      ;
; -4.487 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.034     ; 5.440      ;
; -4.458 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[0]                                                                       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.026     ; 5.419      ;
; -4.456 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.034     ; 5.409      ;
; -4.421 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[1]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.247     ; 5.161      ;
; -4.406 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[0]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.028     ; 5.365      ;
; -4.396 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[1]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.034     ; 5.349      ;
; -4.387 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[2]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.034     ; 5.340      ;
; -4.382 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.024     ; 5.345      ;
; -4.382 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[3]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.028     ; 5.341      ;
; -4.281 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[1]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.034     ; 5.234      ;
; -4.172 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.233     ; 4.926      ;
; -4.069 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.020     ; 5.036      ;
; -4.052 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[4]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.034     ; 5.005      ;
; -4.038 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.229     ; 4.796      ;
; -4.030 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.229     ; 4.788      ;
; -4.025 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.042     ; 4.970      ;
; -4.022 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.028     ; 4.981      ;
; -4.004 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.019     ; 4.972      ;
; -3.997 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.024     ; 4.960      ;
; -3.990 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[0]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.045     ; 4.932      ;
; -3.973 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.938      ;
; -3.969 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.228     ; 4.728      ;
; -3.966 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.020     ; 4.933      ;
; -3.934 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.231     ; 4.690      ;
; -3.901 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.019     ; 4.869      ;
; -3.894 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.024     ; 4.857      ;
; -3.884 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[1]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.028     ; 4.843      ;
; -3.877 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.032     ; 4.832      ;
; -3.870 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.835      ;
; -3.847 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.027     ; 4.807      ;
; -3.845 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.026     ; 4.806      ;
; -3.817 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.020     ; 4.784      ;
; -3.812 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.031     ; 4.768      ;
; -3.812 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.777      ;
; -3.808 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.236     ; 4.559      ;
; -3.805 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.036     ; 4.756      ;
; -3.802 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.020     ; 4.769      ;
; -3.783 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.040     ; 4.730      ;
; -3.782 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.019     ; 4.750      ;
; -3.782 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.229     ; 4.540      ;
; -3.781 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.034     ; 4.734      ;
; -3.780 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.025     ; 4.742      ;
; -3.774 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.026     ; 4.735      ;
; -3.773 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.030     ; 4.730      ;
; -3.771 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.025     ; 4.733      ;
; -3.771 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.032     ; 4.726      ;
; -3.769 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.023     ; 4.733      ;
; -3.769 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.734      ;
; -3.766 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.024     ; 4.729      ;
; -3.750 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[2]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.715      ;
; -3.749 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.028     ; 4.708      ;
; -3.747 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.021     ; 4.713      ;
; -3.747 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.228     ; 4.506      ;
; -3.744 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.027     ; 4.704      ;
; -3.742 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[0]                                                                       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.024     ; 4.705      ;
; -3.740 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.032     ; 4.695      ;
; -3.740 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.026     ; 4.701      ;
; -3.735 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.700      ;
; -3.735 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.231     ; 4.491      ;
; -3.734 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.232     ; 4.489      ;
; -3.732 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.233     ; 4.486      ;
; -3.732 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.234     ; 4.485      ;
; -3.729 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.694      ;
; -3.726 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[1]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.249     ; 4.464      ;
; -3.721 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[3]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.231     ; 4.477      ;
; -3.716 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.024     ; 4.679      ;
; -3.714 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.020     ; 4.681      ;
; -3.711 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[2]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.231     ; 4.467      ;
; -3.709 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.025     ; 4.671      ;
; -3.706 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.019     ; 4.674      ;
; -3.706 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[1]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.245     ; 4.448      ;
; -3.706 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.031     ; 4.662      ;
; -3.705 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.023     ; 4.669      ;
; -3.705 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.670      ;
; -3.702 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.030     ; 4.659      ;
; -3.699 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[21] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.020     ; 4.666      ;
; -3.699 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.036     ; 4.650      ;
; -3.697 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.662      ;
; -3.696 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.231     ; 4.452      ;
; -3.690 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[0]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.026     ; 4.651      ;
; -3.690 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.231     ; 4.446      ;
; -3.680 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[1]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.032     ; 4.635      ;
; -3.679 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.019     ; 4.647      ;
; -3.678 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]                                                                 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.028     ; 4.637      ;
; -3.677 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[0]                                                                       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.023     ; 4.641      ;
; -3.675 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.031     ; 4.631      ;
; -3.675 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.034     ; 4.628      ;
; -3.671 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[2]                                                                              ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.032     ; 4.626      ;
; -3.670 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[0]                                                                       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.028     ; 4.629      ;
; -3.670 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.232     ; 4.425      ;
; -3.670 ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.231     ; 4.426      ;
; -3.669 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16] ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.022     ; 4.634      ;
; -3.668 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]                                                                   ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ; clk_div:divisorClk|clk_track ; clk_div:divisorClk|clk_track ; 1.000        ; -0.036     ; 4.619      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                         ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.269 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 3.209      ;
; -2.241 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 3.184      ;
; -2.156 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 3.099      ;
; -2.154 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 3.094      ;
; -2.128 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 3.069      ;
; -2.112 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 3.055      ;
; -2.087 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 3.027      ;
; -2.060 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 3.001      ;
; -2.040 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.983      ;
; -2.007 ; clk_div:divisorClk|counter[10] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.950      ;
; -1.993 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.934      ;
; -1.974 ; clk_div:divisorClk|counter[15] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.914      ;
; -1.951 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.891      ;
; -1.947 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.887      ;
; -1.942 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.882      ;
; -1.929 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.869      ;
; -1.925 ; clk_div:divisorClk|counter[14] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.865      ;
; -1.919 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.862      ;
; -1.915 ; clk_div:divisorClk|counter[17] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.858      ;
; -1.914 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.857      ;
; -1.895 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.835      ;
; -1.867 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.810      ;
; -1.849 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.789      ;
; -1.849 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.789      ;
; -1.848 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.788      ;
; -1.847 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.787      ;
; -1.844 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.784      ;
; -1.843 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.783      ;
; -1.834 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.777      ;
; -1.832 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.772      ;
; -1.829 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.772      ;
; -1.828 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.768      ;
; -1.827 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.767      ;
; -1.821 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.764      ;
; -1.821 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.764      ;
; -1.820 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.763      ;
; -1.819 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.762      ;
; -1.816 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.759      ;
; -1.815 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.758      ;
; -1.806 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.747      ;
; -1.801 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.742      ;
; -1.796 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.739      ;
; -1.794 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.737      ;
; -1.792 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.735      ;
; -1.791 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.734      ;
; -1.790 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.733      ;
; -1.790 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.733      ;
; -1.789 ; clk_div:divisorClk|counter[19] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.729      ;
; -1.788 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.731      ;
; -1.785 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.728      ;
; -1.785 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.728      ;
; -1.783 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.726      ;
; -1.782 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.725      ;
; -1.782 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.725      ;
; -1.781 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.724      ;
; -1.780 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.720      ;
; -1.779 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.722      ;
; -1.773 ; clk_div:divisorClk|counter[21] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.713      ;
; -1.768 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.714      ;
; -1.766 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.712      ;
; -1.765 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.705      ;
; -1.764 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.710      ;
; -1.763 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.709      ;
; -1.762 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.708      ;
; -1.760 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.700      ;
; -1.760 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.706      ;
; -1.757 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.703      ;
; -1.755 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.701      ;
; -1.754 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.695      ;
; -1.754 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.700      ;
; -1.753 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.699      ;
; -1.751 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.697      ;
; -1.738 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.679      ;
; -1.738 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.681      ;
; -1.736 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.679      ;
; -1.736 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.679      ;
; -1.735 ; clk_div:divisorClk|counter[18] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.678      ;
; -1.735 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.678      ;
; -1.734 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.674      ;
; -1.734 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.674      ;
; -1.734 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.677      ;
; -1.733 ; clk_div:divisorClk|counter[20] ; clk_div:divisorClk|clk_track   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.673      ;
; -1.733 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.674      ;
; -1.733 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.673      ;
; -1.732 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.672      ;
; -1.731 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.674      ;
; -1.730 ; clk_div:divisorClk|counter[13] ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.673      ;
; -1.729 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.669      ;
; -1.728 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.668      ;
; -1.718 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.661      ;
; -1.713 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.656      ;
; -1.713 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.653      ;
; -1.708 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.649      ;
; -1.708 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.649      ;
; -1.707 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.648      ;
; -1.706 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.647      ;
; -1.703 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.644      ;
; -1.702 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.643      ;
; -1.692 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.635      ;
; -1.692 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.635      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.143 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.013      ; 3.194      ;
; -1.868 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.011      ; 2.914      ;
; -1.858 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -0.649     ; 0.975      ;
; -1.807 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -0.676     ; 0.897      ;
; -1.794 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.011      ; 2.840      ;
; -1.742 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -0.649     ; 0.859      ;
; -1.737 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.011      ; 2.783      ;
; -1.720 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -0.676     ; 0.810      ;
; -1.649 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; -0.676     ; 0.739      ;
; -1.582 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.013      ; 2.633      ;
; -1.045 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.013      ; 2.096      ;
; -1.034 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.670      ; 2.742      ;
; -0.889 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.668      ; 2.592      ;
; -0.850 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 2.169      ; 3.162      ;
; -0.311 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 0.480      ; 0.662      ;
; -0.150 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 2.167      ; 2.457      ;
; -0.026 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 1.000        ; 2.169      ; 2.838      ;
; 0.025  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 1.000        ; 2.167      ; 2.782      ;
; 0.139  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 1.000        ; 0.480      ; 0.712      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:divisorClk|clk_track'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                         ; Launch Clock                                       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.063 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.053      ; 2.325      ;
; 0.088 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.053      ; 2.350      ;
; 0.091 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[26]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.056      ; 2.356      ;
; 0.108 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[20]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.055      ; 2.372      ;
; 0.130 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[3]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.053      ; 2.392      ;
; 0.136 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[11]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.051      ; 2.396      ;
; 0.141 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.053      ; 2.403      ;
; 0.157 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[4]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.051      ; 2.417      ;
; 0.161 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.051      ; 2.421      ;
; 0.165 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.056      ; 2.430      ;
; 0.169 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[8]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.047      ; 2.425      ;
; 0.173 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[15]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.051      ; 2.433      ;
; 0.175 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.053      ; 2.437      ;
; 0.189 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[26]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[62]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[12]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[0]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[2]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[2]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[25]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.056      ; 2.457      ;
; 0.195 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[7]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.043      ; 2.447      ;
; 0.210 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.049      ; 2.468      ;
; 0.212 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[2]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.053      ; 2.474      ;
; 0.230 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[21]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.055      ; 2.494      ;
; 0.246 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.053      ; 2.508      ;
; 0.248 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[14]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[1]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.372      ;
; 0.249 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[50]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[50]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[44]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]  ; Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.231      ; 0.586      ;
; 0.254 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]     ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.261      ; 0.619      ;
; 0.254 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.052      ; 2.515      ;
; 0.256 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[18]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[3]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.380      ;
; 0.258 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[53]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[21]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[3]     ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.256      ; 0.618      ;
; 0.258 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[43]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.382      ;
; 0.259 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[15]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[2]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.382      ;
; 0.259 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[51]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[20]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.383      ;
; 0.259 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[71]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[30]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.383      ;
; 0.260 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[6]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[6]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.384      ;
; 0.262 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[46]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[17]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[19]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[4]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[2]             ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[2]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[3]  ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[3]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[2]  ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[2]                                                                            ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[61]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.042      ; 0.391      ;
; 0.269 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 1.576      ; 1.449      ;
; 0.274 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.053      ; 2.536      ;
; 0.275 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.051      ; 2.535      ;
; 0.279 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]    ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[4]                                                                    ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.402      ;
; 0.279 ; Pipeline:pipe|IF:i_f|IF_ID:if_id|IF_ID_NewPCsaida[4]             ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[4]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.403      ;
; 0.280 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[33]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[11]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.403      ;
; 0.280 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[1]  ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[0]                                                                  ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.403      ;
; 0.280 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.055      ; 2.544      ;
; 0.281 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]    ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[2]                                                                    ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.404      ;
; 0.282 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23] ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaResUla[23]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.406      ;
; 0.282 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]    ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaEReg[0]                                                                    ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.405      ;
; 0.283 ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaResUla[27]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.407      ;
; 0.283 ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; -0.500       ; 1.572      ; 1.459      ;
; 0.285 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.056      ; 2.550      ;
; 0.289 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[35]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[12]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[69]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[29]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[59]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[24]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[57]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[23]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[25]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[73]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[31]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[47]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[18]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[45]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[17]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[35]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[12]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[13]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[1]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]                                                                 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.051      ; 2.551      ;
; 0.291 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.053      ; 2.553      ;
; 0.291 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10]                                                                ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track ; 0.000        ; 2.047      ; 2.547      ;
; 0.292 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[63]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[26]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[63]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[26]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[41]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[15]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[39]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[14]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[39]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[14]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[5]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[5]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[4]          ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[4]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[11]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[0]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.415      ;
; 0.293 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaResUla[29]  ; Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.243      ; 0.640      ;
; 0.293 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[13]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[1]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[65]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[27]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[57]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[23]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[33]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[11]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[61]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[25]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[49]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[17]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[3]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[45]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[17]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; Pipeline:pipe|MEM:memory|MEM_WB:mem_wb_pipeline|saidaBitsCtr[0]  ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[47]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.242      ; 0.620      ;
; 0.294 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[23]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[6]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[25]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[7]                                                                         ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_0_bypass[51]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[20]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[43]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[16]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[49]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[19]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]        ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[4]                                                                 ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 1.002      ; 1.380      ;
; 0.295 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[53]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[21]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.419      ;
; 0.297 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[66]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[27]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[74]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[31]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[36]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[12]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; Pipeline:pipe|ID:i_d|bancoReg:reg1|memoriaRegs_rtl_1_bypass[40]  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead2[14]                                                                        ; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track ; 0.000        ; 0.040      ; 0.421      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.082 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.000        ; 0.500      ; 0.687      ;
; 0.298 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.000        ; 2.257      ; 2.660      ;
; 0.321 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.000        ; 2.258      ; 2.684      ;
; 0.473 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 2.257      ; 2.355      ;
; 0.515 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 0.500      ; 0.640      ;
; 0.880 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.788      ; 2.188      ;
; 1.016 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.789      ; 2.325      ;
; 1.085 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]         ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 2.258      ; 2.968      ;
; 1.117 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.159      ; 1.796      ;
; 1.564 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.159      ; 2.243      ;
; 1.751 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.158      ; 2.429      ;
; 1.767 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -0.599     ; 0.688      ;
; 1.788 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -0.573     ; 0.735      ;
; 1.819 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.158      ; 2.497      ;
; 1.822 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -0.599     ; 0.743      ;
; 1.849 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]  ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -0.573     ; 0.796      ;
; 1.893 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; -0.599     ; 0.814      ;
; 1.902 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.158      ; 2.580      ;
; 2.020 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.159      ; 2.699      ;
+-------+------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.095 ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track ; CLOCK_50    ; 0.000        ; 2.118      ; 2.432      ;
; 0.301 ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track   ; clk_div:divisorClk|clk_track ; CLOCK_50    ; -0.500       ; 2.118      ; 2.138      ;
; 0.560 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.688      ;
; 0.560 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.688      ;
; 0.686 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.814      ;
; 0.688 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.816      ;
; 0.690 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.819      ;
; 0.701 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.829      ;
; 0.701 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.829      ;
; 0.705 ; clk_div:divisorClk|counter[24] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.833      ;
; 0.706 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.834      ;
; 0.713 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.841      ;
; 0.771 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.899      ;
; 0.772 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.900      ;
; 0.782 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.911      ;
; 0.785 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.912      ;
; 0.790 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.919      ;
; 0.801 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.931      ;
; 0.806 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.934      ;
; 0.835 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.963      ;
; 0.837 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.965      ;
; 0.850 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.977      ;
; 0.851 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.978      ;
; 0.856 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.985      ;
; 0.861 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.989      ;
; 0.863 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.994      ;
; 0.875 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.006      ;
; 0.885 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.016      ;
; 0.901 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.030      ;
; 0.904 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.031      ;
; 0.905 ; clk_div:divisorClk|counter[23] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.036      ;
; 0.908 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.036      ;
; 0.909 ; clk_div:divisorClk|counter[10] ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.037      ;
; 0.912 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[0]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.040      ;
; 0.912 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.040      ;
; 0.915 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.043      ;
; 0.916 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.043      ;
; 0.919 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.047      ;
; 0.921 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.050      ;
; 0.927 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.058      ;
; 0.932 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.062      ;
; 0.935 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.063      ;
; 0.938 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.065      ;
; 0.941 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.069      ;
; 0.943 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.074      ;
; 0.948 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.074      ;
; 0.953 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.079      ;
; 0.955 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.081      ;
; 0.957 ; clk_div:divisorClk|counter[10] ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.088      ;
; 0.959 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.084      ;
; 0.963 ; clk_div:divisorClk|counter[19] ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.091      ;
; 0.963 ; clk_div:divisorClk|counter[21] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.091      ;
; 0.964 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.089      ;
; 0.967 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.096      ;
; 0.967 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.098      ;
; 0.970 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.097      ;
; 0.972 ; clk_div:divisorClk|counter[18] ; clk_div:divisorClk|counter[18] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.100      ;
; 0.980 ; clk_div:divisorClk|counter[20] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.108      ;
; 0.983 ; clk_div:divisorClk|counter[15] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.114      ;
; 0.985 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.111      ;
; 0.992 ; clk_div:divisorClk|counter[20] ; clk_div:divisorClk|counter[20] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.120      ;
; 0.992 ; clk_div:divisorClk|counter[1]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.119      ;
; 0.993 ; clk_div:divisorClk|counter[19] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.121      ;
; 0.995 ; clk_div:divisorClk|counter[18] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.126      ;
; 0.996 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.127      ;
; 0.997 ; clk_div:divisorClk|counter[22] ; clk_div:divisorClk|counter[24] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.128      ;
; 0.998 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.128      ;
; 1.000 ; clk_div:divisorClk|counter[2]  ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.128      ;
; 1.001 ; clk_div:divisorClk|counter[14] ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.002 ; clk_div:divisorClk|counter[15] ; clk_div:divisorClk|counter[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.130      ;
; 1.002 ; clk_div:divisorClk|counter[14] ; clk_div:divisorClk|counter[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.130      ;
; 1.002 ; clk_div:divisorClk|counter[9]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.133      ;
; 1.002 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.130      ;
; 1.003 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.131      ;
; 1.003 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.131      ;
; 1.004 ; clk_div:divisorClk|counter[23] ; clk_div:divisorClk|counter[23] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.132      ;
; 1.004 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.132      ;
; 1.005 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[21] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.133      ;
; 1.006 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.134      ;
; 1.006 ; clk_div:divisorClk|counter[11] ; clk_div:divisorClk|counter[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.134      ;
; 1.008 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.137      ;
; 1.014 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.140      ;
; 1.019 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.145      ;
; 1.019 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.147      ;
; 1.020 ; clk_div:divisorClk|counter[0]  ; clk_div:divisorClk|counter[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.150      ;
; 1.020 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[19] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.149      ;
; 1.021 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.150      ;
; 1.021 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.150      ;
; 1.022 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.151      ;
; 1.023 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.151      ;
; 1.023 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[21] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.152      ;
; 1.024 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.153      ;
; 1.024 ; clk_div:divisorClk|counter[5]  ; clk_div:divisorClk|counter[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.153      ;
; 1.027 ; clk_div:divisorClk|counter[16] ; clk_div:divisorClk|counter[18] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.150      ;
; 1.032 ; clk_div:divisorClk|counter[3]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.161      ;
; 1.034 ; clk_div:divisorClk|counter[7]  ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.166      ;
; 1.043 ; clk_div:divisorClk|counter[6]  ; clk_div:divisorClk|counter[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.171      ;
; 1.045 ; clk_div:divisorClk|counter[8]  ; clk_div:divisorClk|counter[16] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.176      ;
; 1.046 ; clk_div:divisorClk|counter[4]  ; clk_div:divisorClk|counter[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.174      ;
; 1.048 ; clk_div:divisorClk|counter[12] ; clk_div:divisorClk|counter[13] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.173      ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                         ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.116 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.038      ; 1.189      ;
; -0.043 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.038      ; 1.116      ;
; -0.016 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.040      ; 1.094      ;
; 0.056  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0.500        ; 1.040      ; 1.022      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                                                                                                         ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.236 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.185      ; 0.941      ;
; 0.237 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.185      ; 0.942      ;
; 0.296 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.184      ; 1.000      ;
; 0.299 ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -0.500       ; 1.184      ; 1.003      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|clk_track   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[9]  ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[11] ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[12] ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[14] ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[15] ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[16] ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[19] ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[1]  ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[20] ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[21] ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[24] ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[2]  ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[3]  ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[4]  ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[5]  ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[7]  ;
; -0.276 ; -0.060       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[8]  ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|clk_track   ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[0]  ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[10] ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[13] ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[17] ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[18] ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[22] ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[23] ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[6]  ;
; -0.275 ; -0.059       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[9]  ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[11]|clk     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[12]|clk     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[14]|clk     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[15]|clk     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[16]|clk     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[19]|clk     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[1]|clk      ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[20]|clk     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[21]|clk     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[24]|clk     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[2]|clk      ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[3]|clk      ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[4]|clk      ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[5]|clk      ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[7]|clk      ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[8]|clk      ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|clk_track|clk       ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[0]|clk      ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[10]|clk     ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[13]|clk     ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[17]|clk     ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[18]|clk     ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[22]|clk     ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[23]|clk     ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[6]|clk      ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisorClk|counter[9]|clk      ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o               ;
; -0.039 ; -0.039       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0] ;
; -0.039 ; -0.039       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i               ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|clk_track   ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[0]  ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[10] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[11] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[12] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[13] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[14] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[15] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[17] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[18] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[19] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[1]  ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[20] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[21] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[22] ;
; 0.874  ; 1.058        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; clk_div:divisorClk|counter[23] ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:divisorClk|clk_track'                                                                                           ;
+--------+--------------+----------------+------------+------------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                        ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------+------------------------------+------------+------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoAdd[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|resultadoUla[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaBitsCtr[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|saidaMux5b[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|EX:execute|EX_MEM:ex_mem_pipeline|zero             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rtout[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaNewPC[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[16]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[17]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[18]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[19]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[20]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[21]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[22]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[23]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[24]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[25]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[26]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[27]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[28]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[29]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[30]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[31]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:divisorClk|clk_track ; Rise       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|saidaRead1[5]          ;
+--------+--------------+----------------+------------+------------------------------+------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]'                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------+
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[1]|datad                  ;
; 0.333 ; 0.333        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[0]|datad                  ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ;
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|inclk[0]         ;
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|outclk           ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[2]|datac                  ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|datad                      ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|datad                   ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|combout                    ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|i_d|id_ex_pipeline|rsout[4]|q                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|i_d|id_ex_pipeline|rsout[4]|q                        ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|combout                    ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|combout                 ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|Mux1~0|datad                      ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1|datad                   ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[2]|datac                  ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[2] ;
; 0.634 ; 0.634        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|inclk[0]         ;
; 0.634 ; 0.634        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|WideOr1~1clkctrl|outclk           ;
; 0.657 ; 0.657        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[1] ;
; 0.658 ; 0.658        ; 0.000          ; Low Pulse Width  ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Fall       ; Pipeline:pipe|EX:execute|ALUcontrol:alucontrol|ALUctrl[0] ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[1]|datad                  ;
; 0.662 ; 0.662        ; 0.000          ; High Pulse Width ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Rise       ; pipe|execute|alucontrol|ALUctrl[0]|datad                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; SW[*]     ; CLOCK_50                     ; 0.835 ; 1.699 ; Fall       ; CLOCK_50                     ;
;  SW[0]    ; CLOCK_50                     ; 0.835 ; 1.699 ; Fall       ; CLOCK_50                     ;
; SW[*]     ; clk_div:divisorClk|clk_track ; 2.878 ; 3.727 ; Rise       ; clk_div:divisorClk|clk_track ;
;  SW[0]    ; clk_div:divisorClk|clk_track ; 2.878 ; 3.727 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; SW[*]     ; CLOCK_50                     ; -0.268 ; -1.107 ; Fall       ; CLOCK_50                     ;
;  SW[0]    ; CLOCK_50                     ; -0.268 ; -1.107 ; Fall       ; CLOCK_50                     ;
; SW[*]     ; clk_div:divisorClk|clk_track ; -0.255 ; -1.088 ; Rise       ; clk_div:divisorClk|clk_track ;
;  SW[0]    ; clk_div:divisorClk|clk_track ; -0.255 ; -1.088 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]   ; clk_div:divisorClk|clk_track ; 9.783 ; 9.763 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[0]  ; clk_div:divisorClk|clk_track ; 7.828 ; 7.987 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[1]  ; clk_div:divisorClk|clk_track ; 8.799 ; 9.039 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[2]  ; clk_div:divisorClk|clk_track ; 7.289 ; 7.451 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[3]  ; clk_div:divisorClk|clk_track ; 7.457 ; 7.470 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[4]  ; clk_div:divisorClk|clk_track ; 7.563 ; 7.393 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[5]  ; clk_div:divisorClk|clk_track ; 9.783 ; 9.763 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[6]  ; clk_div:divisorClk|clk_track ; 7.414 ; 7.504 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX1[*]   ; clk_div:divisorClk|clk_track ; 7.309 ; 7.180 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[0]  ; clk_div:divisorClk|clk_track ; 6.515 ; 6.681 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[1]  ; clk_div:divisorClk|clk_track ; 6.532 ; 6.695 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[2]  ; clk_div:divisorClk|clk_track ; 6.361 ; 6.472 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[3]  ; clk_div:divisorClk|clk_track ; 6.324 ; 6.420 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[4]  ; clk_div:divisorClk|clk_track ; 5.629 ; 5.708 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[5]  ; clk_div:divisorClk|clk_track ; 7.234 ; 7.122 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[6]  ; clk_div:divisorClk|clk_track ; 7.309 ; 7.180 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX2[*]   ; clk_div:divisorClk|clk_track ; 6.097 ; 6.099 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[0]  ; clk_div:divisorClk|clk_track ; 6.015 ; 6.008 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[1]  ; clk_div:divisorClk|clk_track ; 6.090 ; 6.089 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[2]  ; clk_div:divisorClk|clk_track ; 5.767 ; 5.938 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[3]  ; clk_div:divisorClk|clk_track ; 5.942 ; 5.920 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[4]  ; clk_div:divisorClk|clk_track ; 6.079 ; 5.853 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[5]  ; clk_div:divisorClk|clk_track ; 6.096 ; 6.099 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[6]  ; clk_div:divisorClk|clk_track ; 6.097 ; 6.090 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX3[*]   ; clk_div:divisorClk|clk_track ; 7.438 ; 7.248 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[0]  ; clk_div:divisorClk|clk_track ; 5.814 ; 5.832 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[1]  ; clk_div:divisorClk|clk_track ; 6.160 ; 6.293 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[2]  ; clk_div:divisorClk|clk_track ; 7.438 ; 7.248 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[3]  ; clk_div:divisorClk|clk_track ; 6.112 ; 6.133 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[4]  ; clk_div:divisorClk|clk_track ; 5.860 ; 5.757 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[5]  ; clk_div:divisorClk|clk_track ; 5.960 ; 5.972 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[6]  ; clk_div:divisorClk|clk_track ; 6.157 ; 6.173 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX4[*]   ; clk_div:divisorClk|clk_track ; 6.279 ; 6.331 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[0]  ; clk_div:divisorClk|clk_track ; 5.948 ; 5.967 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[1]  ; clk_div:divisorClk|clk_track ; 6.279 ; 6.331 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[2]  ; clk_div:divisorClk|clk_track ; 5.854 ; 5.678 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[3]  ; clk_div:divisorClk|clk_track ; 5.860 ; 5.850 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[4]  ; clk_div:divisorClk|clk_track ; 5.346 ; 5.503 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[5]  ; clk_div:divisorClk|clk_track ; 5.342 ; 5.499 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[6]  ; clk_div:divisorClk|clk_track ; 5.612 ; 5.610 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX5[*]   ; clk_div:divisorClk|clk_track ; 6.873 ; 6.782 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[0]  ; clk_div:divisorClk|clk_track ; 5.429 ; 5.435 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[1]  ; clk_div:divisorClk|clk_track ; 6.873 ; 6.782 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[2]  ; clk_div:divisorClk|clk_track ; 5.368 ; 5.388 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[3]  ; clk_div:divisorClk|clk_track ; 5.651 ; 5.716 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[4]  ; clk_div:divisorClk|clk_track ; 5.487 ; 5.511 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[5]  ; clk_div:divisorClk|clk_track ; 5.338 ; 5.335 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[6]  ; clk_div:divisorClk|clk_track ; 5.747 ; 5.786 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX6[*]   ; clk_div:divisorClk|clk_track ; 7.597 ; 7.451 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[0]  ; clk_div:divisorClk|clk_track ; 5.739 ; 5.793 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[1]  ; clk_div:divisorClk|clk_track ; 5.846 ; 5.929 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[2]  ; clk_div:divisorClk|clk_track ; 5.907 ; 5.816 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[3]  ; clk_div:divisorClk|clk_track ; 5.561 ; 5.556 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[4]  ; clk_div:divisorClk|clk_track ; 5.790 ; 5.853 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[5]  ; clk_div:divisorClk|clk_track ; 7.597 ; 7.451 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[6]  ; clk_div:divisorClk|clk_track ; 5.875 ; 5.935 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX7[*]   ; clk_div:divisorClk|clk_track ; 5.899 ; 6.155 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[0]  ; clk_div:divisorClk|clk_track ; 5.526 ; 5.600 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[1]  ; clk_div:divisorClk|clk_track ; 5.675 ; 5.768 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[2]  ; clk_div:divisorClk|clk_track ; 5.899 ; 6.155 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[3]  ; clk_div:divisorClk|clk_track ; 5.867 ; 5.977 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[4]  ; clk_div:divisorClk|clk_track ; 5.715 ; 5.686 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[5]  ; clk_div:divisorClk|clk_track ; 5.623 ; 5.695 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[6]  ; clk_div:divisorClk|clk_track ; 5.830 ; 5.950 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]   ; clk_div:divisorClk|clk_track ; 6.277 ; 6.388 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[0]  ; clk_div:divisorClk|clk_track ; 6.744 ; 6.910 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[1]  ; clk_div:divisorClk|clk_track ; 7.721 ; 7.948 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[2]  ; clk_div:divisorClk|clk_track ; 6.277 ; 6.388 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[3]  ; clk_div:divisorClk|clk_track ; 6.398 ; 6.455 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[4]  ; clk_div:divisorClk|clk_track ; 6.487 ; 6.546 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[5]  ; clk_div:divisorClk|clk_track ; 8.698 ; 8.678 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[6]  ; clk_div:divisorClk|clk_track ; 6.356 ; 6.429 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX1[*]   ; clk_div:divisorClk|clk_track ; 5.226 ; 5.254 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[0]  ; clk_div:divisorClk|clk_track ; 6.024 ; 6.185 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[1]  ; clk_div:divisorClk|clk_track ; 6.043 ; 6.259 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[2]  ; clk_div:divisorClk|clk_track ; 5.881 ; 6.025 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[3]  ; clk_div:divisorClk|clk_track ; 5.844 ; 5.937 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[4]  ; clk_div:divisorClk|clk_track ; 5.226 ; 5.254 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[5]  ; clk_div:divisorClk|clk_track ; 6.805 ; 6.662 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[6]  ; clk_div:divisorClk|clk_track ; 6.847 ; 6.715 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX2[*]   ; clk_div:divisorClk|clk_track ; 5.130 ; 5.100 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[0]  ; clk_div:divisorClk|clk_track ; 5.202 ; 5.226 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[1]  ; clk_div:divisorClk|clk_track ; 5.282 ; 5.275 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[2]  ; clk_div:divisorClk|clk_track ; 5.321 ; 5.125 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[3]  ; clk_div:divisorClk|clk_track ; 5.130 ; 5.100 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[4]  ; clk_div:divisorClk|clk_track ; 5.268 ; 5.403 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[5]  ; clk_div:divisorClk|clk_track ; 5.278 ; 5.440 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[6]  ; clk_div:divisorClk|clk_track ; 5.302 ; 5.274 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX3[*]   ; clk_div:divisorClk|clk_track ; 5.114 ; 5.152 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[0]  ; clk_div:divisorClk|clk_track ; 5.114 ; 5.152 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[1]  ; clk_div:divisorClk|clk_track ; 5.471 ; 5.669 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[2]  ; clk_div:divisorClk|clk_track ; 6.754 ; 6.576 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[3]  ; clk_div:divisorClk|clk_track ; 5.396 ; 5.453 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[4]  ; clk_div:divisorClk|clk_track ; 5.158 ; 5.219 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[5]  ; clk_div:divisorClk|clk_track ; 5.253 ; 5.302 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[6]  ; clk_div:divisorClk|clk_track ; 5.435 ; 5.507 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX4[*]   ; clk_div:divisorClk|clk_track ; 4.773 ; 4.753 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[0]  ; clk_div:divisorClk|clk_track ; 5.157 ; 5.191 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[1]  ; clk_div:divisorClk|clk_track ; 5.496 ; 5.539 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[2]  ; clk_div:divisorClk|clk_track ; 5.090 ; 5.124 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[3]  ; clk_div:divisorClk|clk_track ; 5.087 ; 5.095 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[4]  ; clk_div:divisorClk|clk_track ; 4.809 ; 4.753 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[5]  ; clk_div:divisorClk|clk_track ; 4.773 ; 4.754 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[6]  ; clk_div:divisorClk|clk_track ; 4.876 ; 4.860 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX5[*]   ; clk_div:divisorClk|clk_track ; 4.820 ; 4.857 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[0]  ; clk_div:divisorClk|clk_track ; 4.888 ; 4.895 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[1]  ; clk_div:divisorClk|clk_track ; 6.464 ; 6.253 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[2]  ; clk_div:divisorClk|clk_track ; 4.895 ; 4.857 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[3]  ; clk_div:divisorClk|clk_track ; 5.112 ; 5.175 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[4]  ; clk_div:divisorClk|clk_track ; 4.948 ; 5.045 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[5]  ; clk_div:divisorClk|clk_track ; 4.820 ; 4.890 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[6]  ; clk_div:divisorClk|clk_track ; 5.212 ; 5.251 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX6[*]   ; clk_div:divisorClk|clk_track ; 4.766 ; 4.776 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[0]  ; clk_div:divisorClk|clk_track ; 4.981 ; 5.006 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[1]  ; clk_div:divisorClk|clk_track ; 5.062 ; 5.216 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[2]  ; clk_div:divisorClk|clk_track ; 5.092 ; 5.161 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[3]  ; clk_div:divisorClk|clk_track ; 4.766 ; 4.776 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[4]  ; clk_div:divisorClk|clk_track ; 5.154 ; 5.121 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[5]  ; clk_div:divisorClk|clk_track ; 6.853 ; 6.725 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[6]  ; clk_div:divisorClk|clk_track ; 5.159 ; 5.187 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX7[*]   ; clk_div:divisorClk|clk_track ; 4.878 ; 4.933 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[0]  ; clk_div:divisorClk|clk_track ; 4.878 ; 4.933 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[1]  ; clk_div:divisorClk|clk_track ; 5.024 ; 5.096 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[2]  ; clk_div:divisorClk|clk_track ; 5.429 ; 5.463 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[3]  ; clk_div:divisorClk|clk_track ; 5.202 ; 5.292 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[4]  ; clk_div:divisorClk|clk_track ; 5.057 ; 5.210 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[5]  ; clk_div:divisorClk|clk_track ; 4.970 ; 5.104 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[6]  ; clk_div:divisorClk|clk_track ; 5.164 ; 5.264 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -11.185  ; 0.063 ; -1.113   ; 0.236   ; -3.000              ;
;  CLOCK_50                                           ; -5.622   ; 0.095 ; N/A      ; N/A     ; -3.000              ;
;  Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -4.768   ; 0.082 ; -1.113   ; 0.236   ; 0.332               ;
;  clk_div:divisorClk|clk_track                       ; -11.185  ; 0.063 ; N/A      ; N/A     ; -2.693              ;
; Design-wide TNS                                     ; -1075.2  ; 0.0   ; -2.06    ; 0.0     ; -509.112            ;
;  CLOCK_50                                           ; -119.228 ; 0.000 ; N/A      ; N/A     ; -37.690             ;
;  Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; -13.362  ; 0.000 ; -2.060   ; 0.000   ; 0.000               ;
;  clk_div:divisorClk|clk_track                       ; -942.610 ; 0.000 ; N/A      ; N/A     ; -472.702            ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; SW[*]     ; CLOCK_50                     ; 2.725 ; 3.218 ; Fall       ; CLOCK_50                     ;
;  SW[0]    ; CLOCK_50                     ; 2.725 ; 3.218 ; Fall       ; CLOCK_50                     ;
; SW[*]     ; clk_div:divisorClk|clk_track ; 5.577 ; 6.127 ; Rise       ; clk_div:divisorClk|clk_track ;
;  SW[0]    ; clk_div:divisorClk|clk_track ; 5.577 ; 6.127 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; SW[*]     ; CLOCK_50                     ; -0.268 ; -1.107 ; Fall       ; CLOCK_50                     ;
;  SW[0]    ; CLOCK_50                     ; -0.268 ; -1.107 ; Fall       ; CLOCK_50                     ;
; SW[*]     ; clk_div:divisorClk|clk_track ; -0.255 ; -0.847 ; Rise       ; clk_div:divisorClk|clk_track ;
;  SW[0]    ; clk_div:divisorClk|clk_track ; -0.255 ; -0.847 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]   ; clk_div:divisorClk|clk_track ; 17.597 ; 17.244 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[0]  ; clk_div:divisorClk|clk_track ; 14.669 ; 14.662 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[1]  ; clk_div:divisorClk|clk_track ; 16.150 ; 16.199 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[2]  ; clk_div:divisorClk|clk_track ; 13.661 ; 13.720 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[3]  ; clk_div:divisorClk|clk_track ; 13.859 ; 13.719 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[4]  ; clk_div:divisorClk|clk_track ; 14.175 ; 13.946 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[5]  ; clk_div:divisorClk|clk_track ; 17.597 ; 17.244 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[6]  ; clk_div:divisorClk|clk_track ; 13.747 ; 13.735 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX1[*]   ; clk_div:divisorClk|clk_track ; 13.099 ; 12.684 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[0]  ; clk_div:divisorClk|clk_track ; 12.460 ; 12.253 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[1]  ; clk_div:divisorClk|clk_track ; 12.452 ; 12.337 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[2]  ; clk_div:divisorClk|clk_track ; 12.132 ; 12.021 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[3]  ; clk_div:divisorClk|clk_track ; 12.112 ; 11.872 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[4]  ; clk_div:divisorClk|clk_track ; 10.731 ; 10.594 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[5]  ; clk_div:divisorClk|clk_track ; 13.041 ; 12.559 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[6]  ; clk_div:divisorClk|clk_track ; 13.099 ; 12.684 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX2[*]   ; clk_div:divisorClk|clk_track ; 11.385 ; 11.242 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[0]  ; clk_div:divisorClk|clk_track ; 11.191 ; 11.076 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[1]  ; clk_div:divisorClk|clk_track ; 11.361 ; 11.223 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[2]  ; clk_div:divisorClk|clk_track ; 10.971 ; 10.956 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[3]  ; clk_div:divisorClk|clk_track ; 11.066 ; 10.933 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[4]  ; clk_div:divisorClk|clk_track ; 11.368 ; 11.057 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[5]  ; clk_div:divisorClk|clk_track ; 11.385 ; 11.242 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[6]  ; clk_div:divisorClk|clk_track ; 11.365 ; 11.216 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX3[*]   ; clk_div:divisorClk|clk_track ; 13.239 ; 12.733 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[0]  ; clk_div:divisorClk|clk_track ; 10.967 ; 10.810 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[1]  ; clk_div:divisorClk|clk_track ; 11.731 ; 11.638 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[2]  ; clk_div:divisorClk|clk_track ; 13.239 ; 12.733 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[3]  ; clk_div:divisorClk|clk_track ; 11.669 ; 11.326 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[4]  ; clk_div:divisorClk|clk_track ; 11.010 ; 10.794 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[5]  ; clk_div:divisorClk|clk_track ; 11.306 ; 10.991 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[6]  ; clk_div:divisorClk|clk_track ; 11.696 ; 11.373 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX4[*]   ; clk_div:divisorClk|clk_track ; 11.899 ; 11.689 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[0]  ; clk_div:divisorClk|clk_track ; 11.189 ; 11.024 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[1]  ; clk_div:divisorClk|clk_track ; 11.899 ; 11.689 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[2]  ; clk_div:divisorClk|clk_track ; 10.905 ; 10.716 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[3]  ; clk_div:divisorClk|clk_track ; 10.926 ; 10.749 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[4]  ; clk_div:divisorClk|clk_track ; 10.262 ; 10.174 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[5]  ; clk_div:divisorClk|clk_track ; 10.257 ; 10.168 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[6]  ; clk_div:divisorClk|clk_track ; 10.505 ; 10.376 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX5[*]   ; clk_div:divisorClk|clk_track ; 12.460 ; 12.010 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[0]  ; clk_div:divisorClk|clk_track ; 10.276 ; 10.091 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[1]  ; clk_div:divisorClk|clk_track ; 12.460 ; 12.010 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[2]  ; clk_div:divisorClk|clk_track ; 10.143 ; 10.033 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[3]  ; clk_div:divisorClk|clk_track ; 10.644 ; 10.533 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[4]  ; clk_div:divisorClk|clk_track ; 10.361 ; 10.202 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[5]  ; clk_div:divisorClk|clk_track ; 10.078 ; 9.907  ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[6]  ; clk_div:divisorClk|clk_track ; 10.892 ; 10.685 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX6[*]   ; clk_div:divisorClk|clk_track ; 13.656 ; 13.290 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[0]  ; clk_div:divisorClk|clk_track ; 10.925 ; 10.745 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[1]  ; clk_div:divisorClk|clk_track ; 11.003 ; 10.946 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[2]  ; clk_div:divisorClk|clk_track ; 11.196 ; 11.074 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[3]  ; clk_div:divisorClk|clk_track ; 10.503 ; 10.342 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[4]  ; clk_div:divisorClk|clk_track ; 11.105 ; 10.938 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[5]  ; clk_div:divisorClk|clk_track ; 13.656 ; 13.290 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[6]  ; clk_div:divisorClk|clk_track ; 11.158 ; 11.046 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX7[*]   ; clk_div:divisorClk|clk_track ; 11.396 ; 11.314 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[0]  ; clk_div:divisorClk|clk_track ; 10.461 ; 10.373 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[1]  ; clk_div:divisorClk|clk_track ; 10.765 ; 10.689 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[2]  ; clk_div:divisorClk|clk_track ; 11.396 ; 11.314 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[3]  ; clk_div:divisorClk|clk_track ; 11.093 ; 10.999 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[4]  ; clk_div:divisorClk|clk_track ; 10.786 ; 10.650 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[5]  ; clk_div:divisorClk|clk_track ; 10.645 ; 10.549 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[6]  ; clk_div:divisorClk|clk_track ; 11.053 ; 10.969 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]   ; clk_div:divisorClk|clk_track ; 6.277 ; 6.388 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[0]  ; clk_div:divisorClk|clk_track ; 6.744 ; 6.910 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[1]  ; clk_div:divisorClk|clk_track ; 7.721 ; 7.948 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[2]  ; clk_div:divisorClk|clk_track ; 6.277 ; 6.388 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[3]  ; clk_div:divisorClk|clk_track ; 6.398 ; 6.455 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[4]  ; clk_div:divisorClk|clk_track ; 6.487 ; 6.546 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[5]  ; clk_div:divisorClk|clk_track ; 8.698 ; 8.678 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX0[6]  ; clk_div:divisorClk|clk_track ; 6.356 ; 6.429 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX1[*]   ; clk_div:divisorClk|clk_track ; 5.226 ; 5.254 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[0]  ; clk_div:divisorClk|clk_track ; 6.024 ; 6.185 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[1]  ; clk_div:divisorClk|clk_track ; 6.043 ; 6.259 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[2]  ; clk_div:divisorClk|clk_track ; 5.881 ; 6.025 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[3]  ; clk_div:divisorClk|clk_track ; 5.844 ; 5.937 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[4]  ; clk_div:divisorClk|clk_track ; 5.226 ; 5.254 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[5]  ; clk_div:divisorClk|clk_track ; 6.805 ; 6.662 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX1[6]  ; clk_div:divisorClk|clk_track ; 6.847 ; 6.715 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX2[*]   ; clk_div:divisorClk|clk_track ; 5.130 ; 5.100 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[0]  ; clk_div:divisorClk|clk_track ; 5.202 ; 5.226 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[1]  ; clk_div:divisorClk|clk_track ; 5.282 ; 5.275 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[2]  ; clk_div:divisorClk|clk_track ; 5.321 ; 5.125 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[3]  ; clk_div:divisorClk|clk_track ; 5.130 ; 5.100 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[4]  ; clk_div:divisorClk|clk_track ; 5.268 ; 5.403 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[5]  ; clk_div:divisorClk|clk_track ; 5.278 ; 5.440 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX2[6]  ; clk_div:divisorClk|clk_track ; 5.302 ; 5.274 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX3[*]   ; clk_div:divisorClk|clk_track ; 5.114 ; 5.152 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[0]  ; clk_div:divisorClk|clk_track ; 5.114 ; 5.152 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[1]  ; clk_div:divisorClk|clk_track ; 5.471 ; 5.669 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[2]  ; clk_div:divisorClk|clk_track ; 6.754 ; 6.576 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[3]  ; clk_div:divisorClk|clk_track ; 5.396 ; 5.453 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[4]  ; clk_div:divisorClk|clk_track ; 5.158 ; 5.219 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[5]  ; clk_div:divisorClk|clk_track ; 5.253 ; 5.302 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX3[6]  ; clk_div:divisorClk|clk_track ; 5.435 ; 5.507 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX4[*]   ; clk_div:divisorClk|clk_track ; 4.773 ; 4.753 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[0]  ; clk_div:divisorClk|clk_track ; 5.157 ; 5.191 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[1]  ; clk_div:divisorClk|clk_track ; 5.496 ; 5.539 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[2]  ; clk_div:divisorClk|clk_track ; 5.090 ; 5.124 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[3]  ; clk_div:divisorClk|clk_track ; 5.087 ; 5.095 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[4]  ; clk_div:divisorClk|clk_track ; 4.809 ; 4.753 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[5]  ; clk_div:divisorClk|clk_track ; 4.773 ; 4.754 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX4[6]  ; clk_div:divisorClk|clk_track ; 4.876 ; 4.860 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX5[*]   ; clk_div:divisorClk|clk_track ; 4.820 ; 4.857 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[0]  ; clk_div:divisorClk|clk_track ; 4.888 ; 4.895 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[1]  ; clk_div:divisorClk|clk_track ; 6.464 ; 6.253 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[2]  ; clk_div:divisorClk|clk_track ; 4.895 ; 4.857 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[3]  ; clk_div:divisorClk|clk_track ; 5.112 ; 5.175 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[4]  ; clk_div:divisorClk|clk_track ; 4.948 ; 5.045 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[5]  ; clk_div:divisorClk|clk_track ; 4.820 ; 4.890 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX5[6]  ; clk_div:divisorClk|clk_track ; 5.212 ; 5.251 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX6[*]   ; clk_div:divisorClk|clk_track ; 4.766 ; 4.776 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[0]  ; clk_div:divisorClk|clk_track ; 4.981 ; 5.006 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[1]  ; clk_div:divisorClk|clk_track ; 5.062 ; 5.216 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[2]  ; clk_div:divisorClk|clk_track ; 5.092 ; 5.161 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[3]  ; clk_div:divisorClk|clk_track ; 4.766 ; 4.776 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[4]  ; clk_div:divisorClk|clk_track ; 5.154 ; 5.121 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[5]  ; clk_div:divisorClk|clk_track ; 6.853 ; 6.725 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX6[6]  ; clk_div:divisorClk|clk_track ; 5.159 ; 5.187 ; Rise       ; clk_div:divisorClk|clk_track ;
; HEX7[*]   ; clk_div:divisorClk|clk_track ; 4.878 ; 4.933 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[0]  ; clk_div:divisorClk|clk_track ; 4.878 ; 4.933 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[1]  ; clk_div:divisorClk|clk_track ; 5.024 ; 5.096 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[2]  ; clk_div:divisorClk|clk_track ; 5.429 ; 5.463 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[3]  ; clk_div:divisorClk|clk_track ; 5.202 ; 5.292 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[4]  ; clk_div:divisorClk|clk_track ; 5.057 ; 5.210 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[5]  ; clk_div:divisorClk|clk_track ; 4.970 ; 5.104 ; Rise       ; clk_div:divisorClk|clk_track ;
;  HEX7[6]  ; clk_div:divisorClk|clk_track ; 5.164 ; 5.264 ; Rise       ; clk_div:divisorClk|clk_track ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track                       ; 147529   ; 0        ; 0        ; 0        ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track                       ; 7186     ; 8642     ; 0        ; 0        ;
; clk_div:divisorClk|clk_track                       ; CLOCK_50                                           ; 0        ; 0        ; 1        ; 1        ;
; CLOCK_50                                           ; CLOCK_50                                           ; 0        ; 0        ; 0        ; 9075     ;
; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0        ; 0        ; 13       ; 0        ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0        ; 0        ; 3        ; 3        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk_div:divisorClk|clk_track                       ; clk_div:divisorClk|clk_track                       ; 147529   ; 0        ; 0        ; 0        ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; clk_div:divisorClk|clk_track                       ; 7186     ; 8642     ; 0        ; 0        ;
; clk_div:divisorClk|clk_track                       ; CLOCK_50                                           ; 0        ; 0        ; 1        ; 1        ;
; CLOCK_50                                           ; CLOCK_50                                           ; 0        ; 0        ; 0        ; 9075     ;
; clk_div:divisorClk|clk_track                       ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0        ; 0        ; 13       ; 0        ;
; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0        ; 0        ; 3        ; 3        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                            ;
+------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0        ; 0        ; 4        ; 0        ;
+------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                             ;
+------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk_div:divisorClk|clk_track ; Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] ; 0        ; 0        ; 4        ; 0        ;
+------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 238   ; 238  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 224   ; 224  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Oct  4 12:43:43 2018
Info: Command: quartus_sta MIPScomPipeline -c MIPScomPipeline
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPScomPipeline.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div:divisorClk|clk_track clk_div:divisorClk|clk_track
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.185            -942.610 clk_div:divisorClk|clk_track 
    Info (332119):    -5.622            -119.228 CLOCK_50 
    Info (332119):    -4.768             -13.362 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
    Info (332119):     0.392               0.000 clk_div:divisorClk|clk_track 
    Info (332119):     0.911               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.078              -1.983 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332146): Worst-case removal slack is 0.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.426               0.000 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.410 CLOCK_50 
    Info (332119):    -2.693            -472.702 clk_div:divisorClk|clk_track 
    Info (332119):     0.388               0.000 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.116            -836.450 clk_div:divisorClk|clk_track 
    Info (332119):    -4.985            -104.494 CLOCK_50 
    Info (332119):    -4.544             -12.525 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.184               0.000 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
    Info (332119):     0.335               0.000 clk_div:divisorClk|clk_track 
    Info (332119):     0.787               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.113              -2.060 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332146): Worst-case removal slack is 0.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.562               0.000 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.410 CLOCK_50 
    Info (332119):    -2.649            -472.306 clk_div:divisorClk|clk_track 
    Info (332119):     0.425               0.000 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.785            -316.992 clk_div:divisorClk|clk_track 
    Info (332119):    -2.269             -46.336 CLOCK_50 
    Info (332119):    -2.143              -5.869 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332146): Worst-case hold slack is 0.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.063               0.000 clk_div:divisorClk|clk_track 
    Info (332119):     0.082               0.000 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
    Info (332119):     0.095               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.116              -0.132 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332146): Worst-case removal slack is 0.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.236               0.000 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.690 CLOCK_50 
    Info (332119):    -1.000            -358.000 clk_div:divisorClk|clk_track 
    Info (332119):     0.332               0.000 Pipeline:pipe|ID:i_d|ID_EX:id_ex_pipeline|rsout[4] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 757 megabytes
    Info: Processing ended: Thu Oct  4 12:43:54 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


