<div class="contentLayout2">
<div class="columnLayout fixed-width" data-layout="fixed-width">
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p><span class="inline-comment-marker" data-ref="f270266b-50f8-4e02-87b4-59e07524646a">Owners: (</span><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a>, <a class="confluence-userlink user-mention" data-account-id="712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c" href="https://arterisip.atlassian.net/wiki/people/712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c?ref=confluence" target="_blank" data-linked-resource-id="1458241550" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Amee Sarvaiya</a> )</p><p><strong>NOTE: Not ready for review (WIP)</strong></p></div>
</div>
</div>
<div class="columnLayout two-equal" data-layout="two-equal">
<div class="cell normal" data-type="normal">
<div class="innerCell">
<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759726014220 {padding: 0px;}
div.rbtoc1759726014220 ul {list-style: none;margin-left: 0px;}
div.rbtoc1759726014220 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759726014220'>
<ul class='toc-indentation'>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-History'>History</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-ReviewHistory'>Review History</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-ReferenceDocuments'>Reference Documents</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-1.Introduction:￼'>1. Introduction: ￼</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-2.Flow'>2. Flow</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-3.TestbenchDescription'>3. Testbench Description</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-4.VerificationScope'>4. Verification Scope</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-5.SupportedVIPsandSimulators:'>5. Supported VIPs and Simulators:</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-6.Ncore3.8.0Features'>6. Ncore 3.8.0 Features</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-7.TestcasesDescription:'>7. Testcases Description:</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-8.Configurations:￼'>8. Configurations: ￼</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-9.Disclaimer'>9. Disclaimer</a></li>
<li><a href='#Ncore3.8.0CUST_TBTestplan:-10.FutureWork'>10. Future Work</a></li>
</ul>
</div></div>
</div>
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p><br/></p></div>
</div>
</div>
<div class="columnLayout fixed-width" data-layout="fixed-width">
<div class="cell normal" data-type="normal">
<div class="innerCell">
<h3 id="Ncore3.8.0CUST_TBTestplan:-History"><strong>History</strong></h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="54ca2a91-e83f-44c9-98c6-bb688d1155b8" class="confluenceTable"><colgroup><col style="width: 190.0px;"/><col style="width: 190.0px;"/><col style="width: 190.0px;"/><col style="width: 190.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Version</p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Date</p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Comments</p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Author</p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>0.0</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><time datetime="2025-04-18" class="date-past">18 Apr 2025</time> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Create initial structure and added reference documents</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a><a class="confluence-userlink user-mention" data-account-id="712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c" href="https://arterisip.atlassian.net/wiki/people/712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c?ref=confluence" target="_blank" data-linked-resource-id="1458241550" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Amee Sarvaiya</a> </p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>0.1</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><time datetime="2025-05-05" class="date-past">05 May 2025</time> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Ncore 3.8.0 Features</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a> <a class="confluence-userlink user-mention" data-account-id="712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c" href="https://arterisip.atlassian.net/wiki/people/712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c?ref=confluence" target="_blank" data-linked-resource-id="1458241550" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Amee Sarvaiya</a> </p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>0.2</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><time datetime="2025-05-09" class="date-past">09 May 2025</time> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Ncore 3.8.0 Features brief </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a> <a class="confluence-userlink user-mention" data-account-id="712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c" href="https://arterisip.atlassian.net/wiki/people/712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c?ref=confluence" target="_blank" data-linked-resource-id="1458241550" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Amee Sarvaiya</a> </p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>0.3</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><time datetime="2025-07-04" class="date-past">04 Jul 2025</time> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Test cases Updates</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a> <a class="confluence-userlink user-mention" data-account-id="712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c" href="https://arterisip.atlassian.net/wiki/people/712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c?ref=confluence" target="_blank" data-linked-resource-id="1458241550" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Amee Sarvaiya</a> </p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>0.4</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><time datetime="2025-07-29" class="date-past">29 Jul 2025</time> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Updated the diagram</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a> <a class="confluence-userlink user-mention" data-account-id="712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c" href="https://arterisip.atlassian.net/wiki/people/712020:f5fe7937-6cc7-4f7f-90d6-ae8390d6260c?ref=confluence" target="_blank" data-linked-resource-id="1458241550" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Amee Sarvaiya</a> </p></td></tr></tbody></table></div><h3 id="Ncore3.8.0CUST_TBTestplan:-ReviewHistory"><strong>Review History</strong></h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="d24b3ba6-bf77-403e-816b-076456ca524c" class="confluenceTable"><colgroup><col style="width: 48.0px;"/><col style="width: 48.0px;"/><col style="width: 524.0px;"/><col style="width: 140.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Version</p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Date</p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Attendees</p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Notes</p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr></tbody></table></div><h3 id="Ncore3.8.0CUST_TBTestplan:-ReferenceDocuments"><strong>Reference Documents</strong></h3><ul><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/879919193/Ncore+3.7+CUST_TB+Test+plan" data-linked-resource-id="879919193" data-linked-resource-version="10" data-linked-resource-type="page">CUST_TB Test plan: 3.7</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1258225666/Ncore+3.8.0+Features+Documents+Tracking" data-linked-resource-id="1258225666" data-linked-resource-version="40" data-linked-resource-type="page">Ncore 3.8.0 Features &amp; Documents Tracking: - Engineering - Confluence</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/417628298/Customer+Testbench" data-linked-resource-id="417628298" data-linked-resource-version="22" data-linked-resource-type="page">Customer Testbench</a> </p></li></ul><h3 id="Ncore3.8.0CUST_TBTestplan:-1.Introduction:￼"><strong>1. Introduction: ￼</strong></h3><p>This document goes through the testcases and infrastructure of customer TB including the customer deliverables and internal sanity regressions</p><ul><li><p>The customer testbench is a mostly static example testbench generated by Maestro along with the RTL</p></li><li><p>After running a simulation, the customer Testbench is present in $WORK_TOP/dv/debug/&lt;env_name&gt;/&lt;config_name&gt;/exe/output/tb/&lt;vcs|xsim&gt;</p></li></ul><h3 id="Ncore3.8.0CUST_TBTestplan:-2.Flow"><strong>2. Flow</strong></h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250812-145356.png" width="576" src="https://arterisip.atlassian.net/wiki/download/attachments/1269104643/image-20250812-145356.png?api=v2"></span><p /><h3 id="Ncore3.8.0CUST_TBTestplan:-3.TestbenchDescription"><strong>3. Testbench Description</strong></h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="1174" src="https://arterisip.atlassian.net/wiki/download/attachments/1269104643/Screenshot%202025-07-29%20at%2012.19.48%E2%80%AFPM.png?api=v2"></span><p /><h3 id="Ncore3.8.0CUST_TBTestplan:-4.VerificationScope"><strong>4. Verification Scope</strong></h3><ul><li><p>We don’t intend to verify the functionality of Ncore with customer TB (they are done in our regular testbenches)</p></li><li><p>We make sure that the Testbench we are giving to the customer compiles clean and the tests are able to finish without errors (or without hangs)</p></li><li><p>It is not possible to check the behavior of the customer TB with every possible config and so we select a few configurations which best represents the variations in configs and run them instead</p></li><li><p>Since we don’t have a scoreboard in customer TB, it is hard to verify the performance metrics of Ncore as well (we also don’t have a benchmark to compare the metrics against)</p></li><li><p>We verify the functionality of Makefile itself to make sure we are able to run testcases using makefile the way the customer uses it.</p></li><li><p>Protocol checks are enabled in the Synopsys and Cadence VIPs which catch any protocol violations</p></li></ul><h3 id="Ncore3.8.0CUST_TBTestplan:-5.SupportedVIPsandSimulators:"><strong>5. Supported VIPs and Simulators:    </strong></h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250729-185332.png" width="564" src="https://arterisip.atlassian.net/wiki/download/attachments/1269104643/image-20250729-185332.png?api=v2"></span><p style="margin-left: 30.0px;"><br/></p><h3 id="Ncore3.8.0CUST_TBTestplan:-6.Ncore3.8.0Features"><strong>6. Ncore 3.8.0 Features</strong></h3><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="bbe23466-648d-4702-9ab2-e9b6341acd38" class="confluenceTable"><colgroup><col/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Feature </strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Implementation</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>Gateway Interface Unit (GIU)</p></td><td class="confluenceTd"><p>New Ncore unit responsible which allows Ncore to forward Ncore messages on a CXS interface<br/><br/>CXS 256B flit streaming / 64B<br/><br/>nGIUs (Number of GIUs) =0 to 4 <br/>Needs to be a multi-die design to be more than 0.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a><br/><br/><a class="external-link" href="https://arteris-my.sharepoint.com/:w:/p/benjamin_madon/EYVEVTcXVpdLnCBiiy74fbMBcc14qXVD8_uJly3_88lhwg" rel="nofollow">Ncore 3.8 GIU micro-Architecture_v3.docx</a><br/><a class="external-link" href="https://arteris-my.sharepoint.com/:p:/p/benjamin_madon/EZtdW4IWWCVKvWEuek_B42kBy6DB0G2bKm6v_2j2ULYLvA?e=fbO4Pj" rel="nofollow">Die-to-die scope of work.pptx</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>Address Map</p></td><td class="confluenceTd"><p>Update to the address map to support new HUT, new interpretation of the HUI, added fieldsspecific to D2D. The address map block will be updated and shared across all units</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a><br/><br/><a class="external-link" href="https://arteris.sharepoint.com/:p:/s/Architecture/EZCGIJw332lIh22lEwLzuu4BFEYF6kzWI8a__Rucuo9HtQ?e=CuDlnF" rel="nofollow">Update to interleaving, Global routing and address.pptx</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>TargetId and InitiatorId</p></td><td class="confluenceTd"><p>TargetId and InitiatorId in all units adds the LinkId and the chipletID to the field on top of the existing FunitId and PortId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>Command credit to Remote targets </p></td><td class="confluenceTd"><p>A credit control register will need to be added to account for those new credits</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>SnpReq Credit</p></td><td class="confluenceTd"><p>AIUs will need to have buffer spaces for SnpReq coming from remote target. The targetimplementation is afifoSRAM as the number of credit is expected to explodes</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>Snoop Filter Allocation</p></td><td class="confluenceTd"><p>Snoop and stash enable register are updated</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>Exclusive Monitor Assignment</p></td><td class="confluenceTd"><p>DMI and DII will use {ChipletId,FunitId} to match an exclusive monitor entry</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>Events &amp; DVM</p></td><td class="confluenceTd"><p>New controllers inside the DVE are responsible for communication with agent on the remotechiplets</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p>Packetizer </p></td><td class="confluenceTd"><p>The packetizer will now need to decode the ChipletId and LinkId to route the message to thecorrect GIU</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>Data width Adaption</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p>DVM flow</p></td><td class="confluenceTd"><p>A new DVM flow is proposed to decrease the number of messages and the complexity of theprotocol</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p>Non power of 2 Interleaving</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:p:/s/Architecture/EZCGIJw332lIh22lEwLzuu4BFEYF6kzWI8a__Rucuo9HtQ?e=CuDlnF" rel="nofollow">Update to interleaving, Global routing and address.pptx</a></p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p>Pending</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.8.0CUST_TBTestplan:-7.TestcasesDescription:"><strong>7. Testcases Description: </strong></h3><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="300ac440-0f1f-4b3c-857a-4e100a1e225f" class="confluenceTable"><colgroup><col style="width: 97.0px;"/><col style="width: 469.0px;"/><col style="width: 587.0px;"/><col style="width: 139.0px;"/><col style="width: 178.0px;"/><col style="width: 330.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p /></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Test name</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Done</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Visible to Customer</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Plusarg</strong></p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>1</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_sys_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Runs boot-up sequence that configures registers required to initialize the DUT.<br/>Each chiplet in the SoC must be capable of booting and initializing independently, without relying on other chiplets.<br/><br/>GPRAR update in base_vseq</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>2</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_connectivity_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>To verify connectivity between all the producer and consumer <br/>(Connectivity between all chiplets)<br/>LinkId verification </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>3</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_snoop_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Caches of 1st CAIU is warmed up initially and then other initiators read from the warmed-up cache.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>performance_test</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>4</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_chi_directed_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Initiate read and write transactions from all AIU </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>5</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_bandwidth_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>to measure bandwidth and latency (transaction sent sequentially)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>performance_test<br/>num_txns_per_initiator_target</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>6</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_bandwidth_test_multi</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>to measure bandwidth and latency (transaction sent  parallely)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>performance_test<br/>num_txns_per_initiator_target</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>7</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_apb_debug_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>To acees apb_debug_port of each chiplet<br/>Each chiplet shall have its own debug port which can only be used to access the registers in the same partition of Ncore</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>8</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_cache_access_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Send transactions from all initiators which includes accessing of SMC and proxy cache</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>performance_test<br/>producer_consumer_m2_order</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>9</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_ace_directed_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Send transactions only from ACE or ACE-Lite initiators</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>10</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_reg_wr_rd_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Initiate read and write transactions from one chiplet to another and within same chiplet.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>11</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_ral_reset_value_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Checks all registers to make sure that the value read is the expected reset value as <br/>described in the RAL class of the register.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>12</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_ral_bit_bash_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Evaluates each bit of every Ncore registers to ensure resulting value matches the mirrored value as described in the RAL</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>13</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_fsc_ralgen_err_intr_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Checks for software triggered error interrupt.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>14</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_fsc_ral_reset_value_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>To verify the reset values of registers within a Register Abstraction Layer (RAL) model</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>15</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_fsc_ral_bit_bash_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Evaluates each bit of every Ncore registers to ensure resulting value matches the mirrored value as described in the RAL when resiliency is enabled</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>16</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_fsc_Uncorr_Error_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>To verify the behavior fsc and focusing on its response to uncorrected errors and the operation of its Built-In Self-Test (BIST)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">Yes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>inject_uncorrectable_error</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>17</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_memregions_override_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Override memregions and initiate transactions on those regions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">No</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>override_memregions</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>18</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_atomic_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Initiate atomic transactions from each initiator</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">No</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>19</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_exclusive_access_test</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>To check Exclusive access functionality of each interface</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p style="text-align: center;">No</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>-</p></td></tr></tbody></table></div><h3 id="Ncore3.8.0CUST_TBTestplan:-8.Configurations:￼"><strong>8. Configurations: ￼</strong></h3><ul><li><p>Supported configurations:</p><ul><li><p>symmetric/homogenous configuration:      All master and slave interfaces are identical across both chiplets</p></li><li><p>asymmetric/heterogenous configuration:  The master and slave interface may differ between the chiplets</p></li></ul></li></ul><div class="table-wrap"><table data-table-width="1555" data-layout="center" data-local-id="eef1afae-15b1-4dc6-b135-e6960bd06cd7" class="confluenceTable"><colgroup><col/><col style="width: 232.0px;"/><col style="width: 693.0px;"/><col style="width: 588.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p /><p>Configuration</p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Synopsys tools</p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>Cadence Tools</p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_cfg_meye_q7_dii</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-AXI5-SVT, VIP-AMBA-APB-SVT, VIP-AMBA-ACE5-SVT</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>XRUN, VIP_AXI_ACE_5, VIP_AXI4_ACE, VIP_AXI_5</p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_config_nxpauto</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-CHI-SVT, VIP-AMBA-APB-SVT, VIP-AMBA-ACE5-SVT</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td></tr><tr><td class="numberingColumn confluenceTd">3</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_config_tencent</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-APB-SVT, VIP-AMBA-ACE5-SVT</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td></tr><tr><td class="numberingColumn confluenceTd">4</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_config_transchip</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-APB-SVT, VIP-AMBA-ACE5-SVT</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td></tr><tr><td class="numberingColumn confluenceTd">5</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_config_scalinx_mpf</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-AXI5-SVT, VIP-AMBA-APB-SVT, VIP-AMBA-ACE5-SVT</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>XRUN, VIP_AXI_ACE_5, VIP_AXI4_ACE, VIP_AXI_5</p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_cfg_ncore37_no_owo</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-AXI5-SVT, VIP-AMBA-CHI-SVT, VIP-AMBA-APB-SVT, VIP-AMBA-ACE5-SVT</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>XRUN, VIP_AXI_ACE_5, VIP_AMBA5_CHIB, VIP_AXI4_ACE, VIP_AXI_5</p></td></tr><tr><td class="numberingColumn confluenceTd">7</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_cfg_ncore37</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-AXI5-SVT, VIP-AMBA-CHI-SVT, VIP-AMBA-APB-SVT, VIP-AMBA-ACE5-SVT</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>XRUN, VIP_AXI_ACE_5, VIP_AMBA5_CHIB, VIP_AXI4_ACE, VIP_AXI_5</p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_config_resiltech_onlyCHI_B</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-CHI-SVT, VIP-AMBA-APB-SVT, VIP-AMBA-ACE5-SV</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td></tr><tr><td class="numberingColumn confluenceTd">9</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_cfg_tenstorrent_mpf</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-CHI-SVT, VIP-AMBA-APB-SVT,</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td></tr><tr><td class="numberingColumn confluenceTd">10</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_cfg_tenstorrent_apb</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-APB-SVT, VIP-AMBA-CHI-SVT</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td></tr><tr><td class="numberingColumn confluenceTd">11</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_cfg_ultrarisc_mpf</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-CHI-SVT, VIP-AMBA-APB-SVT</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td></tr><tr><td class="numberingColumn confluenceTd">12</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_config_intel</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-CHI-SVT, VIP-AMBA-APB-SVT, VIP-AMBA-ACE5-SV</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td></tr><tr><td class="numberingColumn confluenceTd">13</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_config_41</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>VCS, VIP-AMBA-AXI-SVT, VIP-AMBA-CHI-SVT, VIP-AMBA-APB-SVT,VIP-AMBA-ACE5-SV</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td></tr><tr><td class="numberingColumn confluenceTd">14</td><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p>hw_config_andes_mpf</p></th><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NA</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>XRUN, VIP_AMBA5_CHIE, VIP_AXI4_ACE,</p></td></tr></tbody></table></div><h3 id="Ncore3.8.0CUST_TBTestplan:-9.Disclaimer">9. <strong>Disclaimer</strong></h3><h3 id="Ncore3.8.0CUST_TBTestplan:-10.FutureWork"><strong>10. Future Work</strong></h3><p><strong>d2d_bringup config</strong>: Initially started with this configuration.</p><div class="table-wrap"><table data-table-width="1655" data-layout="align-start" data-local-id="8fd6553b-611d-4cbc-9f04-f6c862d70fa0" class="confluenceTable"><colgroup><col style="width: 553.0px;"/><col style="width: 551.0px;"/><col style="width: 551.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Topology (Mesh or Fully(Directed) Connected)</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2 chiplet</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3 chiplet</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>4 chiplet</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /></div>
</div>
</div>
</div>