%% LyX 2.2.2 created this file.  For more info, see http://www.lyx.org/.
%% Do not edit unless you really know what you are doing.
\documentclass[english]{beamer}
\usepackage{mathptmx}
\usepackage[latin9]{inputenc}
\usepackage{amsmath}
\usepackage{amssymb}
\usepackage{graphicx}
\usepackage[european]{circuitikz}
\usepackage{bookmark}
\ctikzset{tripoles/mos style/arrows}

\makeatletter

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% LyX specific LaTeX commands.
%% Because html converters don't know tabularnewline
\providecommand{\tabularnewline}{\\}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Textclass specific LaTeX commands.
 % this default might be overridden by plain title style
 \newcommand\makebeamertitle{\frame{\maketitle}}%
 % (ERT) argument for the TOC
 \AtBeginDocument{%
   \let\origtableofcontents=\tableofcontents
   \def\tableofcontents{\@ifnextchar[{\origtableofcontents}{\gobbletableofcontents}}
   \def\gobbletableofcontents#1{\origtableofcontents}
 }

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% User specified LaTeX commands.
\usetheme{Warsaw}
% or ...

\setbeamercovered{transparent}
% or whatever (possibly just delete it)

\makeatother

\usepackage{babel}
\begin{document}

\title[Designing a SCaM]{Analog Design for a Single-Chip atto Mote (SCaM) Microcontroller
}

\author[Kevavi]{Kevin Chen, Avi Pandey, Kevin Zheng}

\institute{University of California, Berkeley}

\date{Final Presentation}

\makebeamertitle

%\pgfdeclareimage[height=0.5cm]{institution-logo}{logo.png}
%\logo{\pgfuseimage{institution-logo}}

\AtBeginSubsection[]{%
  \frame<beamer>{ 
    \frametitle{Outline}   
    \tableofcontents[currentsection,currentsubsection] 
  }
}

%\beamerdefaultoverlayspecification{<+->}
\begin{frame}{Outline}

\tableofcontents{}
\end{frame}

\section{Overview}

\subsection{Introduction}

\begin{frame}{Block Diagram}
\begin{figure}
\includegraphics[width=0.7\linewidth]{block-diagram}
\end{figure}
\end{frame}

\subsection{Results}

\begin{frame}{Summary of Results}
\begin{block}{Scoring}
\begin{itemize}
    \item 5\%: Meeting internal milestone dates
    \item 40\%: Functional SCaM system
    \item 55\%: Functional SCaM units meeting specs
\end{itemize}
\end{block}
%
\begin{block}{Our Results}
\begin{itemize}
    \item All milestones met on-time
    \item SCaM is alive
    \item SCaM behaves moderately well under most conditions
\end{itemize}
\end{block}
\end{frame}

\begin{frame}{Key Performance Metrics}
\begin{itemize}
    \item Worst-case error: 3 LSB
    \item Average power consumption: 11 mW
    \item Die size: 0.1639 mm$^2$
    \item Unit cost: 1.64 cents (without packaging)
    \item Minimum supply for $<3$ LSB error: 1.4 V
\end{itemize}
\end{frame}

\begin{frame}{Overall System Error (Low Inputs)}
400 mV x1 / 100 mV x4 / 50 mV x8
\begin{tabular}{|c|c|c|c|}
    \hline
    Temp (C) & 1.6 V    & 2.4 V         & 3.2 V      \tabularnewline \hline
    0  & 1 / 2 / 2      & 1 / 1 / 2     & 0 / 1 / 2 \tabularnewline
    \hline
    25 & 1 / 1 /   2    & 1 / 1 / 2     & 0 / 1 / 2 \tabularnewline
    \hline
    70 & 0 / 1 / 2      & 0 / 1 / 2     & 0 / 1 / 2 \tabularnewline
    \hline
\end{tabular}
\end{frame}
%

\begin{frame}{Overall System Error (High Inputs)}
800 mV x1 / 200 mV x4 / 100 mV x8
\begin{tabular}{|c|c|c|c|}
    \hline
    Temp (C) & 1.6 V    & 2.4 V         & 3.2 V      \tabularnewline \hline
    0  &   2 / 2 / 2    & 2 / 1 / 1     & 2 / 1 / 1  \tabularnewline
    \hline
    25 &   2 / 1 / 2    & 2 / 1 / 2     & 2 / 1 / 1  \tabularnewline
    \hline
    70 &   2 / 1 / 2    & 2 / 1 / 2     & 3 / 1 / 2  \tabularnewline
    \hline
\end{tabular}
\end{frame}
%

\begin{frame}{Areas and Costs}
\begin{center}
\begin{tabular}{|c|c|}
\hline
Block & Size (mm$^2$) \tabularnewline \hline
BGT & 0.0575\tabularnewline \hline
REG/REF & 0.00044\tabularnewline \hline
MUX & 3.6*$10^{-6}$\tabularnewline \hline
PGA & 0.0665 \tabularnewline \hline
ADC* & 0.0021 \tabularnewline \hline
Total & 0.1639 \tabularnewline \hline
\end{tabular}
\begin{itemize}
\item ADC area does not include SAR state machine area
\item Area is dominated by capacitive array in the PGA, and the resistors used in the band gap circuit
\item Die cost comes out to 1.64 cents
\end{itemize}
\end{center}
\end{frame}

\begin{frame}{Error Summary (Excuses)}
During our final stages of design, we ran into some major issues that either arose from complete integration of fully implemented components, or were recurring problems that impacted performance, including:
\begin{itemize}
\item Band gap reference was unreliable
\item Temperature sensor gave outputs that were too high for PGA's CM input
\item Too much variation on V$_{dd,a}$ and V$_{ref}$
\item Output of PGA was drooping, due to leakage of charge
\end{itemize}
\end{frame}

%

\section{Blocks}

\subsection{Band Gap}

\begin{frame}{Band Gap}
\begin{block}{Constraints and Target Specs}
\begin{itemize}
    \item Temperature/supply-independent ~1.2 V output
    \item Accurate 1.000 V reference voltage output
    \item Supports PTAT current generation
    \item High supply noise rejection
\end{itemize}
\end{block}
\begin{block}{Design Choices}
\begin{itemize}
    \item Modified enhanced power supply rejection bandgap reference from
        Yao, Guo 2009
    \item Internally-compensated two-stage PMOS-input error amplifier with
        constant gm bias
    \item Startup circuit in PSR reject branch to improve startup
\end{itemize}
\end{block}
\end{frame}
%
\begin{frame}{Schematic}
\begin{center}
    \input{circuits/bandgap_circuit}
\end{center}
\end{frame}
%
\begin{frame}{Schematic}
\begin{center}
    \input{circuits/bandgap_circuit_w_startup}
\end{center}
\end{frame}
%
\begin{frame}{Performance}
\begin{itemize}
    \item Reference voltage variation of 3.6 mV between 0-70 C
    \item Temperature sensor is broken (always above 1 V)
\end{itemize}
\begin{figure}
    \includegraphics[width=\linewidth]{bg_data/vt-variation-final.png}
\end{figure}
\end{frame}

\begin{frame}{Lessons Learned}
\begin{itemize}
    \item Something happened between revisions 1.2.3 and 1.3.0
    \item Nobody caught the change...
    \item We should have stuck with 1.2.3, working temp sensor
\end{itemize}
\begin{figure}
    \includegraphics[width=\linewidth]{bg_data/vt-variation.png}
\end{figure}
\end{frame}
%

\subsection{Regulators}

\begin{frame}{Voltage Regulator Topology}
\begin{itemize}
\item Used general LDO topology, with a large pass transistor
\end{itemize}
\end{frame}

\begin{frame}{Digital Regulator Design}
\begin{block}{Op-amp Considerations}
\begin{itemize}
\item{NMOS one stage op amp}
\begin{itemize}
\item{No substantial compensation required}
\end{itemize}
\item{Used smaller L values, specifically 600nm, to speed up amplifier response}
\
\end{itemize}
\end{block}
\end{frame}

\begin{frame}{Analog Regulator Design}
\begin{block}{Op-amp Considerations}
\begin{itemize}
\item Used exact same op-amp as DREG, as it happened to be fast enough to satisfy the AREG load
\item Changed the pass transistor to be slightly smaller
\end{itemize}
\end{block}
\end{frame}
%

\begin{frame}{Voltage Reference}
\begin{itemize}
\item Used a unity gain buffer after a resistively divided $V_{bg}$
\begin{itemize}
\item Op-amp used NMOS two stage topology to satisfy minimal gain error, and had 100fF compensation to maintain stability
\item Second stage used larger $\frac{W}{L}$ to supply more current to keep the op-amp going fast, and combat spikes in current draw during ADC loads
\end{itemize}
\end{itemize}
\end{frame}

\subsection{PGA}

\begin{frame}{PGA Topology}
\begin{block}{Switched Cap Array Topology}
\begin{itemize}
\item Base cap size of 8pF, prevents leakage from affecting voltage
\item Extra switch required for convergence (more on this later)  
\end{itemize}
\end{block}
\begin{center}
    \input{circuits/PGA_circuit}
\end{center}
\end{frame}
%
\begin{frame}{PGA Design}
\begin{block}{Op-amp topology}
\begin{itemize}
\item Used a PMOS input folded cascode with PMOS second stage
\item Large capacitors in PGA require large output stage
\end{itemize}
\end{block}
\begin{center}
    \input{circuits/folded_cascode_circuit.tex}
\end{center}
\end{frame}
%
\begin{frame}{PGA Design}
\begin{block}{PGA Performance}
\begin{itemize}
    \item For low input voltages, the PGA performs as exptected
    \item Many mV of error for high inputs in Unity Gain
\end{itemize}
\end{block}
\begin{center}
    \includegraphics[scale=0.29]{PGA_v2_data/PGA_trans_out/figure.png}
\end{center}
\end{frame}
%
\begin{frame}{PGA Design}
\begin{block}{PGA Leakage}
\begin{itemize}
    \item Majority of Leakage occurs through switches at the $V^-$ node
    \item $V^-$ drops to -450mV in unity gain
\end{itemize}
\end{block}
\end{frame}
%
\begin{frame}{PGA Design}
\begin{block}{Charge Pump}
\begin{itemize}
    \item Adding a charge pump to the feedback switch prevents leakage
    \item Charge pump is same topology as in Scott et al. 
\end{itemize}
\end{block}
\end{frame}
%
\subsection{ADC}

\begin{frame}{ADC Topology}
\begin{block}{Basic Performance}
\begin{itemize}
\item Uses a 10MHz digital clock
\end{itemize}
\end{block}
\include{circuits/adc_schematic}
\end{frame}
%
\begin{frame}{ADC - Leakage}
\begin{block}{Charge Leakage}
\begin{itemize}
\item d7 and d6 overlap (thanks Brad), causes unexpectadly high voltages
\item High leakage current causes more than an LSB of loss.
\end{itemize}
\end{block}
\begin{figure}
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version2/figure_1.png} 
\end{minipage}%
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version2/figure_2.png}
\end{minipage}
\end{figure}
\end{frame}

\begin{frame}{ADC- Charge Pump}
\begin{block}{Charge Pump Topolgy}
\begin{itemize}
\item Using a charge pump to reduce the $V_{GS}$ of the Load PMOS
\item Restricts leakage to less than an LSB
\end{itemize}
\end{block}
\begin{center}
\include{circuits/charge_pump}
\end{center}
\end{frame}

\begin{frame}{ADC - Charge Pump cont.}
\begin{figure}
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version3/figure_1.png} 
\end{minipage}%
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version3/figure_2.png}
\end{minipage}
\end{figure}
\end{frame}

\begin{frame}{Comparator}
\begin{block}{Constraints and Target Specs}
\begin{itemize}
    \item Fast enough
    \item Low input offset voltage
\end{itemize}
\end{block}
\begin{block}{Design Choices}
\begin{itemize}
    \item Clocked comparator from Scott et al. 2003
    \item Tail biased to Vdd
\end{itemize}
\end{block}
\end{frame}

\begin{frame}{Comparator Schematics}
\input{circuits/strong_arm.tex}
\\
Die Area: 3 um$^2$
\end{frame}

\begin{frame}{Transient Behavior}
\begin{figure}
    \includegraphics[width=\linewidth]{strongarm_data/strongarm-trans.png}
\end{figure}
\end{frame}

\begin{frame}{Transfer Characteristics}
\begin{figure}
    \includegraphics[width=\linewidth]{strongarm_data/strongarm-xfer.png}
\end{figure}
\end{frame}

\section{Notable Integration Details}
\subsection{Clocking Details}
\begin{frame}{Clocking with the PGA and ADC}
\begin{itemize}
\item Synchronized PGA "$\phi_1$", the "sample" phase, with the ADC's "compare" phase, and the PGA's "$\phi_2$, or "amplify", with the ADC's "load" phase
\item $\phi_1$ and $\phi_2$ are 5 $\mu$s each, with rise and fall times of 10 ns, and thus the clock period of 10 $\mu$s satisfies the 100ksamples/s required by spec
\item ADC clock (10MHz) is equal to digital clock
\item We deliberately delayed the digital clock by 10ns so that it would not interfere with rise/fall times of $\phi_1$ and $\phi_2$, as it was previously causing the ADC to raise the MSB 100\% of the time
\end{itemize}
\end{frame}
%

\subsection{Problems}
\begin{frame} {Remarks on Potential Problems}
\begin{itemize}
\item Ensure band gap reference and voltage regulators work!
\begin{itemize}
\item Buggy band gap and unstable regulated voltages caused LOTS of trouble even during ideal integration
\end{itemize}
\item PGA needs to be able to hold its amplified voltage for as long as possible, without drooping too far away from its initial position
\item Temperature actually hasn't seemed to be too big of a problem so far, though they gave the biggest problems during labs 4 and 5
\end{itemize}
\end{frame}

\end{document}
