<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>rvsingle_bd_riscvsingle_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">clk</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">62500000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">rvsingle_bd_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>riscvsingle</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 25 10:33:36 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4bfeec9e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4bfeec9e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>rvsingle_bd_riscvsingle_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 25 10:33:36 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4bfeec9e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>riscvsingle</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 25 10:33:36 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:71a79855</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>rvsingle_bd_riscvsingle_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 25 10:33:36 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:71a79855</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon May 30 13:16:55 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4bfeec9e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Instr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MemWrite</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ALUResult</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>WriteData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ReadData</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/adder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/aluops.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/controller/aludec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/controller/controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/datapath.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/extendImm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/flopr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/controller/jumpdec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/loaddec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/controller/maindec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/mux2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/mux3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/mux4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/mux5.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/regfile.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/riscvsingle.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/rvsingle_bd_riscvsingle_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/adder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/aluops.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/controller/aludec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/controller/controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/datapath.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/extendImm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/flopr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/controller/jumpdec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/loaddec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/controller/maindec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/mux2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/mux3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/mux4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/commom/mux5.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/datapath/regfile.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd75/src/riscvsingle.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/rvsingle_bd_riscvsingle_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rvsingle_bd_riscvsingle_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvsingle_bd_riscvsingle_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvsingle_bd_riscvsingle_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvsingle_bd_riscvsingle_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvsingle_bd_riscvsingle_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>riscvsingle</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rvsingle_bd_riscvsingle_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>riscvsingle</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acf75a1_ARCHIVE_LOCATION">/home/tomas/riscv-processor/single-cycle-risc-v/src/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77008e93_ARCHIVE_LOCATION">/home/tomas/riscv-processor/single-cycle-risc-v/src/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be6fb6b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/single-cycle-risc-v/src/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1117776f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/single-cycle-risc-v/src/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cf3267_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c593fda_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b22a2c0_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b9c77b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c9a065_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cf4664_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e097674_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309a34a8_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5722ea1c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ace0e9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b5e4d9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55453079_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e93d855_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5083dd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e6cb64_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38df2a57_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3055e34a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dfc544_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48eddf75_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5444143e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c239c61_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddb27ac_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad2b56c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704ae5cf_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d6bdd5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66bfbb2d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eaec007_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d52d603_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aea12cf_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135e2861_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4362010d_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf396e3_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44223126_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cea701c_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553baf19_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182653ca_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5031e574_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7c9ea6_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d49ed_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d24998_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645ddd9e_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d26427e_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539429a8_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edfc424_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59039365_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a16037b_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c54dbcf_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8018ef_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206cabf6_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/rvsingle</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c4b899e9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0e1eedca"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b0a8a69e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5d6f2e21"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
