Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Feb 11 17:29:20 2021
| Host         : artiche running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_timing_summary -max_paths 10 -file PGCD_uart_timing_summary_routed.rpt -pb PGCD_uart_timing_summary_routed.pb -rpx PGCD_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : PGCD_uart
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.132        0.000                      0                 3807        0.059        0.000                      0                 3807        3.750        0.000                       0                   721  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.132        0.000                      0                 3771        0.059        0.000                      0                 3771        3.750        0.000                       0                   721  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.689        0.000                      0                   36        1.259        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1024_1087_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 0.456ns (6.729%)  route 6.321ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.321    12.005    snd/FIFO_reg_1024_1087_6_6/A2
    SLICE_X10Y102        RAMD64E                                      r  snd/FIFO_reg_1024_1087_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.512    14.934    snd/FIFO_reg_1024_1087_6_6/WCLK
    SLICE_X10Y102        RAMD64E                                      r  snd/FIFO_reg_1024_1087_6_6/DP/CLK
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y102        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.137    snd/FIFO_reg_1024_1087_6_6/DP
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1024_1087_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 0.456ns (6.729%)  route 6.321ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.321    12.005    snd/FIFO_reg_1024_1087_6_6/A2
    SLICE_X10Y102        RAMD64E                                      r  snd/FIFO_reg_1024_1087_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.512    14.934    snd/FIFO_reg_1024_1087_6_6/WCLK
    SLICE_X10Y102        RAMD64E                                      r  snd/FIFO_reg_1024_1087_6_6/SP/CLK
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y102        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.137    snd/FIFO_reg_1024_1087_6_6/SP
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1024_1087_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 0.456ns (6.729%)  route 6.321ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.321    12.005    snd/FIFO_reg_1024_1087_7_7/A2
    SLICE_X10Y102        RAMD64E                                      r  snd/FIFO_reg_1024_1087_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.512    14.934    snd/FIFO_reg_1024_1087_7_7/WCLK
    SLICE_X10Y102        RAMD64E                                      r  snd/FIFO_reg_1024_1087_7_7/DP/CLK
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y102        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.137    snd/FIFO_reg_1024_1087_7_7/DP
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1024_1087_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 0.456ns (6.729%)  route 6.321ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.321    12.005    snd/FIFO_reg_1024_1087_7_7/A2
    SLICE_X10Y102        RAMD64E                                      r  snd/FIFO_reg_1024_1087_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.512    14.934    snd/FIFO_reg_1024_1087_7_7/WCLK
    SLICE_X10Y102        RAMD64E                                      r  snd/FIFO_reg_1024_1087_7_7/SP/CLK
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y102        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.137    snd/FIFO_reg_1024_1087_7_7/SP
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_896_959_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 0.456ns (6.770%)  route 6.280ns (93.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.280    11.964    snd/FIFO_reg_896_959_6_6/A2
    SLICE_X8Y101         RAMD64E                                      r  snd/FIFO_reg_896_959_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.509    14.931    snd/FIFO_reg_896_959_6_6/WCLK
    SLICE_X8Y101         RAMD64E                                      r  snd/FIFO_reg_896_959_6_6/DP/CLK
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y101         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.134    snd/FIFO_reg_896_959_6_6/DP
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_896_959_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 0.456ns (6.770%)  route 6.280ns (93.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.280    11.964    snd/FIFO_reg_896_959_6_6/A2
    SLICE_X8Y101         RAMD64E                                      r  snd/FIFO_reg_896_959_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.509    14.931    snd/FIFO_reg_896_959_6_6/WCLK
    SLICE_X8Y101         RAMD64E                                      r  snd/FIFO_reg_896_959_6_6/SP/CLK
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y101         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.134    snd/FIFO_reg_896_959_6_6/SP
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_896_959_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 0.456ns (6.770%)  route 6.280ns (93.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.280    11.964    snd/FIFO_reg_896_959_7_7/A2
    SLICE_X8Y101         RAMD64E                                      r  snd/FIFO_reg_896_959_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.509    14.931    snd/FIFO_reg_896_959_7_7/WCLK
    SLICE_X8Y101         RAMD64E                                      r  snd/FIFO_reg_896_959_7_7/DP/CLK
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y101         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.134    snd/FIFO_reg_896_959_7_7/DP
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_896_959_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 0.456ns (6.770%)  route 6.280ns (93.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.280    11.964    snd/FIFO_reg_896_959_7_7/A2
    SLICE_X8Y101         RAMD64E                                      r  snd/FIFO_reg_896_959_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.509    14.931    snd/FIFO_reg_896_959_7_7/WCLK
    SLICE_X8Y101         RAMD64E                                      r  snd/FIFO_reg_896_959_7_7/SP/CLK
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y101         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.134    snd/FIFO_reg_896_959_7_7/SP
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_896_959_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 0.456ns (6.695%)  route 6.355ns (93.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.355    12.039    snd/FIFO_reg_896_959_0_2/ADDRD2
    SLICE_X6Y102         RAMD64E                                      r  snd/FIFO_reg_896_959_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.588    15.010    snd/FIFO_reg_896_959_0_2/WCLK
    SLICE_X6Y102         RAMD64E                                      r  snd/FIFO_reg_896_959_0_2/RAMA/CLK
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y102         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.213    snd/FIFO_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_896_959_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 0.456ns (6.695%)  route 6.355ns (93.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.626     5.228    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         6.355    12.039    snd/FIFO_reg_896_959_0_2/ADDRD2
    SLICE_X6Y102         RAMD64E                                      r  snd/FIFO_reg_896_959_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.588    15.010    snd/FIFO_reg_896_959_0_2/WCLK
    SLICE_X6Y102         RAMD64E                                      r  snd/FIFO_reg_896_959_0_2/RAMB/CLK
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y102         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.213    snd/FIFO_reg_896_959_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  3.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1600_1663_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         0.241     1.867    snd/FIFO_reg_1600_1663_3_5/ADDRD0
    SLICE_X14Y112        RAMD64E                                      r  snd/FIFO_reg_1600_1663_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1600_1663_3_5/WCLK
    SLICE_X14Y112        RAMD64E                                      r  snd/FIFO_reg_1600_1663_3_5/RAMA/CLK
                         clock pessimism             -0.502     1.498    
    SLICE_X14Y112        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.808    snd/FIFO_reg_1600_1663_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1600_1663_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         0.241     1.867    snd/FIFO_reg_1600_1663_3_5/ADDRD0
    SLICE_X14Y112        RAMD64E                                      r  snd/FIFO_reg_1600_1663_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1600_1663_3_5/WCLK
    SLICE_X14Y112        RAMD64E                                      r  snd/FIFO_reg_1600_1663_3_5/RAMB/CLK
                         clock pessimism             -0.502     1.498    
    SLICE_X14Y112        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.808    snd/FIFO_reg_1600_1663_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1600_1663_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         0.241     1.867    snd/FIFO_reg_1600_1663_3_5/ADDRD0
    SLICE_X14Y112        RAMD64E                                      r  snd/FIFO_reg_1600_1663_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1600_1663_3_5/WCLK
    SLICE_X14Y112        RAMD64E                                      r  snd/FIFO_reg_1600_1663_3_5/RAMC/CLK
                         clock pessimism             -0.502     1.498    
    SLICE_X14Y112        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.808    snd/FIFO_reg_1600_1663_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1600_1663_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         0.241     1.867    snd/FIFO_reg_1600_1663_3_5/ADDRD0
    SLICE_X14Y112        RAMD64E                                      r  snd/FIFO_reg_1600_1663_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1600_1663_3_5/WCLK
    SLICE_X14Y112        RAMD64E                                      r  snd/FIFO_reg_1600_1663_3_5/RAMD/CLK
                         clock pessimism             -0.502     1.498    
    SLICE_X14Y112        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.808    snd/FIFO_reg_1600_1663_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 snd/write_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1792_1855_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.303%)  route 0.200ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[3]/Q
                         net (fo=516, routed)         0.200     1.827    snd/FIFO_reg_1792_1855_3_5/ADDRD3
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1792_1855_3_5/WCLK
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMA/CLK
                         clock pessimism             -0.500     1.500    
    SLICE_X12Y112        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.740    snd/FIFO_reg_1792_1855_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 snd/write_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1792_1855_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.303%)  route 0.200ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[3]/Q
                         net (fo=516, routed)         0.200     1.827    snd/FIFO_reg_1792_1855_3_5/ADDRD3
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1792_1855_3_5/WCLK
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMB/CLK
                         clock pessimism             -0.500     1.500    
    SLICE_X12Y112        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.740    snd/FIFO_reg_1792_1855_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 snd/write_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1792_1855_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.303%)  route 0.200ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[3]/Q
                         net (fo=516, routed)         0.200     1.827    snd/FIFO_reg_1792_1855_3_5/ADDRD3
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1792_1855_3_5/WCLK
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMC/CLK
                         clock pessimism             -0.500     1.500    
    SLICE_X12Y112        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.740    snd/FIFO_reg_1792_1855_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 snd/write_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1792_1855_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.303%)  route 0.200ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[3]/Q
                         net (fo=516, routed)         0.200     1.827    snd/FIFO_reg_1792_1855_3_5/ADDRD3
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1792_1855_3_5/WCLK
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMD/CLK
                         clock pessimism             -0.500     1.500    
    SLICE_X12Y112        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.740    snd/FIFO_reg_1792_1855_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1792_1855_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.848%)  route 0.222ns (61.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         0.222     1.848    snd/FIFO_reg_1792_1855_3_5/ADDRD2
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1792_1855_3_5/WCLK
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMA/CLK
                         clock pessimism             -0.500     1.500    
    SLICE_X12Y112        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.754    snd/FIFO_reg_1792_1855_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1792_1855_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.848%)  route 0.222ns (61.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.566     1.485    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         0.222     1.848    snd/FIFO_reg_1792_1855_3_5/ADDRD2
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.836     2.001    snd/FIFO_reg_1792_1855_3_5/WCLK
    SLICE_X12Y112        RAMD64E                                      r  snd/FIFO_reg_1792_1855_3_5/RAMB/CLK
                         clock pessimism             -0.500     1.500    
    SLICE_X12Y112        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.754    snd/FIFO_reg_1792_1855_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y122    PGCD_ENGINE/data_a_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y116    PGCD_ENGINE/data_a_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y122    PGCD_ENGINE/data_a_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y122    PGCD_ENGINE/data_a_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y121    PGCD_ENGINE/data_a_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y121    PGCD_ENGINE/data_a_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y121    PGCD_ENGINE/data_a_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y122    PGCD_ENGINE/data_a_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y122    PGCD_ENGINE/data_a_reg[26]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   snd/FIFO_reg_1856_1919_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   snd/FIFO_reg_1856_1919_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   snd/FIFO_reg_1856_1919_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y113    snd/FIFO_reg_1984_2047_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    snd/FIFO_reg_128_191_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    snd/FIFO_reg_128_191_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   snd/FIFO_reg_1856_1919_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    snd/FIFO_reg_128_191_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    snd/FIFO_reg_128_191_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y115   snd/FIFO_reg_1920_1983_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    snd/FIFO_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    snd/FIFO_reg_960_1023_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    snd/FIFO_reg_960_1023_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    snd/FIFO_reg_960_1023_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    snd/FIFO_reg_960_1023_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    snd/FIFO_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    snd/FIFO_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    snd/FIFO_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y106   snd/FIFO_reg_1088_1151_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y106   snd/FIFO_reg_1088_1151_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.456ns (11.947%)  route 3.361ns (88.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.361     9.124    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y123         FDCE                                         f  PGCD_ENGINE/odata_a_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.572    14.994    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y123         FDCE                                         r  PGCD_ENGINE/odata_a_reg[23]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X7Y123         FDCE (Recov_fdce_C_CLR)     -0.405    14.813    PGCD_ENGINE/odata_a_reg[23]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.456ns (11.947%)  route 3.361ns (88.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.361     9.124    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y123         FDCE                                         f  PGCD_ENGINE/odata_a_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.572    14.994    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y123         FDCE                                         r  PGCD_ENGINE/odata_a_reg[30]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X7Y123         FDCE (Recov_fdce_C_CLR)     -0.405    14.813    PGCD_ENGINE/odata_a_reg[30]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.456ns (12.381%)  route 3.227ns (87.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.227     8.990    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y122         FDCE                                         f  PGCD_ENGINE/odata_a_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.573    14.995    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  PGCD_ENGINE/odata_a_reg[24]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X7Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    PGCD_ENGINE/odata_a_reg[24]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.456ns (12.381%)  route 3.227ns (87.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.227     8.990    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y122         FDCE                                         f  PGCD_ENGINE/odata_a_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.573    14.995    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  PGCD_ENGINE/odata_a_reg[26]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X7Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    PGCD_ENGINE/odata_a_reg[26]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.456ns (12.381%)  route 3.227ns (87.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.227     8.990    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y122         FDCE                                         f  PGCD_ENGINE/odata_a_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.573    14.995    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  PGCD_ENGINE/odata_a_reg[27]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X7Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    PGCD_ENGINE/odata_a_reg[27]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.456ns (12.381%)  route 3.227ns (87.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.227     8.990    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y122         FDCE                                         f  PGCD_ENGINE/odata_a_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.573    14.995    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  PGCD_ENGINE/odata_a_reg[28]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X7Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    PGCD_ENGINE/odata_a_reg[28]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.456ns (12.381%)  route 3.227ns (87.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.227     8.990    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y122         FDCE                                         f  PGCD_ENGINE/odata_a_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.573    14.995    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  PGCD_ENGINE/odata_a_reg[29]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X7Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    PGCD_ENGINE/odata_a_reg[29]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.456ns (12.381%)  route 3.227ns (87.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.227     8.990    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y122         FDCE                                         f  PGCD_ENGINE/odata_a_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.573    14.995    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  PGCD_ENGINE/odata_a_reg[31]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X7Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    PGCD_ENGINE/odata_a_reg[31]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/FSM_onehot_pr_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.456ns (13.061%)  route 3.035ns (86.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.035     8.798    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X5Y123         FDCE                                         f  PGCD_ENGINE/FSM_onehot_pr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.572    14.994    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y123         FDCE                                         r  PGCD_ENGINE/FSM_onehot_pr_state_reg[1]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X5Y123         FDCE (Recov_fdce_C_CLR)     -0.405    14.813    PGCD_ENGINE/FSM_onehot_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/FSM_onehot_pr_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.456ns (13.061%)  route 3.035ns (86.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.705     5.307    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  RESET_reg/Q
                         net (fo=233, routed)         3.035     8.798    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X5Y123         FDCE                                         f  PGCD_ENGINE/FSM_onehot_pr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         1.572    14.994    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y123         FDCE                                         r  PGCD_ENGINE/FSM_onehot_pr_state_reg[2]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X5Y123         FDCE (Recov_fdce_C_CLR)     -0.405    14.813    PGCD_ENGINE/FSM_onehot_pr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_en_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.141ns (12.085%)  route 1.026ns (87.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.026     2.681    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X9Y120         FDCE                                         f  PGCD_ENGINE/odata_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.829     1.994    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y120         FDCE                                         r  PGCD_ENGINE/odata_en_reg/C
                         clock pessimism             -0.479     1.514    
    SLICE_X9Y120         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    PGCD_ENGINE/odata_en_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/FSM_onehot_pr_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.141ns (12.085%)  route 1.026ns (87.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.026     2.681    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X9Y120         FDPE                                         f  PGCD_ENGINE/FSM_onehot_pr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.829     1.994    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y120         FDPE                                         r  PGCD_ENGINE/FSM_onehot_pr_state_reg[0]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X9Y120         FDPE (Remov_fdpe_C_PRE)     -0.095     1.419    PGCD_ENGINE/FSM_onehot_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.141ns (11.479%)  route 1.087ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.087     2.743    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y118         FDCE                                         f  PGCD_ENGINE/odata_a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.859     2.024    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  PGCD_ENGINE/odata_a_reg[0]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X7Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    PGCD_ENGINE/odata_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.141ns (11.479%)  route 1.087ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.087     2.743    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y118         FDCE                                         f  PGCD_ENGINE/odata_a_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.859     2.024    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  PGCD_ENGINE/odata_a_reg[10]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X7Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    PGCD_ENGINE/odata_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.141ns (11.479%)  route 1.087ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.087     2.743    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y118         FDCE                                         f  PGCD_ENGINE/odata_a_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.859     2.024    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  PGCD_ENGINE/odata_a_reg[12]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X7Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    PGCD_ENGINE/odata_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.141ns (11.479%)  route 1.087ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.087     2.743    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y118         FDCE                                         f  PGCD_ENGINE/odata_a_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.859     2.024    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  PGCD_ENGINE/odata_a_reg[14]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X7Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    PGCD_ENGINE/odata_a_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.141ns (11.479%)  route 1.087ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.087     2.743    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y118         FDCE                                         f  PGCD_ENGINE/odata_a_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.859     2.024    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  PGCD_ENGINE/odata_a_reg[15]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X7Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    PGCD_ENGINE/odata_a_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.141ns (11.479%)  route 1.087ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.087     2.743    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y118         FDCE                                         f  PGCD_ENGINE/odata_a_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.859     2.024    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  PGCD_ENGINE/odata_a_reg[17]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X7Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    PGCD_ENGINE/odata_a_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.141ns (11.479%)  route 1.087ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.087     2.743    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y118         FDCE                                         f  PGCD_ENGINE/odata_a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.859     2.024    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  PGCD_ENGINE/odata_a_reg[5]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X7Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    PGCD_ENGINE/odata_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PGCD_ENGINE/odata_a_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.141ns (11.479%)  route 1.087ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  RESET_reg/Q
                         net (fo=233, routed)         1.087     2.743    PGCD_ENGINE/LED_OBUF[0]
    SLICE_X7Y118         FDCE                                         f  PGCD_ENGINE/odata_a_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=720, routed)         0.859     2.024    PGCD_ENGINE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  PGCD_ENGINE/odata_a_reg[8]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X7Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    PGCD_ENGINE/odata_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.290    





