/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_DelSig_1 */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* Battery_interlock */
#define Battery_interlock__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Battery_interlock__0__MASK 0x80u
#define Battery_interlock__0__PC CYREG_PRT0_PC7
#define Battery_interlock__0__PORT 0u
#define Battery_interlock__0__SHIFT 7u
#define Battery_interlock__AG CYREG_PRT0_AG
#define Battery_interlock__AMUX CYREG_PRT0_AMUX
#define Battery_interlock__BIE CYREG_PRT0_BIE
#define Battery_interlock__BIT_MASK CYREG_PRT0_BIT_MASK
#define Battery_interlock__BYP CYREG_PRT0_BYP
#define Battery_interlock__CTL CYREG_PRT0_CTL
#define Battery_interlock__DM0 CYREG_PRT0_DM0
#define Battery_interlock__DM1 CYREG_PRT0_DM1
#define Battery_interlock__DM2 CYREG_PRT0_DM2
#define Battery_interlock__DR CYREG_PRT0_DR
#define Battery_interlock__INP_DIS CYREG_PRT0_INP_DIS
#define Battery_interlock__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Battery_interlock__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Battery_interlock__LCD_EN CYREG_PRT0_LCD_EN
#define Battery_interlock__MASK 0x80u
#define Battery_interlock__PORT 0u
#define Battery_interlock__PRT CYREG_PRT0_PRT
#define Battery_interlock__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Battery_interlock__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Battery_interlock__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Battery_interlock__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Battery_interlock__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Battery_interlock__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Battery_interlock__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Battery_interlock__PS CYREG_PRT0_PS
#define Battery_interlock__SHIFT 7u
#define Battery_interlock__SLW CYREG_PRT0_SLW

/* Cam_Output */
#define Cam_Output__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Cam_Output__0__MASK 0x80u
#define Cam_Output__0__PC CYREG_PRT3_PC7
#define Cam_Output__0__PORT 3u
#define Cam_Output__0__SHIFT 7u
#define Cam_Output__AG CYREG_PRT3_AG
#define Cam_Output__AMUX CYREG_PRT3_AMUX
#define Cam_Output__BIE CYREG_PRT3_BIE
#define Cam_Output__BIT_MASK CYREG_PRT3_BIT_MASK
#define Cam_Output__BYP CYREG_PRT3_BYP
#define Cam_Output__CTL CYREG_PRT3_CTL
#define Cam_Output__DM0 CYREG_PRT3_DM0
#define Cam_Output__DM1 CYREG_PRT3_DM1
#define Cam_Output__DM2 CYREG_PRT3_DM2
#define Cam_Output__DR CYREG_PRT3_DR
#define Cam_Output__INP_DIS CYREG_PRT3_INP_DIS
#define Cam_Output__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Cam_Output__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Cam_Output__LCD_EN CYREG_PRT3_LCD_EN
#define Cam_Output__MASK 0x80u
#define Cam_Output__PORT 3u
#define Cam_Output__PRT CYREG_PRT3_PRT
#define Cam_Output__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Cam_Output__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Cam_Output__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Cam_Output__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Cam_Output__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Cam_Output__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Cam_Output__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Cam_Output__PS CYREG_PRT3_PS
#define Cam_Output__SHIFT 7u
#define Cam_Output__SLW CYREG_PRT3_SLW

/* Cam_signal_BuffAmp_ABuf */
#define Cam_signal_BuffAmp_ABuf__CR CYREG_OPAMP3_CR
#define Cam_signal_BuffAmp_ABuf__MX CYREG_OPAMP3_MX
#define Cam_signal_BuffAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Cam_signal_BuffAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Cam_signal_BuffAmp_ABuf__PM_ACT_MSK 0x08u
#define Cam_signal_BuffAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Cam_signal_BuffAmp_ABuf__PM_STBY_MSK 0x08u
#define Cam_signal_BuffAmp_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Cam_signal_BuffAmp_ABuf__SW CYREG_OPAMP3_SW
#define Cam_signal_BuffAmp_ABuf__TR0 CYREG_OPAMP3_TR0
#define Cam_signal_BuffAmp_ABuf__TR1 CYREG_OPAMP3_TR1

/* Cam_signal_VDAC8 */
#define Cam_signal_VDAC8_viDAC8__CR0 CYREG_DAC1_CR0
#define Cam_signal_VDAC8_viDAC8__CR1 CYREG_DAC1_CR1
#define Cam_signal_VDAC8_viDAC8__D CYREG_DAC1_D
#define Cam_signal_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Cam_signal_VDAC8_viDAC8__PM_ACT_MSK 0x02u
#define Cam_signal_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Cam_signal_VDAC8_viDAC8__PM_STBY_MSK 0x02u
#define Cam_signal_VDAC8_viDAC8__STROBE CYREG_DAC1_STROBE
#define Cam_signal_VDAC8_viDAC8__SW0 CYREG_DAC1_SW0
#define Cam_signal_VDAC8_viDAC8__SW2 CYREG_DAC1_SW2
#define Cam_signal_VDAC8_viDAC8__SW3 CYREG_DAC1_SW3
#define Cam_signal_VDAC8_viDAC8__SW4 CYREG_DAC1_SW4
#define Cam_signal_VDAC8_viDAC8__TR CYREG_DAC1_TR
#define Cam_signal_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define Cam_signal_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define Cam_signal_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define Cam_signal_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define Cam_signal_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define Cam_signal_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define Cam_signal_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define Cam_signal_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define Cam_signal_VDAC8_viDAC8__TST CYREG_DAC1_TST

/* Cam_signal_Wave1_DMA */
#define Cam_signal_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Cam_signal_Wave1_DMA__DRQ_NUMBER 0u
#define Cam_signal_Wave1_DMA__NUMBEROF_TDS 0u
#define Cam_signal_Wave1_DMA__PRIORITY 2u
#define Cam_signal_Wave1_DMA__TERMIN_EN 0u
#define Cam_signal_Wave1_DMA__TERMIN_SEL 0u
#define Cam_signal_Wave1_DMA__TERMOUT0_EN 0u
#define Cam_signal_Wave1_DMA__TERMOUT0_SEL 0u
#define Cam_signal_Wave1_DMA__TERMOUT1_EN 0u
#define Cam_signal_Wave1_DMA__TERMOUT1_SEL 0u

/* Cam_signal_Wave2_DMA */
#define Cam_signal_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Cam_signal_Wave2_DMA__DRQ_NUMBER 1u
#define Cam_signal_Wave2_DMA__NUMBEROF_TDS 0u
#define Cam_signal_Wave2_DMA__PRIORITY 2u
#define Cam_signal_Wave2_DMA__TERMIN_EN 0u
#define Cam_signal_Wave2_DMA__TERMIN_SEL 0u
#define Cam_signal_Wave2_DMA__TERMOUT0_EN 0u
#define Cam_signal_Wave2_DMA__TERMOUT0_SEL 0u
#define Cam_signal_Wave2_DMA__TERMOUT1_EN 0u
#define Cam_signal_Wave2_DMA__TERMOUT1_SEL 0u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x04u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x10u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x10u

/* Cold_Advance */
#define Cold_Advance__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Cold_Advance__0__MASK 0x40u
#define Cold_Advance__0__PC CYREG_PRT1_PC6
#define Cold_Advance__0__PORT 1u
#define Cold_Advance__0__SHIFT 6u
#define Cold_Advance__AG CYREG_PRT1_AG
#define Cold_Advance__AMUX CYREG_PRT1_AMUX
#define Cold_Advance__BIE CYREG_PRT1_BIE
#define Cold_Advance__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cold_Advance__BYP CYREG_PRT1_BYP
#define Cold_Advance__CTL CYREG_PRT1_CTL
#define Cold_Advance__DM0 CYREG_PRT1_DM0
#define Cold_Advance__DM1 CYREG_PRT1_DM1
#define Cold_Advance__DM2 CYREG_PRT1_DM2
#define Cold_Advance__DR CYREG_PRT1_DR
#define Cold_Advance__INP_DIS CYREG_PRT1_INP_DIS
#define Cold_Advance__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Cold_Advance__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cold_Advance__LCD_EN CYREG_PRT1_LCD_EN
#define Cold_Advance__MASK 0x40u
#define Cold_Advance__PORT 1u
#define Cold_Advance__PRT CYREG_PRT1_PRT
#define Cold_Advance__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cold_Advance__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cold_Advance__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cold_Advance__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cold_Advance__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cold_Advance__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cold_Advance__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cold_Advance__PS CYREG_PRT1_PS
#define Cold_Advance__SHIFT 6u
#define Cold_Advance__SLW CYREG_PRT1_SLW

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__0__POS 0
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* Crank_Input_Diesel */
#define Crank_Input_Diesel__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Crank_Input_Diesel__0__MASK 0x02u
#define Crank_Input_Diesel__0__PC CYREG_PRT0_PC1
#define Crank_Input_Diesel__0__PORT 0u
#define Crank_Input_Diesel__0__SHIFT 1u
#define Crank_Input_Diesel__AG CYREG_PRT0_AG
#define Crank_Input_Diesel__AMUX CYREG_PRT0_AMUX
#define Crank_Input_Diesel__BIE CYREG_PRT0_BIE
#define Crank_Input_Diesel__BIT_MASK CYREG_PRT0_BIT_MASK
#define Crank_Input_Diesel__BYP CYREG_PRT0_BYP
#define Crank_Input_Diesel__CTL CYREG_PRT0_CTL
#define Crank_Input_Diesel__DM0 CYREG_PRT0_DM0
#define Crank_Input_Diesel__DM1 CYREG_PRT0_DM1
#define Crank_Input_Diesel__DM2 CYREG_PRT0_DM2
#define Crank_Input_Diesel__DR CYREG_PRT0_DR
#define Crank_Input_Diesel__INP_DIS CYREG_PRT0_INP_DIS
#define Crank_Input_Diesel__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Crank_Input_Diesel__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Crank_Input_Diesel__LCD_EN CYREG_PRT0_LCD_EN
#define Crank_Input_Diesel__MASK 0x02u
#define Crank_Input_Diesel__PORT 0u
#define Crank_Input_Diesel__PRT CYREG_PRT0_PRT
#define Crank_Input_Diesel__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Crank_Input_Diesel__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Crank_Input_Diesel__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Crank_Input_Diesel__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Crank_Input_Diesel__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Crank_Input_Diesel__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Crank_Input_Diesel__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Crank_Input_Diesel__PS CYREG_PRT0_PS
#define Crank_Input_Diesel__SHIFT 1u
#define Crank_Input_Diesel__SLW CYREG_PRT0_SLW

/* Crank_Output_ecm */
#define Crank_Output_ecm__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Crank_Output_ecm__0__MASK 0x01u
#define Crank_Output_ecm__0__PC CYREG_PRT0_PC0
#define Crank_Output_ecm__0__PORT 0u
#define Crank_Output_ecm__0__SHIFT 0u
#define Crank_Output_ecm__AG CYREG_PRT0_AG
#define Crank_Output_ecm__AMUX CYREG_PRT0_AMUX
#define Crank_Output_ecm__BIE CYREG_PRT0_BIE
#define Crank_Output_ecm__BIT_MASK CYREG_PRT0_BIT_MASK
#define Crank_Output_ecm__BYP CYREG_PRT0_BYP
#define Crank_Output_ecm__CTL CYREG_PRT0_CTL
#define Crank_Output_ecm__DM0 CYREG_PRT0_DM0
#define Crank_Output_ecm__DM1 CYREG_PRT0_DM1
#define Crank_Output_ecm__DM2 CYREG_PRT0_DM2
#define Crank_Output_ecm__DR CYREG_PRT0_DR
#define Crank_Output_ecm__INP_DIS CYREG_PRT0_INP_DIS
#define Crank_Output_ecm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Crank_Output_ecm__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Crank_Output_ecm__LCD_EN CYREG_PRT0_LCD_EN
#define Crank_Output_ecm__MASK 0x01u
#define Crank_Output_ecm__PORT 0u
#define Crank_Output_ecm__PRT CYREG_PRT0_PRT
#define Crank_Output_ecm__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Crank_Output_ecm__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Crank_Output_ecm__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Crank_Output_ecm__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Crank_Output_ecm__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Crank_Output_ecm__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Crank_Output_ecm__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Crank_Output_ecm__PS CYREG_PRT0_PS
#define Crank_Output_ecm__SHIFT 0u
#define Crank_Output_ecm__SLW CYREG_PRT0_SLW

/* Crank_Signal_BuffAmp_ABuf */
#define Crank_Signal_BuffAmp_ABuf__CR CYREG_OPAMP2_CR
#define Crank_Signal_BuffAmp_ABuf__MX CYREG_OPAMP2_MX
#define Crank_Signal_BuffAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Crank_Signal_BuffAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Crank_Signal_BuffAmp_ABuf__PM_ACT_MSK 0x04u
#define Crank_Signal_BuffAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Crank_Signal_BuffAmp_ABuf__PM_STBY_MSK 0x04u
#define Crank_Signal_BuffAmp_ABuf__RSVD CYREG_OPAMP2_RSVD
#define Crank_Signal_BuffAmp_ABuf__SW CYREG_OPAMP2_SW
#define Crank_Signal_BuffAmp_ABuf__TR0 CYREG_OPAMP2_TR0
#define Crank_Signal_BuffAmp_ABuf__TR1 CYREG_OPAMP2_TR1

/* Crank_Signal_VDAC8 */
#define Crank_Signal_VDAC8_viDAC8__CR0 CYREG_DAC0_CR0
#define Crank_Signal_VDAC8_viDAC8__CR1 CYREG_DAC0_CR1
#define Crank_Signal_VDAC8_viDAC8__D CYREG_DAC0_D
#define Crank_Signal_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Crank_Signal_VDAC8_viDAC8__PM_ACT_MSK 0x01u
#define Crank_Signal_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Crank_Signal_VDAC8_viDAC8__PM_STBY_MSK 0x01u
#define Crank_Signal_VDAC8_viDAC8__STROBE CYREG_DAC0_STROBE
#define Crank_Signal_VDAC8_viDAC8__SW0 CYREG_DAC0_SW0
#define Crank_Signal_VDAC8_viDAC8__SW2 CYREG_DAC0_SW2
#define Crank_Signal_VDAC8_viDAC8__SW3 CYREG_DAC0_SW3
#define Crank_Signal_VDAC8_viDAC8__SW4 CYREG_DAC0_SW4
#define Crank_Signal_VDAC8_viDAC8__TR CYREG_DAC0_TR
#define Crank_Signal_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define Crank_Signal_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define Crank_Signal_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define Crank_Signal_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define Crank_Signal_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define Crank_Signal_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define Crank_Signal_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define Crank_Signal_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define Crank_Signal_VDAC8_viDAC8__TST CYREG_DAC0_TST

/* Crank_Signal_Wave1_DMA */
#define Crank_Signal_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Crank_Signal_Wave1_DMA__DRQ_NUMBER 2u
#define Crank_Signal_Wave1_DMA__NUMBEROF_TDS 0u
#define Crank_Signal_Wave1_DMA__PRIORITY 2u
#define Crank_Signal_Wave1_DMA__TERMIN_EN 0u
#define Crank_Signal_Wave1_DMA__TERMIN_SEL 0u
#define Crank_Signal_Wave1_DMA__TERMOUT0_EN 0u
#define Crank_Signal_Wave1_DMA__TERMOUT0_SEL 0u
#define Crank_Signal_Wave1_DMA__TERMOUT1_EN 0u
#define Crank_Signal_Wave1_DMA__TERMOUT1_SEL 0u

/* Crank_Signal_Wave2_DMA */
#define Crank_Signal_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Crank_Signal_Wave2_DMA__DRQ_NUMBER 3u
#define Crank_Signal_Wave2_DMA__NUMBEROF_TDS 0u
#define Crank_Signal_Wave2_DMA__PRIORITY 2u
#define Crank_Signal_Wave2_DMA__TERMIN_EN 0u
#define Crank_Signal_Wave2_DMA__TERMIN_SEL 0u
#define Crank_Signal_Wave2_DMA__TERMOUT0_EN 0u
#define Crank_Signal_Wave2_DMA__TERMOUT0_SEL 0u
#define Crank_Signal_Wave2_DMA__TERMOUT1_EN 0u
#define Crank_Signal_Wave2_DMA__TERMOUT1_SEL 0u

/* Fan_1 */
#define Fan_1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Fan_1__0__MASK 0x08u
#define Fan_1__0__PC CYREG_PRT0_PC3
#define Fan_1__0__PORT 0u
#define Fan_1__0__SHIFT 3u
#define Fan_1__AG CYREG_PRT0_AG
#define Fan_1__AMUX CYREG_PRT0_AMUX
#define Fan_1__BIE CYREG_PRT0_BIE
#define Fan_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Fan_1__BYP CYREG_PRT0_BYP
#define Fan_1__CTL CYREG_PRT0_CTL
#define Fan_1__DM0 CYREG_PRT0_DM0
#define Fan_1__DM1 CYREG_PRT0_DM1
#define Fan_1__DM2 CYREG_PRT0_DM2
#define Fan_1__DR CYREG_PRT0_DR
#define Fan_1__INP_DIS CYREG_PRT0_INP_DIS
#define Fan_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Fan_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Fan_1__LCD_EN CYREG_PRT0_LCD_EN
#define Fan_1__MASK 0x08u
#define Fan_1__PORT 0u
#define Fan_1__PRT CYREG_PRT0_PRT
#define Fan_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Fan_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Fan_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Fan_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Fan_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Fan_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Fan_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Fan_1__PS CYREG_PRT0_PS
#define Fan_1__SHIFT 3u
#define Fan_1__SLW CYREG_PRT0_SLW

/* GlitchFilter_1 */
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB02_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB02_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB02_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB02_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB02_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB02_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* Glow_Plug_pin */
#define Glow_Plug_pin__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Glow_Plug_pin__0__MASK 0x01u
#define Glow_Plug_pin__0__PC CYREG_PRT2_PC0
#define Glow_Plug_pin__0__PORT 2u
#define Glow_Plug_pin__0__SHIFT 0u
#define Glow_Plug_pin__AG CYREG_PRT2_AG
#define Glow_Plug_pin__AMUX CYREG_PRT2_AMUX
#define Glow_Plug_pin__BIE CYREG_PRT2_BIE
#define Glow_Plug_pin__BIT_MASK CYREG_PRT2_BIT_MASK
#define Glow_Plug_pin__BYP CYREG_PRT2_BYP
#define Glow_Plug_pin__CTL CYREG_PRT2_CTL
#define Glow_Plug_pin__DM0 CYREG_PRT2_DM0
#define Glow_Plug_pin__DM1 CYREG_PRT2_DM1
#define Glow_Plug_pin__DM2 CYREG_PRT2_DM2
#define Glow_Plug_pin__DR CYREG_PRT2_DR
#define Glow_Plug_pin__INP_DIS CYREG_PRT2_INP_DIS
#define Glow_Plug_pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Glow_Plug_pin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Glow_Plug_pin__LCD_EN CYREG_PRT2_LCD_EN
#define Glow_Plug_pin__MASK 0x01u
#define Glow_Plug_pin__PORT 2u
#define Glow_Plug_pin__PRT CYREG_PRT2_PRT
#define Glow_Plug_pin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Glow_Plug_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Glow_Plug_pin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Glow_Plug_pin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Glow_Plug_pin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Glow_Plug_pin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Glow_Plug_pin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Glow_Plug_pin__PS CYREG_PRT2_PS
#define Glow_Plug_pin__SHIFT 0u
#define Glow_Plug_pin__SLW CYREG_PRT2_SLW

/* Glow_plug_indicator */
#define Glow_plug_indicator__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Glow_plug_indicator__0__MASK 0x04u
#define Glow_plug_indicator__0__PC CYREG_PRT1_PC2
#define Glow_plug_indicator__0__PORT 1u
#define Glow_plug_indicator__0__SHIFT 2u
#define Glow_plug_indicator__AG CYREG_PRT1_AG
#define Glow_plug_indicator__AMUX CYREG_PRT1_AMUX
#define Glow_plug_indicator__BIE CYREG_PRT1_BIE
#define Glow_plug_indicator__BIT_MASK CYREG_PRT1_BIT_MASK
#define Glow_plug_indicator__BYP CYREG_PRT1_BYP
#define Glow_plug_indicator__CTL CYREG_PRT1_CTL
#define Glow_plug_indicator__DM0 CYREG_PRT1_DM0
#define Glow_plug_indicator__DM1 CYREG_PRT1_DM1
#define Glow_plug_indicator__DM2 CYREG_PRT1_DM2
#define Glow_plug_indicator__DR CYREG_PRT1_DR
#define Glow_plug_indicator__INP_DIS CYREG_PRT1_INP_DIS
#define Glow_plug_indicator__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Glow_plug_indicator__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Glow_plug_indicator__LCD_EN CYREG_PRT1_LCD_EN
#define Glow_plug_indicator__MASK 0x04u
#define Glow_plug_indicator__PORT 1u
#define Glow_plug_indicator__PRT CYREG_PRT1_PRT
#define Glow_plug_indicator__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Glow_plug_indicator__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Glow_plug_indicator__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Glow_plug_indicator__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Glow_plug_indicator__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Glow_plug_indicator__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Glow_plug_indicator__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Glow_plug_indicator__PS CYREG_PRT1_PS
#define Glow_plug_indicator__SHIFT 2u
#define Glow_plug_indicator__SLW CYREG_PRT1_SLW

/* MASS_AIRFLOW */
#define MASS_AIRFLOW_viDAC8__CR0 CYREG_DAC2_CR0
#define MASS_AIRFLOW_viDAC8__CR1 CYREG_DAC2_CR1
#define MASS_AIRFLOW_viDAC8__D CYREG_DAC2_D
#define MASS_AIRFLOW_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define MASS_AIRFLOW_viDAC8__PM_ACT_MSK 0x04u
#define MASS_AIRFLOW_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define MASS_AIRFLOW_viDAC8__PM_STBY_MSK 0x04u
#define MASS_AIRFLOW_viDAC8__STROBE CYREG_DAC2_STROBE
#define MASS_AIRFLOW_viDAC8__SW0 CYREG_DAC2_SW0
#define MASS_AIRFLOW_viDAC8__SW2 CYREG_DAC2_SW2
#define MASS_AIRFLOW_viDAC8__SW3 CYREG_DAC2_SW3
#define MASS_AIRFLOW_viDAC8__SW4 CYREG_DAC2_SW4
#define MASS_AIRFLOW_viDAC8__TR CYREG_DAC2_TR
#define MASS_AIRFLOW_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define MASS_AIRFLOW_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define MASS_AIRFLOW_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define MASS_AIRFLOW_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define MASS_AIRFLOW_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define MASS_AIRFLOW_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define MASS_AIRFLOW_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define MASS_AIRFLOW_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define MASS_AIRFLOW_viDAC8__TST CYREG_DAC2_TST

/* Mass_Air_Voltage_Output */
#define Mass_Air_Voltage_Output__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Mass_Air_Voltage_Output__0__MASK 0x80u
#define Mass_Air_Voltage_Output__0__PC CYREG_PRT1_PC7
#define Mass_Air_Voltage_Output__0__PORT 1u
#define Mass_Air_Voltage_Output__0__SHIFT 7u
#define Mass_Air_Voltage_Output__AG CYREG_PRT1_AG
#define Mass_Air_Voltage_Output__AMUX CYREG_PRT1_AMUX
#define Mass_Air_Voltage_Output__BIE CYREG_PRT1_BIE
#define Mass_Air_Voltage_Output__BIT_MASK CYREG_PRT1_BIT_MASK
#define Mass_Air_Voltage_Output__BYP CYREG_PRT1_BYP
#define Mass_Air_Voltage_Output__CTL CYREG_PRT1_CTL
#define Mass_Air_Voltage_Output__DM0 CYREG_PRT1_DM0
#define Mass_Air_Voltage_Output__DM1 CYREG_PRT1_DM1
#define Mass_Air_Voltage_Output__DM2 CYREG_PRT1_DM2
#define Mass_Air_Voltage_Output__DR CYREG_PRT1_DR
#define Mass_Air_Voltage_Output__INP_DIS CYREG_PRT1_INP_DIS
#define Mass_Air_Voltage_Output__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Mass_Air_Voltage_Output__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Mass_Air_Voltage_Output__LCD_EN CYREG_PRT1_LCD_EN
#define Mass_Air_Voltage_Output__MASK 0x80u
#define Mass_Air_Voltage_Output__PORT 1u
#define Mass_Air_Voltage_Output__PRT CYREG_PRT1_PRT
#define Mass_Air_Voltage_Output__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Mass_Air_Voltage_Output__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Mass_Air_Voltage_Output__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Mass_Air_Voltage_Output__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Mass_Air_Voltage_Output__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Mass_Air_Voltage_Output__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Mass_Air_Voltage_Output__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Mass_Air_Voltage_Output__PS CYREG_PRT1_PS
#define Mass_Air_Voltage_Output__SHIFT 7u
#define Mass_Air_Voltage_Output__SLW CYREG_PRT1_SLW

/* Opamp_1_ABuf */
#define Opamp_1_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x02u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x02u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP1_TR1

/* PWM_1_FANCONTROLLER */
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB03_A0
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB03_A1
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB03_D0
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB03_D1
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB03_F0
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB03_F1
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* Rref */
#define Rref_and_thermistor_between__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Rref_and_thermistor_between__0__MASK 0x08u
#define Rref_and_thermistor_between__0__PC CYREG_PRT2_PC3
#define Rref_and_thermistor_between__0__PORT 2u
#define Rref_and_thermistor_between__0__SHIFT 3u
#define Rref_and_thermistor_between__AG CYREG_PRT2_AG
#define Rref_and_thermistor_between__AMUX CYREG_PRT2_AMUX
#define Rref_and_thermistor_between__BIE CYREG_PRT2_BIE
#define Rref_and_thermistor_between__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rref_and_thermistor_between__BYP CYREG_PRT2_BYP
#define Rref_and_thermistor_between__CTL CYREG_PRT2_CTL
#define Rref_and_thermistor_between__DM0 CYREG_PRT2_DM0
#define Rref_and_thermistor_between__DM1 CYREG_PRT2_DM1
#define Rref_and_thermistor_between__DM2 CYREG_PRT2_DM2
#define Rref_and_thermistor_between__DR CYREG_PRT2_DR
#define Rref_and_thermistor_between__INP_DIS CYREG_PRT2_INP_DIS
#define Rref_and_thermistor_between__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rref_and_thermistor_between__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rref_and_thermistor_between__LCD_EN CYREG_PRT2_LCD_EN
#define Rref_and_thermistor_between__MASK 0x08u
#define Rref_and_thermistor_between__PORT 2u
#define Rref_and_thermistor_between__PRT CYREG_PRT2_PRT
#define Rref_and_thermistor_between__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rref_and_thermistor_between__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rref_and_thermistor_between__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rref_and_thermistor_between__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rref_and_thermistor_between__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rref_and_thermistor_between__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rref_and_thermistor_between__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rref_and_thermistor_between__PS CYREG_PRT2_PS
#define Rref_and_thermistor_between__SHIFT 3u
#define Rref_and_thermistor_between__SLW CYREG_PRT2_SLW
#define Rref10Kpin1__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Rref10Kpin1__0__MASK 0x20u
#define Rref10Kpin1__0__PC CYREG_PRT2_PC5
#define Rref10Kpin1__0__PORT 2u
#define Rref10Kpin1__0__SHIFT 5u
#define Rref10Kpin1__AG CYREG_PRT2_AG
#define Rref10Kpin1__AMUX CYREG_PRT2_AMUX
#define Rref10Kpin1__BIE CYREG_PRT2_BIE
#define Rref10Kpin1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rref10Kpin1__BYP CYREG_PRT2_BYP
#define Rref10Kpin1__CTL CYREG_PRT2_CTL
#define Rref10Kpin1__DM0 CYREG_PRT2_DM0
#define Rref10Kpin1__DM1 CYREG_PRT2_DM1
#define Rref10Kpin1__DM2 CYREG_PRT2_DM2
#define Rref10Kpin1__DR CYREG_PRT2_DR
#define Rref10Kpin1__INP_DIS CYREG_PRT2_INP_DIS
#define Rref10Kpin1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rref10Kpin1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rref10Kpin1__LCD_EN CYREG_PRT2_LCD_EN
#define Rref10Kpin1__MASK 0x20u
#define Rref10Kpin1__PORT 2u
#define Rref10Kpin1__PRT CYREG_PRT2_PRT
#define Rref10Kpin1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rref10Kpin1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rref10Kpin1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rref10Kpin1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rref10Kpin1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rref10Kpin1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rref10Kpin1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rref10Kpin1__PS CYREG_PRT2_PS
#define Rref10Kpin1__SHIFT 5u
#define Rref10Kpin1__SLW CYREG_PRT2_SLW

/* Spare_1 */
#define Spare_1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Spare_1__0__MASK 0x10u
#define Spare_1__0__PC CYREG_PRT1_PC4
#define Spare_1__0__PORT 1u
#define Spare_1__0__SHIFT 4u
#define Spare_1__AG CYREG_PRT1_AG
#define Spare_1__AMUX CYREG_PRT1_AMUX
#define Spare_1__BIE CYREG_PRT1_BIE
#define Spare_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Spare_1__BYP CYREG_PRT1_BYP
#define Spare_1__CTL CYREG_PRT1_CTL
#define Spare_1__DM0 CYREG_PRT1_DM0
#define Spare_1__DM1 CYREG_PRT1_DM1
#define Spare_1__DM2 CYREG_PRT1_DM2
#define Spare_1__DR CYREG_PRT1_DR
#define Spare_1__INP_DIS CYREG_PRT1_INP_DIS
#define Spare_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Spare_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Spare_1__LCD_EN CYREG_PRT1_LCD_EN
#define Spare_1__MASK 0x10u
#define Spare_1__PORT 1u
#define Spare_1__PRT CYREG_PRT1_PRT
#define Spare_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Spare_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Spare_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Spare_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Spare_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Spare_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Spare_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Spare_1__PS CYREG_PRT1_PS
#define Spare_1__SHIFT 4u
#define Spare_1__SLW CYREG_PRT1_SLW

/* Spare_2 */
#define Spare_2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Spare_2__0__MASK 0x20u
#define Spare_2__0__PC CYREG_PRT1_PC5
#define Spare_2__0__PORT 1u
#define Spare_2__0__SHIFT 5u
#define Spare_2__AG CYREG_PRT1_AG
#define Spare_2__AMUX CYREG_PRT1_AMUX
#define Spare_2__BIE CYREG_PRT1_BIE
#define Spare_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Spare_2__BYP CYREG_PRT1_BYP
#define Spare_2__CTL CYREG_PRT1_CTL
#define Spare_2__DM0 CYREG_PRT1_DM0
#define Spare_2__DM1 CYREG_PRT1_DM1
#define Spare_2__DM2 CYREG_PRT1_DM2
#define Spare_2__DR CYREG_PRT1_DR
#define Spare_2__INP_DIS CYREG_PRT1_INP_DIS
#define Spare_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Spare_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Spare_2__LCD_EN CYREG_PRT1_LCD_EN
#define Spare_2__MASK 0x20u
#define Spare_2__PORT 1u
#define Spare_2__PRT CYREG_PRT1_PRT
#define Spare_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Spare_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Spare_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Spare_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Spare_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Spare_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Spare_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Spare_2__PS CYREG_PRT1_PS
#define Spare_2__SHIFT 5u
#define Spare_2__SLW CYREG_PRT1_SLW

/* Temp_Checker */
#define Temp_Checker__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Temp_Checker__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Temp_Checker__INTC_MASK 0x01u
#define Temp_Checker__INTC_NUMBER 0u
#define Temp_Checker__INTC_PRIOR_NUM 7u
#define Temp_Checker__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Temp_Checker__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Temp_Checker__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Thermoster_Vss */
#define Thermoster_Vss__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Thermoster_Vss__0__MASK 0x04u
#define Thermoster_Vss__0__PC CYREG_PRT2_PC2
#define Thermoster_Vss__0__PORT 2u
#define Thermoster_Vss__0__SHIFT 2u
#define Thermoster_Vss__AG CYREG_PRT2_AG
#define Thermoster_Vss__AMUX CYREG_PRT2_AMUX
#define Thermoster_Vss__BIE CYREG_PRT2_BIE
#define Thermoster_Vss__BIT_MASK CYREG_PRT2_BIT_MASK
#define Thermoster_Vss__BYP CYREG_PRT2_BYP
#define Thermoster_Vss__CTL CYREG_PRT2_CTL
#define Thermoster_Vss__DM0 CYREG_PRT2_DM0
#define Thermoster_Vss__DM1 CYREG_PRT2_DM1
#define Thermoster_Vss__DM2 CYREG_PRT2_DM2
#define Thermoster_Vss__DR CYREG_PRT2_DR
#define Thermoster_Vss__INP_DIS CYREG_PRT2_INP_DIS
#define Thermoster_Vss__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Thermoster_Vss__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Thermoster_Vss__LCD_EN CYREG_PRT2_LCD_EN
#define Thermoster_Vss__MASK 0x04u
#define Thermoster_Vss__PORT 2u
#define Thermoster_Vss__PRT CYREG_PRT2_PRT
#define Thermoster_Vss__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Thermoster_Vss__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Thermoster_Vss__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Thermoster_Vss__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Thermoster_Vss__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Thermoster_Vss__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Thermoster_Vss__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Thermoster_Vss__PS CYREG_PRT2_PS
#define Thermoster_Vss__SHIFT 2u
#define Thermoster_Vss__SLW CYREG_PRT2_SLW

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* Timer_Sytem */
#define Timer_Sytem_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Sytem_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Sytem_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Timer_Sytem_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define Timer_Sytem_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Sytem_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Sytem_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Sytem_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Sytem_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_Sytem_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define Timer_Sytem_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Timer_Sytem_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB11_F1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB12_A0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB12_A1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB12_D0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB12_D1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB12_F0
#define Timer_Sytem_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB12_F1

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC3_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC3_TST

/* isr_CKP_counter */
#define isr_CKP_counter__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_CKP_counter__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_CKP_counter__INTC_MASK 0x02u
#define isr_CKP_counter__INTC_NUMBER 1u
#define isr_CKP_counter__INTC_PRIOR_NUM 7u
#define isr_CKP_counter__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_CKP_counter__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_CKP_counter__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Not_Runing */
#define isr_Not_Runing__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Not_Runing__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Not_Runing__INTC_MASK 0x04u
#define isr_Not_Runing__INTC_NUMBER 2u
#define isr_Not_Runing__INTC_PRIOR_NUM 7u
#define isr_Not_Runing__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_Not_Runing__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Not_Runing__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* mass_air */
#define mass_air__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define mass_air__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define mass_air__INTC_MASK 0x08u
#define mass_air__INTC_NUMBER 3u
#define mass_air__INTC_PRIOR_NUM 7u
#define mass_air__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define mass_air__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define mass_air__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x01u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x02u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x02u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE6
#define Dedicated_Output__MASK 0x40u
#define Dedicated_Output__PC CYREG_PRT3_PC6
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 6u
#define DMA_CHANNELS_USED__MASK0 0x0000000Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
