{
  "design": {
    "design_info": {
      "boundary_crc": "0x6EEC5D0F0AF60311",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project.gen/sources_1/bd/bd_0",
      "name": "bd_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "hls_inst": ""
    },
    "interface_ports": {
      "ap_ctrl": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:acc_handshake_rtl:1.0"
      }
    },
    "ports": {
      "ap_return": {
        "type": "data",
        "direction": "O",
        "left": "63",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "p": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "p_11": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "p_13": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "p_9": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "hls_inst": {
        "vlnv": "xilinx.com:hls:fn1:1.0",
        "xci_name": "bd_0_hls_inst_0",
        "xci_path": "ip/bd_0_hls_inst_0/bd_0_hls_inst_0.xci",
        "inst_hier_path": "hls_inst"
      }
    },
    "interface_nets": {
      "ap_ctrl_0_1": {
        "interface_ports": [
          "ap_ctrl",
          "hls_inst/ap_ctrl"
        ]
      }
    },
    "nets": {
      "hls_inst_ap_return": {
        "ports": [
          "hls_inst/ap_return",
          "ap_return"
        ]
      },
      "p_0_1": {
        "ports": [
          "p",
          "hls_inst/p"
        ]
      },
      "p_11_0_1": {
        "ports": [
          "p_11",
          "hls_inst/p_11"
        ]
      },
      "p_13_0_1": {
        "ports": [
          "p_13",
          "hls_inst/p_13"
        ]
      },
      "p_9_0_1": {
        "ports": [
          "p_9",
          "hls_inst/p_9"
        ]
      }
    }
  }
}