/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 14 13:58:47 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_HIF_H__
#define BCHP_HIF_H__

/***************************************************************************
 *HIF - Host Interface Registers
 ***************************************************************************/
#define BCHP_HIF_SFT_RST0                        0x40 /* Software Reset Control Register */
#define BCHP_HIF_SFT_RST1                        0x41 /* Software Reset Control Register */
#define BCHP_HIF_SFT_RST2                        0x42 /* Software Reset Control Register */
#define BCHP_HIF_RST_LOCK_OVR                    0x43 /* Reset Lock Gating Override */
#define BCHP_HIF_PWRDN                           0x44 /* Power Down Control Register */
#define BCHP_HIF_MEM_CTRL                        0x45 /* Memory Power Control Register */
#define BCHP_HIF_OSC_LDO_CTRL                    0x46 /* XTAL Oscillator LDO Control */
#define BCHP_HIF_OSC_BIAS_CTRL                   0x47 /* XTAL Oscillator Bias Control */
#define BCHP_HIF_OSC_CML_CTRL                    0x48 /* XTAL Oscillator CML Control */
#define BCHP_HIF_OSC_MISC_CTRL                   0x49 /* XTAL Oscillator Bias Control */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS       0x4a /* XTAL Oscillator Stap Override Control for xcore_bias */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS         0x4b /* XTAL Oscillator Stap Override Control for highpass */
#define BCHP_HIF_REG_PLL_RST                     0x4c /* Register PLL Reset Control */
#define BCHP_HIF_REG_PLL_PDIV                    0x4d /* Register PLL PDIV Divider Control */
#define BCHP_HIF_REG_PLL_NDIV_INT                0x4e /* Register PLL NDIV_INT Divider Control */
#define BCHP_HIF_REG_PLL_MDIV_CLK_108            0x4f /* Register PLL 108 MHz Clock Divider Control */
#define BCHP_HIF_REG_PLL_MDIV_CLK_054            0x50 /* Register PLL 54 MHz Clock Divider Control */
#define BCHP_HIF_REG_PLL_MDIV_CLK_216            0x51 /* Register PLL 126 MHz Clock Divider Control */
#define BCHP_HIF_REG_PLL_MDEL_CLK_108            0x52 /* Register PLL Output Delay Control */
#define BCHP_HIF_REG_PLL_MDEL_CLK_054            0x53 /* Register PLL Output Delay Control */
#define BCHP_HIF_REG_PLL_MDEL_CLK_216            0x54 /* Register PLL Output Delay Control */
#define BCHP_HIF_REG_PLL_MISC_CLK_108            0x55 /* Register PLL 108 MHz Clock Miscellaneous Control */
#define BCHP_HIF_REG_PLL_MISC_CLK_054            0x56 /* Register PLL 54 MHz Clock Miscellaneous Control */
#define BCHP_HIF_REG_PLL_MISC_CLK_216            0x57 /* Register PLL 216 MHz Clock Miscellaneous Control */
#define BCHP_HIF_REG_PLL_GAIN_KA                 0x58 /* Register PLL Ka Gain Control */
#define BCHP_HIF_REG_PLL_GAIN_KI                 0x59 /* Register PLL Ki Gain Control */
#define BCHP_HIF_REG_PLL_GAIN_KP                 0x5a /* Register PLL Kp Gain Control */
#define BCHP_HIF_REG_PLL_DCO_BYP_EN              0x5b /* Register PLL DCO Bypass Enable Control */
#define BCHP_HIF_REG_PLL_DCO_CTRL1               0x5c /* Register PLL DCO Control */
#define BCHP_HIF_REG_PLL_DCO_CTRL0               0x5d /* Register PLL DCO Control */
#define BCHP_HIF_REG_PLL_FB_EN                   0x5e /* Register PLL Feedback Enable Control */
#define BCHP_HIF_REG_PLL_FB_OFFSET1              0x5f /* Register PLL Feedback Offset Control */
#define BCHP_HIF_REG_PLL_FB_OFFSET0              0x60 /* Register PLL Feedback Offset Control */
#define BCHP_HIF_REG_PLL_SS_CTRL                 0x61 /* System PLL Spread Spectrum Control */
#define BCHP_HIF_REG_PLL_SS_STEP1                0x62 /* System PLL Spread Spectrum Step Size Control */
#define BCHP_HIF_REG_PLL_SS_STEP0                0x63 /* System PLL Spread Spectrum Step Size Control */
#define BCHP_HIF_REG_PLL_SS_LIMIT3               0x64 /* System PLL Spread Spectrum Limit Control */
#define BCHP_HIF_REG_PLL_SS_LIMIT2               0x65 /* System PLL Spread Spectrum Limit Control */
#define BCHP_HIF_REG_PLL_SS_LIMIT1               0x66 /* System PLL Spread Spectrum Limit Control */
#define BCHP_HIF_REG_PLL_SS_LIMIT0               0x67 /* System PLL Spread Spectrum Limit Control */
#define BCHP_HIF_REG_PLL_MISC_CTRL1              0x68 /* Register PLL Miscellaneous Control */
#define BCHP_HIF_REG_PLL_MISC_CTRL0              0x69 /* Register PLL Miscellaneous Control */
#define BCHP_HIF_REG_PLL_STAT_CTRL               0x6a /* Register PLL Status Control */
#define BCHP_HIF_REG_PLL_STATUS2                 0x6b /* Register PLL Status */
#define BCHP_HIF_REG_PLL_STATUS1                 0x6c /* Register PLL Status */
#define BCHP_HIF_REG_PLL_STATUS0                 0x6d /* Register PLL Status */
#define BCHP_HIF_REG_CLK_EN                      0x6e /* Register Clock Enable */
#define BCHP_HIF_MISC_CTRL                       0x6f /* Miscellaneous Control */
#define BCHP_HIF_PIN_STRAP2                      0x70 /* Pin Strap Read Control Register */
#define BCHP_HIF_PIN_STRAP1                      0x71 /* Pin Strap Read Control Register */
#define BCHP_HIF_PIN_STRAP0                      0x72 /* Pin Strap Read Control Register */
#define BCHP_HIF_SPARE3                          0x73 /* Spare Register */
#define BCHP_HIF_SPARE2                          0x74 /* Spare Register */
#define BCHP_HIF_SPARE1                          0x75 /* Spare Register */
#define BCHP_HIF_SPARE0                          0x76 /* Spare Register */
#define BCHP_HIF_SFT3                            0x77 /* Software Register */
#define BCHP_HIF_SFT2                            0x78 /* Software Register */
#define BCHP_HIF_SFT1                            0x79 /* Software Register */
#define BCHP_HIF_SFT0                            0x7a /* Software Register */

/***************************************************************************
 *SFT_RST0 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST0 :: RSVD_1 [07:05] */
#define BCHP_HIF_SFT_RST0_RSVD_1_MASK                              0xe0
#define BCHP_HIF_SFT_RST0_RSVD_1_SHIFT                             5
#define BCHP_HIF_SFT_RST0_RSVD_1_DEFAULT                           0x00

/* HIF :: SFT_RST0 :: RSVD_0 [04:04] */
#define BCHP_HIF_SFT_RST0_RSVD_0_MASK                              0x10
#define BCHP_HIF_SFT_RST0_RSVD_0_SHIFT                             4
#define BCHP_HIF_SFT_RST0_RSVD_0_DEFAULT                           0x00

/* HIF :: SFT_RST0 :: FSK [03:03] */
#define BCHP_HIF_SFT_RST0_FSK_MASK                                 0x08
#define BCHP_HIF_SFT_RST0_FSK_SHIFT                                3
#define BCHP_HIF_SFT_RST0_FSK_DEFAULT                              0x00

/* HIF :: SFT_RST0 :: CG [02:02] */
#define BCHP_HIF_SFT_RST0_CG_MASK                                  0x04
#define BCHP_HIF_SFT_RST0_CG_SHIFT                                 2
#define BCHP_HIF_SFT_RST0_CG_DEFAULT                               0x00

/* HIF :: SFT_RST0 :: PERIPH [01:01] */
#define BCHP_HIF_SFT_RST0_PERIPH_MASK                              0x02
#define BCHP_HIF_SFT_RST0_PERIPH_SHIFT                             1
#define BCHP_HIF_SFT_RST0_PERIPH_DEFAULT                           0x00

/* HIF :: SFT_RST0 :: LEAP [00:00] */
#define BCHP_HIF_SFT_RST0_LEAP_MASK                                0x01
#define BCHP_HIF_SFT_RST0_LEAP_SHIFT                               0
#define BCHP_HIF_SFT_RST0_LEAP_DEFAULT                             0x00

/***************************************************************************
 *SFT_RST1 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST1 :: RSVD_1 [07:07] */
#define BCHP_HIF_SFT_RST1_RSVD_1_MASK                              0x80
#define BCHP_HIF_SFT_RST1_RSVD_1_SHIFT                             7
#define BCHP_HIF_SFT_RST1_RSVD_1_DEFAULT                           0x00

/* HIF :: SFT_RST1 :: RSVD_0 [06:06] */
#define BCHP_HIF_SFT_RST1_RSVD_0_MASK                              0x40
#define BCHP_HIF_SFT_RST1_RSVD_0_SHIFT                             6
#define BCHP_HIF_SFT_RST1_RSVD_0_DEFAULT                           0x00

/* HIF :: SFT_RST1 :: CHAN [05:05] */
#define BCHP_HIF_SFT_RST1_CHAN_MASK                                0x20
#define BCHP_HIF_SFT_RST1_CHAN_SHIFT                               5
#define BCHP_HIF_SFT_RST1_CHAN_DEFAULT                             0x00

/* HIF :: SFT_RST1 :: AIF_REF [04:04] */
#define BCHP_HIF_SFT_RST1_AIF_REF_MASK                             0x10
#define BCHP_HIF_SFT_RST1_AIF_REF_SHIFT                            4
#define BCHP_HIF_SFT_RST1_AIF_REF_DEFAULT                          0x00

/* HIF :: SFT_RST1 :: AIF3 [03:03] */
#define BCHP_HIF_SFT_RST1_AIF3_MASK                                0x08
#define BCHP_HIF_SFT_RST1_AIF3_SHIFT                               3
#define BCHP_HIF_SFT_RST1_AIF3_DEFAULT                             0x00

/* HIF :: SFT_RST1 :: AIF2 [02:02] */
#define BCHP_HIF_SFT_RST1_AIF2_MASK                                0x04
#define BCHP_HIF_SFT_RST1_AIF2_SHIFT                               2
#define BCHP_HIF_SFT_RST1_AIF2_DEFAULT                             0x00

/* HIF :: SFT_RST1 :: AIF1 [01:01] */
#define BCHP_HIF_SFT_RST1_AIF1_MASK                                0x02
#define BCHP_HIF_SFT_RST1_AIF1_SHIFT                               1
#define BCHP_HIF_SFT_RST1_AIF1_DEFAULT                             0x00

/* HIF :: SFT_RST1 :: AIF0 [00:00] */
#define BCHP_HIF_SFT_RST1_AIF0_MASK                                0x01
#define BCHP_HIF_SFT_RST1_AIF0_SHIFT                               0
#define BCHP_HIF_SFT_RST1_AIF0_DEFAULT                             0x00

/***************************************************************************
 *SFT_RST2 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST2 :: SDS7 [07:07] */
#define BCHP_HIF_SFT_RST2_SDS7_MASK                                0x80
#define BCHP_HIF_SFT_RST2_SDS7_SHIFT                               7
#define BCHP_HIF_SFT_RST2_SDS7_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS6 [06:06] */
#define BCHP_HIF_SFT_RST2_SDS6_MASK                                0x40
#define BCHP_HIF_SFT_RST2_SDS6_SHIFT                               6
#define BCHP_HIF_SFT_RST2_SDS6_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS5 [05:05] */
#define BCHP_HIF_SFT_RST2_SDS5_MASK                                0x20
#define BCHP_HIF_SFT_RST2_SDS5_SHIFT                               5
#define BCHP_HIF_SFT_RST2_SDS5_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS4 [04:04] */
#define BCHP_HIF_SFT_RST2_SDS4_MASK                                0x10
#define BCHP_HIF_SFT_RST2_SDS4_SHIFT                               4
#define BCHP_HIF_SFT_RST2_SDS4_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS3 [03:03] */
#define BCHP_HIF_SFT_RST2_SDS3_MASK                                0x08
#define BCHP_HIF_SFT_RST2_SDS3_SHIFT                               3
#define BCHP_HIF_SFT_RST2_SDS3_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS2 [02:02] */
#define BCHP_HIF_SFT_RST2_SDS2_MASK                                0x04
#define BCHP_HIF_SFT_RST2_SDS2_SHIFT                               2
#define BCHP_HIF_SFT_RST2_SDS2_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS1 [01:01] */
#define BCHP_HIF_SFT_RST2_SDS1_MASK                                0x02
#define BCHP_HIF_SFT_RST2_SDS1_SHIFT                               1
#define BCHP_HIF_SFT_RST2_SDS1_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS0 [00:00] */
#define BCHP_HIF_SFT_RST2_SDS0_MASK                                0x01
#define BCHP_HIF_SFT_RST2_SDS0_SHIFT                               0
#define BCHP_HIF_SFT_RST2_SDS0_DEFAULT                             0x00

/***************************************************************************
 *RST_LOCK_OVR - Reset Lock Gating Override
 ***************************************************************************/
/* HIF :: RST_LOCK_OVR :: RSVD_1 [07:06] */
#define BCHP_HIF_RST_LOCK_OVR_RSVD_1_MASK                          0xc0
#define BCHP_HIF_RST_LOCK_OVR_RSVD_1_SHIFT                         6
#define BCHP_HIF_RST_LOCK_OVR_RSVD_1_DEFAULT                       0x00

/* HIF :: RST_LOCK_OVR :: RSVD [05:05] */
#define BCHP_HIF_RST_LOCK_OVR_RSVD_MASK                            0x20
#define BCHP_HIF_RST_LOCK_OVR_RSVD_SHIFT                           5
#define BCHP_HIF_RST_LOCK_OVR_RSVD_DEFAULT                         0x00

/* HIF :: RST_LOCK_OVR :: LEAP [04:04] */
#define BCHP_HIF_RST_LOCK_OVR_LEAP_MASK                            0x10
#define BCHP_HIF_RST_LOCK_OVR_LEAP_SHIFT                           4
#define BCHP_HIF_RST_LOCK_OVR_LEAP_DEFAULT                         0x00

/* HIF :: RST_LOCK_OVR :: LO2_PLL [03:03] */
#define BCHP_HIF_RST_LOCK_OVR_LO2_PLL_MASK                         0x08
#define BCHP_HIF_RST_LOCK_OVR_LO2_PLL_SHIFT                        3
#define BCHP_HIF_RST_LOCK_OVR_LO2_PLL_DEFAULT                      0x00

/* HIF :: RST_LOCK_OVR :: LO1_PLL [02:02] */
#define BCHP_HIF_RST_LOCK_OVR_LO1_PLL_MASK                         0x04
#define BCHP_HIF_RST_LOCK_OVR_LO1_PLL_SHIFT                        2
#define BCHP_HIF_RST_LOCK_OVR_LO1_PLL_DEFAULT                      0x00

/* HIF :: RST_LOCK_OVR :: ANA_PLL [01:01] */
#define BCHP_HIF_RST_LOCK_OVR_ANA_PLL_MASK                         0x02
#define BCHP_HIF_RST_LOCK_OVR_ANA_PLL_SHIFT                        1
#define BCHP_HIF_RST_LOCK_OVR_ANA_PLL_DEFAULT                      0x00

/* HIF :: RST_LOCK_OVR :: SYS_PLL [00:00] */
#define BCHP_HIF_RST_LOCK_OVR_SYS_PLL_MASK                         0x01
#define BCHP_HIF_RST_LOCK_OVR_SYS_PLL_SHIFT                        0
#define BCHP_HIF_RST_LOCK_OVR_SYS_PLL_DEFAULT                      0x00

/***************************************************************************
 *PWRDN - Power Down Control Register
 ***************************************************************************/
/* HIF :: PWRDN :: PWRDN_07 [07:07] */
#define BCHP_HIF_PWRDN_PWRDN_07_MASK                               0x80
#define BCHP_HIF_PWRDN_PWRDN_07_SHIFT                              7
#define BCHP_HIF_PWRDN_PWRDN_07_DEFAULT                            0x00

/* HIF :: PWRDN :: PWRDN_06 [06:06] */
#define BCHP_HIF_PWRDN_PWRDN_06_MASK                               0x40
#define BCHP_HIF_PWRDN_PWRDN_06_SHIFT                              6
#define BCHP_HIF_PWRDN_PWRDN_06_DEFAULT                            0x00

/* HIF :: PWRDN :: PWRDN_05 [05:05] */
#define BCHP_HIF_PWRDN_PWRDN_05_MASK                               0x20
#define BCHP_HIF_PWRDN_PWRDN_05_SHIFT                              5
#define BCHP_HIF_PWRDN_PWRDN_05_DEFAULT                            0x00

/* HIF :: PWRDN :: PWRDN_04 [04:04] */
#define BCHP_HIF_PWRDN_PWRDN_04_MASK                               0x10
#define BCHP_HIF_PWRDN_PWRDN_04_SHIFT                              4
#define BCHP_HIF_PWRDN_PWRDN_04_DEFAULT                            0x00

/* HIF :: PWRDN :: PWRDN_03 [03:03] */
#define BCHP_HIF_PWRDN_PWRDN_03_MASK                               0x08
#define BCHP_HIF_PWRDN_PWRDN_03_SHIFT                              3
#define BCHP_HIF_PWRDN_PWRDN_03_DEFAULT                            0x00

/* HIF :: PWRDN :: OSC_LDO [02:02] */
#define BCHP_HIF_PWRDN_OSC_LDO_MASK                                0x04
#define BCHP_HIF_PWRDN_OSC_LDO_SHIFT                               2
#define BCHP_HIF_PWRDN_OSC_LDO_DEFAULT                             0x00

/* HIF :: PWRDN :: OSC_XTAL [01:01] */
#define BCHP_HIF_PWRDN_OSC_XTAL_MASK                               0x02
#define BCHP_HIF_PWRDN_OSC_XTAL_SHIFT                              1
#define BCHP_HIF_PWRDN_OSC_XTAL_DEFAULT                            0x00

/* HIF :: PWRDN :: REG_PLL [00:00] */
#define BCHP_HIF_PWRDN_REG_PLL_MASK                                0x01
#define BCHP_HIF_PWRDN_REG_PLL_SHIFT                               0
#define BCHP_HIF_PWRDN_REG_PLL_DEFAULT                             0x00

/***************************************************************************
 *MEM_CTRL - Memory Power Control Register
 ***************************************************************************/
/* HIF :: MEM_CTRL :: RSVD [07:04] */
#define BCHP_HIF_MEM_CTRL_RSVD_MASK                                0xf0
#define BCHP_HIF_MEM_CTRL_RSVD_SHIFT                               4
#define BCHP_HIF_MEM_CTRL_RSVD_DEFAULT                             0x00

/* HIF :: MEM_CTRL :: ROM_STBY_LEAP [03:03] */
#define BCHP_HIF_MEM_CTRL_ROM_STBY_LEAP_MASK                       0x08
#define BCHP_HIF_MEM_CTRL_ROM_STBY_LEAP_SHIFT                      3
#define BCHP_HIF_MEM_CTRL_ROM_STBY_LEAP_DEFAULT                    0x00

/* HIF :: MEM_CTRL :: RAM_STBY_LEAP [02:02] */
#define BCHP_HIF_MEM_CTRL_RAM_STBY_LEAP_MASK                       0x04
#define BCHP_HIF_MEM_CTRL_RAM_STBY_LEAP_SHIFT                      2
#define BCHP_HIF_MEM_CTRL_RAM_STBY_LEAP_DEFAULT                    0x00

/* HIF :: MEM_CTRL :: PSM_LEAP [01:00] */
#define BCHP_HIF_MEM_CTRL_PSM_LEAP_MASK                            0x03
#define BCHP_HIF_MEM_CTRL_PSM_LEAP_SHIFT                           0
#define BCHP_HIF_MEM_CTRL_PSM_LEAP_DEFAULT                         0x00

/***************************************************************************
 *OSC_LDO_CTRL - XTAL Oscillator LDO Control
 ***************************************************************************/
/* HIF :: OSC_LDO_CTRL :: RSVD [07:02] */
#define BCHP_HIF_OSC_LDO_CTRL_RSVD_MASK                            0xfc
#define BCHP_HIF_OSC_LDO_CTRL_RSVD_SHIFT                           2
#define BCHP_HIF_OSC_LDO_CTRL_RSVD_DEFAULT                         0x00

/* HIF :: OSC_LDO_CTRL :: OUTPUT [01:00] */
#define BCHP_HIF_OSC_LDO_CTRL_OUTPUT_MASK                          0x03
#define BCHP_HIF_OSC_LDO_CTRL_OUTPUT_SHIFT                         0
#define BCHP_HIF_OSC_LDO_CTRL_OUTPUT_DEFAULT                       0x01

/***************************************************************************
 *OSC_BIAS_CTRL - XTAL Oscillator Bias Control
 ***************************************************************************/
/* HIF :: OSC_BIAS_CTRL :: RSVD_1 [07:07] */
#define BCHP_HIF_OSC_BIAS_CTRL_RSVD_1_MASK                         0x80
#define BCHP_HIF_OSC_BIAS_CTRL_RSVD_1_SHIFT                        7
#define BCHP_HIF_OSC_BIAS_CTRL_RSVD_1_DEFAULT                      0x00

/* HIF :: OSC_BIAS_CTRL :: D2C [06:04] */
#define BCHP_HIF_OSC_BIAS_CTRL_D2C_MASK                            0x70
#define BCHP_HIF_OSC_BIAS_CTRL_D2C_SHIFT                           4
#define BCHP_HIF_OSC_BIAS_CTRL_D2C_DEFAULT                         0x04

/* HIF :: OSC_BIAS_CTRL :: RSVD_0 [03:03] */
#define BCHP_HIF_OSC_BIAS_CTRL_RSVD_0_MASK                         0x08
#define BCHP_HIF_OSC_BIAS_CTRL_RSVD_0_SHIFT                        3
#define BCHP_HIF_OSC_BIAS_CTRL_RSVD_0_DEFAULT                      0x00

/* HIF :: OSC_BIAS_CTRL :: MASTER [02:00] */
#define BCHP_HIF_OSC_BIAS_CTRL_MASTER_MASK                         0x07
#define BCHP_HIF_OSC_BIAS_CTRL_MASTER_SHIFT                        0
#define BCHP_HIF_OSC_BIAS_CTRL_MASTER_DEFAULT                      0x05

/***************************************************************************
 *OSC_CML_CTRL - XTAL Oscillator CML Control
 ***************************************************************************/
/* HIF :: OSC_CML_CTRL :: RSVD_1 [07:05] */
#define BCHP_HIF_OSC_CML_CTRL_RSVD_1_MASK                          0xe0
#define BCHP_HIF_OSC_CML_CTRL_RSVD_1_SHIFT                         5
#define BCHP_HIF_OSC_CML_CTRL_RSVD_1_DEFAULT                       0x00

/* HIF :: OSC_CML_CTRL :: CUR [04:04] */
#define BCHP_HIF_OSC_CML_CTRL_CUR_MASK                             0x10
#define BCHP_HIF_OSC_CML_CTRL_CUR_SHIFT                            4
#define BCHP_HIF_OSC_CML_CTRL_CUR_DEFAULT                          0x00

/* HIF :: OSC_CML_CTRL :: RSVD_0 [03:02] */
#define BCHP_HIF_OSC_CML_CTRL_RSVD_0_MASK                          0x0c
#define BCHP_HIF_OSC_CML_CTRL_RSVD_0_SHIFT                         2
#define BCHP_HIF_OSC_CML_CTRL_RSVD_0_DEFAULT                       0x00

/* HIF :: OSC_CML_CTRL :: DRIVE [01:00] */
#define BCHP_HIF_OSC_CML_CTRL_DRIVE_MASK                           0x03
#define BCHP_HIF_OSC_CML_CTRL_DRIVE_SHIFT                          0
#define BCHP_HIF_OSC_CML_CTRL_DRIVE_DEFAULT                        0x01

/***************************************************************************
 *OSC_MISC_CTRL - XTAL Oscillator Bias Control
 ***************************************************************************/
/* HIF :: OSC_MISC_CTRL :: RSVD_0 [07:01] */
#define BCHP_HIF_OSC_MISC_CTRL_RSVD_0_MASK                         0xfe
#define BCHP_HIF_OSC_MISC_CTRL_RSVD_0_SHIFT                        1
#define BCHP_HIF_OSC_MISC_CTRL_RSVD_0_DEFAULT                      0x00

/* HIF :: OSC_MISC_CTRL :: LPG [00:00] */
#define BCHP_HIF_OSC_MISC_CTRL_LPG_MASK                            0x01
#define BCHP_HIF_OSC_MISC_CTRL_LPG_SHIFT                           0
#define BCHP_HIF_OSC_MISC_CTRL_LPG_DEFAULT                         0x00

/***************************************************************************
 *OSC_STRAP_OVRD_XCORE_BIAS - XTAL Oscillator Stap Override Control for xcore_bias
 ***************************************************************************/
/* HIF :: OSC_STRAP_OVRD_XCORE_BIAS :: RSVD_0 [07:05] */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_RSVD_0_MASK             0xe0
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_RSVD_0_SHIFT            5
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_RSVD_0_DEFAULT          0x00

/* HIF :: OSC_STRAP_OVRD_XCORE_BIAS :: EN [04:04] */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_EN_MASK                 0x10
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_EN_SHIFT                4
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_EN_DEFAULT              0x00

/* HIF :: OSC_STRAP_OVRD_XCORE_BIAS :: VAL [03:00] */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_VAL_MASK                0x0f
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_VAL_SHIFT               0
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_VAL_DEFAULT             0x04

/***************************************************************************
 *OSC_STRAP_OVRD_HIGHPASS - XTAL Oscillator Stap Override Control for highpass
 ***************************************************************************/
/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: RSVD_1 [07:05] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_1_MASK               0xe0
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_1_SHIFT              5
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_1_DEFAULT            0x00

/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: EN [04:04] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_EN_MASK                   0x10
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_EN_SHIFT                  4
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_EN_DEFAULT                0x00

/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: RSVD_0 [03:01] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_0_MASK               0x0e
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_0_SHIFT              1
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_0_DEFAULT            0x00

/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: VAL [00:00] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_VAL_MASK                  0x01
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_VAL_SHIFT                 0
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_VAL_DEFAULT               0x01

/***************************************************************************
 *REG_PLL_RST - Register PLL Reset Control
 ***************************************************************************/
/* HIF :: REG_PLL_RST :: RSVD_0 [07:02] */
#define BCHP_HIF_REG_PLL_RST_RSVD_0_MASK                           0xfc
#define BCHP_HIF_REG_PLL_RST_RSVD_0_SHIFT                          2
#define BCHP_HIF_REG_PLL_RST_RSVD_0_DEFAULT                        0x00

/* HIF :: REG_PLL_RST :: POST [01:01] */
#define BCHP_HIF_REG_PLL_RST_POST_MASK                             0x02
#define BCHP_HIF_REG_PLL_RST_POST_SHIFT                            1
#define BCHP_HIF_REG_PLL_RST_POST_DEFAULT                          0x00

/* HIF :: REG_PLL_RST :: GLOBAL [00:00] */
#define BCHP_HIF_REG_PLL_RST_GLOBAL_MASK                           0x01
#define BCHP_HIF_REG_PLL_RST_GLOBAL_SHIFT                          0
#define BCHP_HIF_REG_PLL_RST_GLOBAL_DEFAULT                        0x00

/***************************************************************************
 *REG_PLL_PDIV - Register PLL PDIV Divider Control
 ***************************************************************************/
/* HIF :: REG_PLL_PDIV :: RSVD [07:04] */
#define BCHP_HIF_REG_PLL_PDIV_RSVD_MASK                            0xf0
#define BCHP_HIF_REG_PLL_PDIV_RSVD_SHIFT                           4
#define BCHP_HIF_REG_PLL_PDIV_RSVD_DEFAULT                         0x00

/* HIF :: REG_PLL_PDIV :: DIV [03:00] */
#define BCHP_HIF_REG_PLL_PDIV_DIV_MASK                             0x0f
#define BCHP_HIF_REG_PLL_PDIV_DIV_SHIFT                            0
#define BCHP_HIF_REG_PLL_PDIV_DIV_DEFAULT                          0x02

/***************************************************************************
 *REG_PLL_NDIV_INT - Register PLL NDIV_INT Divider Control
 ***************************************************************************/
/* HIF :: REG_PLL_NDIV_INT :: DIV [07:00] */
#define BCHP_HIF_REG_PLL_NDIV_INT_DIV_MASK                         0xff
#define BCHP_HIF_REG_PLL_NDIV_INT_DIV_SHIFT                        0
#define BCHP_HIF_REG_PLL_NDIV_INT_DIV_DEFAULT                      0x50

/***************************************************************************
 *REG_PLL_MDIV_CLK_108 - Register PLL 108 MHz Clock Divider Control
 ***************************************************************************/
/* HIF :: REG_PLL_MDIV_CLK_108 :: DIV [07:00] */
#define BCHP_HIF_REG_PLL_MDIV_CLK_108_DIV_MASK                     0xff
#define BCHP_HIF_REG_PLL_MDIV_CLK_108_DIV_SHIFT                    0
#define BCHP_HIF_REG_PLL_MDIV_CLK_108_DIV_DEFAULT                  0x14

/***************************************************************************
 *REG_PLL_MDIV_CLK_054 - Register PLL 54 MHz Clock Divider Control
 ***************************************************************************/
/* HIF :: REG_PLL_MDIV_CLK_054 :: DIV [07:00] */
#define BCHP_HIF_REG_PLL_MDIV_CLK_054_DIV_MASK                     0xff
#define BCHP_HIF_REG_PLL_MDIV_CLK_054_DIV_SHIFT                    0
#define BCHP_HIF_REG_PLL_MDIV_CLK_054_DIV_DEFAULT                  0x28

/***************************************************************************
 *REG_PLL_MDIV_CLK_216 - Register PLL 126 MHz Clock Divider Control
 ***************************************************************************/
/* HIF :: REG_PLL_MDIV_CLK_216 :: DIV [07:00] */
#define BCHP_HIF_REG_PLL_MDIV_CLK_216_DIV_MASK                     0xff
#define BCHP_HIF_REG_PLL_MDIV_CLK_216_DIV_SHIFT                    0
#define BCHP_HIF_REG_PLL_MDIV_CLK_216_DIV_DEFAULT                  0x0a

/***************************************************************************
 *REG_PLL_MDEL_CLK_108 - Register PLL Output Delay Control
 ***************************************************************************/
/* HIF :: REG_PLL_MDEL_CLK_108 :: RSVD [07:03] */
#define BCHP_HIF_REG_PLL_MDEL_CLK_108_RSVD_MASK                    0xf8
#define BCHP_HIF_REG_PLL_MDEL_CLK_108_RSVD_SHIFT                   3
#define BCHP_HIF_REG_PLL_MDEL_CLK_108_RSVD_DEFAULT                 0x00

/* HIF :: REG_PLL_MDEL_CLK_108 :: DLY [02:00] */
#define BCHP_HIF_REG_PLL_MDEL_CLK_108_DLY_MASK                     0x07
#define BCHP_HIF_REG_PLL_MDEL_CLK_108_DLY_SHIFT                    0
#define BCHP_HIF_REG_PLL_MDEL_CLK_108_DLY_DEFAULT                  0x00

/***************************************************************************
 *REG_PLL_MDEL_CLK_054 - Register PLL Output Delay Control
 ***************************************************************************/
/* HIF :: REG_PLL_MDEL_CLK_054 :: RSVD [07:03] */
#define BCHP_HIF_REG_PLL_MDEL_CLK_054_RSVD_MASK                    0xf8
#define BCHP_HIF_REG_PLL_MDEL_CLK_054_RSVD_SHIFT                   3
#define BCHP_HIF_REG_PLL_MDEL_CLK_054_RSVD_DEFAULT                 0x00

/* HIF :: REG_PLL_MDEL_CLK_054 :: DLY [02:00] */
#define BCHP_HIF_REG_PLL_MDEL_CLK_054_DLY_MASK                     0x07
#define BCHP_HIF_REG_PLL_MDEL_CLK_054_DLY_SHIFT                    0
#define BCHP_HIF_REG_PLL_MDEL_CLK_054_DLY_DEFAULT                  0x00

/***************************************************************************
 *REG_PLL_MDEL_CLK_216 - Register PLL Output Delay Control
 ***************************************************************************/
/* HIF :: REG_PLL_MDEL_CLK_216 :: RSVD [07:03] */
#define BCHP_HIF_REG_PLL_MDEL_CLK_216_RSVD_MASK                    0xf8
#define BCHP_HIF_REG_PLL_MDEL_CLK_216_RSVD_SHIFT                   3
#define BCHP_HIF_REG_PLL_MDEL_CLK_216_RSVD_DEFAULT                 0x00

/* HIF :: REG_PLL_MDEL_CLK_216 :: DLY [02:00] */
#define BCHP_HIF_REG_PLL_MDEL_CLK_216_DLY_MASK                     0x07
#define BCHP_HIF_REG_PLL_MDEL_CLK_216_DLY_SHIFT                    0
#define BCHP_HIF_REG_PLL_MDEL_CLK_216_DLY_DEFAULT                  0x00

/***************************************************************************
 *REG_PLL_MISC_CLK_108 - Register PLL 108 MHz Clock Miscellaneous Control
 ***************************************************************************/
/* HIF :: REG_PLL_MISC_CLK_108 :: RSVD [07:03] */
#define BCHP_HIF_REG_PLL_MISC_CLK_108_RSVD_MASK                    0xf8
#define BCHP_HIF_REG_PLL_MISC_CLK_108_RSVD_SHIFT                   3
#define BCHP_HIF_REG_PLL_MISC_CLK_108_RSVD_DEFAULT                 0x00

/* HIF :: REG_PLL_MISC_CLK_108 :: LOAD_DIS [02:02] */
#define BCHP_HIF_REG_PLL_MISC_CLK_108_LOAD_DIS_MASK                0x04
#define BCHP_HIF_REG_PLL_MISC_CLK_108_LOAD_DIS_SHIFT               2
#define BCHP_HIF_REG_PLL_MISC_CLK_108_LOAD_DIS_DEFAULT             0x00

/* HIF :: REG_PLL_MISC_CLK_108 :: PWRUP [01:01] */
#define BCHP_HIF_REG_PLL_MISC_CLK_108_PWRUP_MASK                   0x02
#define BCHP_HIF_REG_PLL_MISC_CLK_108_PWRUP_SHIFT                  1
#define BCHP_HIF_REG_PLL_MISC_CLK_108_PWRUP_DEFAULT                0x01

/* HIF :: REG_PLL_MISC_CLK_108 :: EN [00:00] */
#define BCHP_HIF_REG_PLL_MISC_CLK_108_EN_MASK                      0x01
#define BCHP_HIF_REG_PLL_MISC_CLK_108_EN_SHIFT                     0
#define BCHP_HIF_REG_PLL_MISC_CLK_108_EN_DEFAULT                   0x01

/***************************************************************************
 *REG_PLL_MISC_CLK_054 - Register PLL 54 MHz Clock Miscellaneous Control
 ***************************************************************************/
/* HIF :: REG_PLL_MISC_CLK_054 :: RSVD [07:03] */
#define BCHP_HIF_REG_PLL_MISC_CLK_054_RSVD_MASK                    0xf8
#define BCHP_HIF_REG_PLL_MISC_CLK_054_RSVD_SHIFT                   3
#define BCHP_HIF_REG_PLL_MISC_CLK_054_RSVD_DEFAULT                 0x00

/* HIF :: REG_PLL_MISC_CLK_054 :: LOAD_DIS [02:02] */
#define BCHP_HIF_REG_PLL_MISC_CLK_054_LOAD_DIS_MASK                0x04
#define BCHP_HIF_REG_PLL_MISC_CLK_054_LOAD_DIS_SHIFT               2
#define BCHP_HIF_REG_PLL_MISC_CLK_054_LOAD_DIS_DEFAULT             0x00

/* HIF :: REG_PLL_MISC_CLK_054 :: PWRUP [01:01] */
#define BCHP_HIF_REG_PLL_MISC_CLK_054_PWRUP_MASK                   0x02
#define BCHP_HIF_REG_PLL_MISC_CLK_054_PWRUP_SHIFT                  1
#define BCHP_HIF_REG_PLL_MISC_CLK_054_PWRUP_DEFAULT                0x01

/* HIF :: REG_PLL_MISC_CLK_054 :: EN [00:00] */
#define BCHP_HIF_REG_PLL_MISC_CLK_054_EN_MASK                      0x01
#define BCHP_HIF_REG_PLL_MISC_CLK_054_EN_SHIFT                     0
#define BCHP_HIF_REG_PLL_MISC_CLK_054_EN_DEFAULT                   0x01

/***************************************************************************
 *REG_PLL_MISC_CLK_216 - Register PLL 216 MHz Clock Miscellaneous Control
 ***************************************************************************/
/* HIF :: REG_PLL_MISC_CLK_216 :: RSVD [07:03] */
#define BCHP_HIF_REG_PLL_MISC_CLK_216_RSVD_MASK                    0xf8
#define BCHP_HIF_REG_PLL_MISC_CLK_216_RSVD_SHIFT                   3
#define BCHP_HIF_REG_PLL_MISC_CLK_216_RSVD_DEFAULT                 0x00

/* HIF :: REG_PLL_MISC_CLK_216 :: LOAD_DIS [02:02] */
#define BCHP_HIF_REG_PLL_MISC_CLK_216_LOAD_DIS_MASK                0x04
#define BCHP_HIF_REG_PLL_MISC_CLK_216_LOAD_DIS_SHIFT               2
#define BCHP_HIF_REG_PLL_MISC_CLK_216_LOAD_DIS_DEFAULT             0x00

/* HIF :: REG_PLL_MISC_CLK_216 :: PWRUP [01:01] */
#define BCHP_HIF_REG_PLL_MISC_CLK_216_PWRUP_MASK                   0x02
#define BCHP_HIF_REG_PLL_MISC_CLK_216_PWRUP_SHIFT                  1
#define BCHP_HIF_REG_PLL_MISC_CLK_216_PWRUP_DEFAULT                0x01

/* HIF :: REG_PLL_MISC_CLK_216 :: EN [00:00] */
#define BCHP_HIF_REG_PLL_MISC_CLK_216_EN_MASK                      0x01
#define BCHP_HIF_REG_PLL_MISC_CLK_216_EN_SHIFT                     0
#define BCHP_HIF_REG_PLL_MISC_CLK_216_EN_DEFAULT                   0x01

/***************************************************************************
 *REG_PLL_GAIN_KA - Register PLL Ka Gain Control
 ***************************************************************************/
/* HIF :: REG_PLL_GAIN_KA :: RSVD [07:03] */
#define BCHP_HIF_REG_PLL_GAIN_KA_RSVD_MASK                         0xf8
#define BCHP_HIF_REG_PLL_GAIN_KA_RSVD_SHIFT                        3
#define BCHP_HIF_REG_PLL_GAIN_KA_RSVD_DEFAULT                      0x00

/* HIF :: REG_PLL_GAIN_KA :: KA [02:00] */
#define BCHP_HIF_REG_PLL_GAIN_KA_KA_MASK                           0x07
#define BCHP_HIF_REG_PLL_GAIN_KA_KA_SHIFT                          0
#define BCHP_HIF_REG_PLL_GAIN_KA_KA_DEFAULT                        0x01

/***************************************************************************
 *REG_PLL_GAIN_KI - Register PLL Ki Gain Control
 ***************************************************************************/
/* HIF :: REG_PLL_GAIN_KI :: RSVD [07:03] */
#define BCHP_HIF_REG_PLL_GAIN_KI_RSVD_MASK                         0xf8
#define BCHP_HIF_REG_PLL_GAIN_KI_RSVD_SHIFT                        3
#define BCHP_HIF_REG_PLL_GAIN_KI_RSVD_DEFAULT                      0x00

/* HIF :: REG_PLL_GAIN_KI :: KI [02:00] */
#define BCHP_HIF_REG_PLL_GAIN_KI_KI_MASK                           0x07
#define BCHP_HIF_REG_PLL_GAIN_KI_KI_SHIFT                          0
#define BCHP_HIF_REG_PLL_GAIN_KI_KI_DEFAULT                        0x02

/***************************************************************************
 *REG_PLL_GAIN_KP - Register PLL Kp Gain Control
 ***************************************************************************/
/* HIF :: REG_PLL_GAIN_KP :: RSVD [07:04] */
#define BCHP_HIF_REG_PLL_GAIN_KP_RSVD_MASK                         0xf0
#define BCHP_HIF_REG_PLL_GAIN_KP_RSVD_SHIFT                        4
#define BCHP_HIF_REG_PLL_GAIN_KP_RSVD_DEFAULT                      0x00

/* HIF :: REG_PLL_GAIN_KP :: KP [03:00] */
#define BCHP_HIF_REG_PLL_GAIN_KP_KP_MASK                           0x0f
#define BCHP_HIF_REG_PLL_GAIN_KP_KP_SHIFT                          0
#define BCHP_HIF_REG_PLL_GAIN_KP_KP_DEFAULT                        0x0a

/***************************************************************************
 *REG_PLL_DCO_BYP_EN - Register PLL DCO Bypass Enable Control
 ***************************************************************************/
/* HIF :: REG_PLL_DCO_BYP_EN :: RSVD [07:01] */
#define BCHP_HIF_REG_PLL_DCO_BYP_EN_RSVD_MASK                      0xfe
#define BCHP_HIF_REG_PLL_DCO_BYP_EN_RSVD_SHIFT                     1
#define BCHP_HIF_REG_PLL_DCO_BYP_EN_RSVD_DEFAULT                   0x00

/* HIF :: REG_PLL_DCO_BYP_EN :: EN [00:00] */
#define BCHP_HIF_REG_PLL_DCO_BYP_EN_EN_MASK                        0x01
#define BCHP_HIF_REG_PLL_DCO_BYP_EN_EN_SHIFT                       0
#define BCHP_HIF_REG_PLL_DCO_BYP_EN_EN_DEFAULT                     0x00

/***************************************************************************
 *REG_PLL_DCO_CTRL1 - Register PLL DCO Control
 ***************************************************************************/
/* HIF :: REG_PLL_DCO_CTRL1 :: RSVD [07:04] */
#define BCHP_HIF_REG_PLL_DCO_CTRL1_RSVD_MASK                       0xf0
#define BCHP_HIF_REG_PLL_DCO_CTRL1_RSVD_SHIFT                      4
#define BCHP_HIF_REG_PLL_DCO_CTRL1_RSVD_DEFAULT                    0x00

/* HIF :: REG_PLL_DCO_CTRL1 :: VAL [03:00] */
#define BCHP_HIF_REG_PLL_DCO_CTRL1_VAL_MASK                        0x0f
#define BCHP_HIF_REG_PLL_DCO_CTRL1_VAL_SHIFT                       0
#define BCHP_HIF_REG_PLL_DCO_CTRL1_VAL_DEFAULT                     0x00

/***************************************************************************
 *REG_PLL_DCO_CTRL0 - Register PLL DCO Control
 ***************************************************************************/
/* HIF :: REG_PLL_DCO_CTRL0 :: VAL [07:00] */
#define BCHP_HIF_REG_PLL_DCO_CTRL0_VAL_MASK                        0xff
#define BCHP_HIF_REG_PLL_DCO_CTRL0_VAL_SHIFT                       0
#define BCHP_HIF_REG_PLL_DCO_CTRL0_VAL_DEFAULT                     0x00

/***************************************************************************
 *REG_PLL_FB_EN - Register PLL Feedback Enable Control
 ***************************************************************************/
/* HIF :: REG_PLL_FB_EN :: RSVD [07:01] */
#define BCHP_HIF_REG_PLL_FB_EN_RSVD_MASK                           0xfe
#define BCHP_HIF_REG_PLL_FB_EN_RSVD_SHIFT                          1
#define BCHP_HIF_REG_PLL_FB_EN_RSVD_DEFAULT                        0x00

/* HIF :: REG_PLL_FB_EN :: EN [00:00] */
#define BCHP_HIF_REG_PLL_FB_EN_EN_MASK                             0x01
#define BCHP_HIF_REG_PLL_FB_EN_EN_SHIFT                            0
#define BCHP_HIF_REG_PLL_FB_EN_EN_DEFAULT                          0x00

/***************************************************************************
 *REG_PLL_FB_OFFSET1 - Register PLL Feedback Offset Control
 ***************************************************************************/
/* HIF :: REG_PLL_FB_OFFSET1 :: RSVD [07:04] */
#define BCHP_HIF_REG_PLL_FB_OFFSET1_RSVD_MASK                      0xf0
#define BCHP_HIF_REG_PLL_FB_OFFSET1_RSVD_SHIFT                     4
#define BCHP_HIF_REG_PLL_FB_OFFSET1_RSVD_DEFAULT                   0x00

/* HIF :: REG_PLL_FB_OFFSET1 :: OFFSET [03:00] */
#define BCHP_HIF_REG_PLL_FB_OFFSET1_OFFSET_MASK                    0x0f
#define BCHP_HIF_REG_PLL_FB_OFFSET1_OFFSET_SHIFT                   0
#define BCHP_HIF_REG_PLL_FB_OFFSET1_OFFSET_DEFAULT                 0x00

/***************************************************************************
 *REG_PLL_FB_OFFSET0 - Register PLL Feedback Offset Control
 ***************************************************************************/
/* HIF :: REG_PLL_FB_OFFSET0 :: OFFSET [07:00] */
#define BCHP_HIF_REG_PLL_FB_OFFSET0_OFFSET_MASK                    0xff
#define BCHP_HIF_REG_PLL_FB_OFFSET0_OFFSET_SHIFT                   0
#define BCHP_HIF_REG_PLL_FB_OFFSET0_OFFSET_DEFAULT                 0x00

/***************************************************************************
 *REG_PLL_SS_CTRL - System PLL Spread Spectrum Control
 ***************************************************************************/
/* HIF :: REG_PLL_SS_CTRL :: RSVD [07:01] */
#define BCHP_HIF_REG_PLL_SS_CTRL_RSVD_MASK                         0xfe
#define BCHP_HIF_REG_PLL_SS_CTRL_RSVD_SHIFT                        1
#define BCHP_HIF_REG_PLL_SS_CTRL_RSVD_DEFAULT                      0x00

/* HIF :: REG_PLL_SS_CTRL :: EN [00:00] */
#define BCHP_HIF_REG_PLL_SS_CTRL_EN_MASK                           0x01
#define BCHP_HIF_REG_PLL_SS_CTRL_EN_SHIFT                          0
#define BCHP_HIF_REG_PLL_SS_CTRL_EN_DEFAULT                        0x00

/***************************************************************************
 *REG_PLL_SS_STEP1 - System PLL Spread Spectrum Step Size Control
 ***************************************************************************/
/* HIF :: REG_PLL_SS_STEP1 :: SIZE [07:00] */
#define BCHP_HIF_REG_PLL_SS_STEP1_SIZE_MASK                        0xff
#define BCHP_HIF_REG_PLL_SS_STEP1_SIZE_SHIFT                       0
#define BCHP_HIF_REG_PLL_SS_STEP1_SIZE_DEFAULT                     0x00

/***************************************************************************
 *REG_PLL_SS_STEP0 - System PLL Spread Spectrum Step Size Control
 ***************************************************************************/
/* HIF :: REG_PLL_SS_STEP0 :: SIZE [07:00] */
#define BCHP_HIF_REG_PLL_SS_STEP0_SIZE_MASK                        0xff
#define BCHP_HIF_REG_PLL_SS_STEP0_SIZE_SHIFT                       0
#define BCHP_HIF_REG_PLL_SS_STEP0_SIZE_DEFAULT                     0x00

/***************************************************************************
 *REG_PLL_SS_LIMIT3 - System PLL Spread Spectrum Limit Control
 ***************************************************************************/
/* HIF :: REG_PLL_SS_LIMIT3 :: RSVD [07:02] */
#define BCHP_HIF_REG_PLL_SS_LIMIT3_RSVD_MASK                       0xfc
#define BCHP_HIF_REG_PLL_SS_LIMIT3_RSVD_SHIFT                      2
#define BCHP_HIF_REG_PLL_SS_LIMIT3_RSVD_DEFAULT                    0x00

/* HIF :: REG_PLL_SS_LIMIT3 :: LIMIT [01:00] */
#define BCHP_HIF_REG_PLL_SS_LIMIT3_LIMIT_MASK                      0x03
#define BCHP_HIF_REG_PLL_SS_LIMIT3_LIMIT_SHIFT                     0
#define BCHP_HIF_REG_PLL_SS_LIMIT3_LIMIT_DEFAULT                   0x00

/***************************************************************************
 *REG_PLL_SS_LIMIT2 - System PLL Spread Spectrum Limit Control
 ***************************************************************************/
/* HIF :: REG_PLL_SS_LIMIT2 :: LIMIT [07:00] */
#define BCHP_HIF_REG_PLL_SS_LIMIT2_LIMIT_MASK                      0xff
#define BCHP_HIF_REG_PLL_SS_LIMIT2_LIMIT_SHIFT                     0
#define BCHP_HIF_REG_PLL_SS_LIMIT2_LIMIT_DEFAULT                   0x00

/***************************************************************************
 *REG_PLL_SS_LIMIT1 - System PLL Spread Spectrum Limit Control
 ***************************************************************************/
/* HIF :: REG_PLL_SS_LIMIT1 :: LIMIT [07:00] */
#define BCHP_HIF_REG_PLL_SS_LIMIT1_LIMIT_MASK                      0xff
#define BCHP_HIF_REG_PLL_SS_LIMIT1_LIMIT_SHIFT                     0
#define BCHP_HIF_REG_PLL_SS_LIMIT1_LIMIT_DEFAULT                   0x00

/***************************************************************************
 *REG_PLL_SS_LIMIT0 - System PLL Spread Spectrum Limit Control
 ***************************************************************************/
/* HIF :: REG_PLL_SS_LIMIT0 :: LIMIT [07:00] */
#define BCHP_HIF_REG_PLL_SS_LIMIT0_LIMIT_MASK                      0xff
#define BCHP_HIF_REG_PLL_SS_LIMIT0_LIMIT_SHIFT                     0
#define BCHP_HIF_REG_PLL_SS_LIMIT0_LIMIT_DEFAULT                   0x00

/***************************************************************************
 *REG_PLL_MISC_CTRL1 - Register PLL Miscellaneous Control
 ***************************************************************************/
/* HIF :: REG_PLL_MISC_CTRL1 :: RSVD_1 [07:04] */
#define BCHP_HIF_REG_PLL_MISC_CTRL1_RSVD_1_MASK                    0xf0
#define BCHP_HIF_REG_PLL_MISC_CTRL1_RSVD_1_SHIFT                   4
#define BCHP_HIF_REG_PLL_MISC_CTRL1_RSVD_1_DEFAULT                 0x00

/* HIF :: REG_PLL_MISC_CTRL1 :: RSVD_0 [03:03] */
#define BCHP_HIF_REG_PLL_MISC_CTRL1_RSVD_0_MASK                    0x08
#define BCHP_HIF_REG_PLL_MISC_CTRL1_RSVD_0_SHIFT                   3
#define BCHP_HIF_REG_PLL_MISC_CTRL1_RSVD_0_DEFAULT                 0x00

/* HIF :: REG_PLL_MISC_CTRL1 :: REFCLK_SEL [02:02] */
#define BCHP_HIF_REG_PLL_MISC_CTRL1_REFCLK_SEL_MASK                0x04
#define BCHP_HIF_REG_PLL_MISC_CTRL1_REFCLK_SEL_SHIFT               2
#define BCHP_HIF_REG_PLL_MISC_CTRL1_REFCLK_SEL_DEFAULT             0x00

/* HIF :: REG_PLL_MISC_CTRL1 :: NDIV_RELOCK [01:01] */
#define BCHP_HIF_REG_PLL_MISC_CTRL1_NDIV_RELOCK_MASK               0x02
#define BCHP_HIF_REG_PLL_MISC_CTRL1_NDIV_RELOCK_SHIFT              1
#define BCHP_HIF_REG_PLL_MISC_CTRL1_NDIV_RELOCK_DEFAULT            0x00

/* HIF :: REG_PLL_MISC_CTRL1 :: FAST_LOCK [00:00] */
#define BCHP_HIF_REG_PLL_MISC_CTRL1_FAST_LOCK_MASK                 0x01
#define BCHP_HIF_REG_PLL_MISC_CTRL1_FAST_LOCK_SHIFT                0
#define BCHP_HIF_REG_PLL_MISC_CTRL1_FAST_LOCK_DEFAULT              0x00

/***************************************************************************
 *REG_PLL_MISC_CTRL0 - Register PLL Miscellaneous Control
 ***************************************************************************/
/* HIF :: REG_PLL_MISC_CTRL0 :: PWM_RATE [07:06] */
#define BCHP_HIF_REG_PLL_MISC_CTRL0_PWM_RATE_MASK                  0xc0
#define BCHP_HIF_REG_PLL_MISC_CTRL0_PWM_RATE_SHIFT                 6
#define BCHP_HIF_REG_PLL_MISC_CTRL0_PWM_RATE_DEFAULT               0x02

/* HIF :: REG_PLL_MISC_CTRL0 :: VCO_DLY [05:04] */
#define BCHP_HIF_REG_PLL_MISC_CTRL0_VCO_DLY_MASK                   0x30
#define BCHP_HIF_REG_PLL_MISC_CTRL0_VCO_DLY_SHIFT                  4
#define BCHP_HIF_REG_PLL_MISC_CTRL0_VCO_DLY_DEFAULT                0x00

/* HIF :: REG_PLL_MISC_CTRL0 :: VCO_DIV2 [03:03] */
#define BCHP_HIF_REG_PLL_MISC_CTRL0_VCO_DIV2_MASK                  0x08
#define BCHP_HIF_REG_PLL_MISC_CTRL0_VCO_DIV2_SHIFT                 3
#define BCHP_HIF_REG_PLL_MISC_CTRL0_VCO_DIV2_DEFAULT               0x01

/* HIF :: REG_PLL_MISC_CTRL0 :: VCO_DIV2_POST [02:02] */
#define BCHP_HIF_REG_PLL_MISC_CTRL0_VCO_DIV2_POST_MASK             0x04
#define BCHP_HIF_REG_PLL_MISC_CTRL0_VCO_DIV2_POST_SHIFT            2
#define BCHP_HIF_REG_PLL_MISC_CTRL0_VCO_DIV2_POST_DEFAULT          0x00

/* HIF :: REG_PLL_MISC_CTRL0 :: AUX [01:01] */
#define BCHP_HIF_REG_PLL_MISC_CTRL0_AUX_MASK                       0x02
#define BCHP_HIF_REG_PLL_MISC_CTRL0_AUX_SHIFT                      1
#define BCHP_HIF_REG_PLL_MISC_CTRL0_AUX_DEFAULT                    0x00

/* HIF :: REG_PLL_MISC_CTRL0 :: EN_REF_OUT [00:00] */
#define BCHP_HIF_REG_PLL_MISC_CTRL0_EN_REF_OUT_MASK                0x01
#define BCHP_HIF_REG_PLL_MISC_CTRL0_EN_REF_OUT_SHIFT               0
#define BCHP_HIF_REG_PLL_MISC_CTRL0_EN_REF_OUT_DEFAULT             0x00

/***************************************************************************
 *REG_PLL_STAT_CTRL - Register PLL Status Control
 ***************************************************************************/
/* HIF :: REG_PLL_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_HIF_REG_PLL_STAT_CTRL_UPDATE_MASK                     0x80
#define BCHP_HIF_REG_PLL_STAT_CTRL_UPDATE_SHIFT                    7
#define BCHP_HIF_REG_PLL_STAT_CTRL_UPDATE_DEFAULT                  0x00

/* HIF :: REG_PLL_STAT_CTRL :: MODE [06:05] */
#define BCHP_HIF_REG_PLL_STAT_CTRL_MODE_MASK                       0x60
#define BCHP_HIF_REG_PLL_STAT_CTRL_MODE_SHIFT                      5
#define BCHP_HIF_REG_PLL_STAT_CTRL_MODE_DEFAULT                    0x00

/* HIF :: REG_PLL_STAT_CTRL :: RST [04:04] */
#define BCHP_HIF_REG_PLL_STAT_CTRL_RST_MASK                        0x10
#define BCHP_HIF_REG_PLL_STAT_CTRL_RST_SHIFT                       4
#define BCHP_HIF_REG_PLL_STAT_CTRL_RST_DEFAULT                     0x00

/* HIF :: REG_PLL_STAT_CTRL :: RSVD [03:03] */
#define BCHP_HIF_REG_PLL_STAT_CTRL_RSVD_MASK                       0x08
#define BCHP_HIF_REG_PLL_STAT_CTRL_RSVD_SHIFT                      3
#define BCHP_HIF_REG_PLL_STAT_CTRL_RSVD_DEFAULT                    0x00

/* HIF :: REG_PLL_STAT_CTRL :: SEL [02:00] */
#define BCHP_HIF_REG_PLL_STAT_CTRL_SEL_MASK                        0x07
#define BCHP_HIF_REG_PLL_STAT_CTRL_SEL_SHIFT                       0
#define BCHP_HIF_REG_PLL_STAT_CTRL_SEL_DEFAULT                     0x00

/***************************************************************************
 *REG_PLL_STATUS2 - Register PLL Status
 ***************************************************************************/
/* HIF :: REG_PLL_STATUS2 :: RSVD_0 [07:01] */
#define BCHP_HIF_REG_PLL_STATUS2_RSVD_0_MASK                       0xfe
#define BCHP_HIF_REG_PLL_STATUS2_RSVD_0_SHIFT                      1
#define BCHP_HIF_REG_PLL_STATUS2_RSVD_0_DEFAULT                    0x00

/* HIF :: REG_PLL_STATUS2 :: LOCK [00:00] */
#define BCHP_HIF_REG_PLL_STATUS2_LOCK_MASK                         0x01
#define BCHP_HIF_REG_PLL_STATUS2_LOCK_SHIFT                        0
#define BCHP_HIF_REG_PLL_STATUS2_LOCK_DEFAULT                      0x01

/***************************************************************************
 *REG_PLL_STATUS1 - Register PLL Status
 ***************************************************************************/
/* HIF :: REG_PLL_STATUS1 :: RSVD_0 [07:04] */
#define BCHP_HIF_REG_PLL_STATUS1_RSVD_0_MASK                       0xf0
#define BCHP_HIF_REG_PLL_STATUS1_RSVD_0_SHIFT                      4
#define BCHP_HIF_REG_PLL_STATUS1_RSVD_0_DEFAULT                    0x00

/* HIF :: REG_PLL_STATUS1 :: STAT_OUT [03:00] */
#define BCHP_HIF_REG_PLL_STATUS1_STAT_OUT_MASK                     0x0f
#define BCHP_HIF_REG_PLL_STATUS1_STAT_OUT_SHIFT                    0
#define BCHP_HIF_REG_PLL_STATUS1_STAT_OUT_DEFAULT                  0x01

/***************************************************************************
 *REG_PLL_STATUS0 - Register PLL Status
 ***************************************************************************/
/* HIF :: REG_PLL_STATUS0 :: STAT_OUT [07:00] */
#define BCHP_HIF_REG_PLL_STATUS0_STAT_OUT_MASK                     0xff
#define BCHP_HIF_REG_PLL_STATUS0_STAT_OUT_SHIFT                    0
#define BCHP_HIF_REG_PLL_STATUS0_STAT_OUT_DEFAULT                  0x02

/***************************************************************************
 *REG_CLK_EN - Register Clock Enable
 ***************************************************************************/
/* HIF :: REG_CLK_EN :: RSVD [07:03] */
#define BCHP_HIF_REG_CLK_EN_RSVD_MASK                              0xf8
#define BCHP_HIF_REG_CLK_EN_RSVD_SHIFT                             3
#define BCHP_HIF_REG_CLK_EN_RSVD_DEFAULT                           0x00

/* HIF :: REG_CLK_EN :: LEAP_216 [02:02] */
#define BCHP_HIF_REG_CLK_EN_LEAP_216_MASK                          0x04
#define BCHP_HIF_REG_CLK_EN_LEAP_216_SHIFT                         2
#define BCHP_HIF_REG_CLK_EN_LEAP_216_DEFAULT                       0x01

/* HIF :: REG_CLK_EN :: PERIPH [01:01] */
#define BCHP_HIF_REG_CLK_EN_PERIPH_MASK                            0x02
#define BCHP_HIF_REG_CLK_EN_PERIPH_SHIFT                           1
#define BCHP_HIF_REG_CLK_EN_PERIPH_DEFAULT                         0x01

/* HIF :: REG_CLK_EN :: LEAP_108 [00:00] */
#define BCHP_HIF_REG_CLK_EN_LEAP_108_MASK                          0x01
#define BCHP_HIF_REG_CLK_EN_LEAP_108_SHIFT                         0
#define BCHP_HIF_REG_CLK_EN_LEAP_108_DEFAULT                       0x01

/***************************************************************************
 *MISC_CTRL - Miscellaneous Control
 ***************************************************************************/
/* HIF :: MISC_CTRL :: RSVD [07:03] */
#define BCHP_HIF_MISC_CTRL_RSVD_MASK                               0xf8
#define BCHP_HIF_MISC_CTRL_RSVD_SHIFT                              3
#define BCHP_HIF_MISC_CTRL_RSVD_DEFAULT                            0x00

/* HIF :: MISC_CTRL :: OSC_CML_CTRL_SRC [02:02] */
#define BCHP_HIF_MISC_CTRL_OSC_CML_CTRL_SRC_MASK                   0x04
#define BCHP_HIF_MISC_CTRL_OSC_CML_CTRL_SRC_SHIFT                  2
#define BCHP_HIF_MISC_CTRL_OSC_CML_CTRL_SRC_DEFAULT                0x00

/* HIF :: MISC_CTRL :: RBUS_CLK_SRC [01:01] */
#define BCHP_HIF_MISC_CTRL_RBUS_CLK_SRC_MASK                       0x02
#define BCHP_HIF_MISC_CTRL_RBUS_CLK_SRC_SHIFT                      1
#define BCHP_HIF_MISC_CTRL_RBUS_CLK_SRC_DEFAULT                    0x00

/* HIF :: MISC_CTRL :: REG_PLL_STAT_CTRL_SRC [00:00] */
#define BCHP_HIF_MISC_CTRL_REG_PLL_STAT_CTRL_SRC_MASK              0x01
#define BCHP_HIF_MISC_CTRL_REG_PLL_STAT_CTRL_SRC_SHIFT             0
#define BCHP_HIF_MISC_CTRL_REG_PLL_STAT_CTRL_SRC_DEFAULT           0x00

/***************************************************************************
 *PIN_STRAP2 - Pin Strap Read Control Register
 ***************************************************************************/
/* HIF :: PIN_STRAP2 :: RSVD [07:03] */
#define BCHP_HIF_PIN_STRAP2_RSVD_MASK                              0xf8
#define BCHP_HIF_PIN_STRAP2_RSVD_SHIFT                             3
#define BCHP_HIF_PIN_STRAP2_RSVD_DEFAULT                           0x00

/* HIF :: PIN_STRAP2 :: STRAP_PORBG_DLY [02:02] */
#define BCHP_HIF_PIN_STRAP2_STRAP_PORBG_DLY_MASK                   0x04
#define BCHP_HIF_PIN_STRAP2_STRAP_PORBG_DLY_SHIFT                  2
#define BCHP_HIF_PIN_STRAP2_STRAP_PORBG_DLY_DEFAULT                0x00

/* HIF :: PIN_STRAP2 :: STRAP_XTAL_LDO_CTRL [01:01] */
#define BCHP_HIF_PIN_STRAP2_STRAP_XTAL_LDO_CTRL_MASK               0x02
#define BCHP_HIF_PIN_STRAP2_STRAP_XTAL_LDO_CTRL_SHIFT              1
#define BCHP_HIF_PIN_STRAP2_STRAP_XTAL_LDO_CTRL_DEFAULT            0x01

/* HIF :: PIN_STRAP2 :: STRAP_PVTMON_LDO_EN [00:00] */
#define BCHP_HIF_PIN_STRAP2_STRAP_PVTMON_LDO_EN_MASK               0x01
#define BCHP_HIF_PIN_STRAP2_STRAP_PVTMON_LDO_EN_SHIFT              0
#define BCHP_HIF_PIN_STRAP2_STRAP_PVTMON_LDO_EN_DEFAULT            0x01

/***************************************************************************
 *PIN_STRAP1 - Pin Strap Read Control Register
 ***************************************************************************/
/* HIF :: PIN_STRAP1 :: STRAP_BOOT_MODE [07:06] */
#define BCHP_HIF_PIN_STRAP1_STRAP_BOOT_MODE_MASK                   0xc0
#define BCHP_HIF_PIN_STRAP1_STRAP_BOOT_MODE_SHIFT                  6
#define BCHP_HIF_PIN_STRAP1_STRAP_BOOT_MODE_DEFAULT                0x00

/* HIF :: PIN_STRAP1 :: STRAP_BSPI_DUAL_LANE [05:05] */
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_DUAL_LANE_MASK              0x20
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_DUAL_LANE_SHIFT             5
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_DUAL_LANE_DEFAULT           0x00

/* HIF :: PIN_STRAP1 :: STRAP_BSPI_BIG_ENDIAN [04:04] */
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_BIG_ENDIAN_MASK             0x10
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_BIG_ENDIAN_SHIFT            4
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_BIG_ENDIAN_DEFAULT          0x00

/* HIF :: PIN_STRAP1 :: STRAP_BSPI_SPEED [03:02] */
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_SPEED_MASK                  0x0c
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_SPEED_SHIFT                 2
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_SPEED_DEFAULT               0x00

/* HIF :: PIN_STRAP1 :: STRAP_HIF_RATE [01:00] */
#define BCHP_HIF_PIN_STRAP1_STRAP_HIF_RATE_MASK                    0x03
#define BCHP_HIF_PIN_STRAP1_STRAP_HIF_RATE_SHIFT                   0
#define BCHP_HIF_PIN_STRAP1_STRAP_HIF_RATE_DEFAULT                 0x00

/***************************************************************************
 *PIN_STRAP0 - Pin Strap Read Control Register
 ***************************************************************************/
/* HIF :: PIN_STRAP0 :: RSVD [07:07] */
#define BCHP_HIF_PIN_STRAP0_RSVD_MASK                              0x80
#define BCHP_HIF_PIN_STRAP0_RSVD_SHIFT                             7
#define BCHP_HIF_PIN_STRAP0_RSVD_DEFAULT                           0x00

/* HIF :: PIN_STRAP0 :: STRAP_HIF_ASYNCH_DEGLITCH [06:06] */
#define BCHP_HIF_PIN_STRAP0_STRAP_HIF_ASYNCH_DEGLITCH_MASK         0x40
#define BCHP_HIF_PIN_STRAP0_STRAP_HIF_ASYNCH_DEGLITCH_SHIFT        6
#define BCHP_HIF_PIN_STRAP0_STRAP_HIF_ASYNCH_DEGLITCH_DEFAULT      0x00

/* HIF :: PIN_STRAP0 :: SBSC_REF_LVL [05:05] */
#define BCHP_HIF_PIN_STRAP0_SBSC_REF_LVL_MASK                      0x20
#define BCHP_HIF_PIN_STRAP0_SBSC_REF_LVL_SHIFT                     5
#define BCHP_HIF_PIN_STRAP0_SBSC_REF_LVL_DEFAULT                   0x00

/* HIF :: PIN_STRAP0 :: OSC_HIGHPASS [04:04] */
#define BCHP_HIF_PIN_STRAP0_OSC_HIGHPASS_MASK                      0x10
#define BCHP_HIF_PIN_STRAP0_OSC_HIGHPASS_SHIFT                     4
#define BCHP_HIF_PIN_STRAP0_OSC_HIGHPASS_DEFAULT                   0x00

/* HIF :: PIN_STRAP0 :: OSC_XCORE_BIAS [03:00] */
#define BCHP_HIF_PIN_STRAP0_OSC_XCORE_BIAS_MASK                    0x0f
#define BCHP_HIF_PIN_STRAP0_OSC_XCORE_BIAS_SHIFT                   0
#define BCHP_HIF_PIN_STRAP0_OSC_XCORE_BIAS_DEFAULT                 0x04

/***************************************************************************
 *SPARE3 - Spare Register
 ***************************************************************************/
/* HIF :: SPARE3 :: SPARE [07:00] */
#define BCHP_HIF_SPARE3_SPARE_MASK                                 0xff
#define BCHP_HIF_SPARE3_SPARE_SHIFT                                0
#define BCHP_HIF_SPARE3_SPARE_DEFAULT                              0x00

/***************************************************************************
 *SPARE2 - Spare Register
 ***************************************************************************/
/* HIF :: SPARE2 :: SPARE [07:00] */
#define BCHP_HIF_SPARE2_SPARE_MASK                                 0xff
#define BCHP_HIF_SPARE2_SPARE_SHIFT                                0
#define BCHP_HIF_SPARE2_SPARE_DEFAULT                              0x00

/***************************************************************************
 *SPARE1 - Spare Register
 ***************************************************************************/
/* HIF :: SPARE1 :: SPARE [07:00] */
#define BCHP_HIF_SPARE1_SPARE_MASK                                 0xff
#define BCHP_HIF_SPARE1_SPARE_SHIFT                                0
#define BCHP_HIF_SPARE1_SPARE_DEFAULT                              0x00

/***************************************************************************
 *SPARE0 - Spare Register
 ***************************************************************************/
/* HIF :: SPARE0 :: SPARE [07:00] */
#define BCHP_HIF_SPARE0_SPARE_MASK                                 0xff
#define BCHP_HIF_SPARE0_SPARE_SHIFT                                0
#define BCHP_HIF_SPARE0_SPARE_DEFAULT                              0x00

/***************************************************************************
 *SFT3 - Software Register
 ***************************************************************************/
/* HIF :: SFT3 :: SFT [07:00] */
#define BCHP_HIF_SFT3_SFT_MASK                                     0xff
#define BCHP_HIF_SFT3_SFT_SHIFT                                    0
#define BCHP_HIF_SFT3_SFT_DEFAULT                                  0x00

/***************************************************************************
 *SFT2 - Software Register
 ***************************************************************************/
/* HIF :: SFT2 :: SFT [07:00] */
#define BCHP_HIF_SFT2_SFT_MASK                                     0xff
#define BCHP_HIF_SFT2_SFT_SHIFT                                    0
#define BCHP_HIF_SFT2_SFT_DEFAULT                                  0x00

/***************************************************************************
 *SFT1 - Software Register
 ***************************************************************************/
/* HIF :: SFT1 :: SFT [07:00] */
#define BCHP_HIF_SFT1_SFT_MASK                                     0xff
#define BCHP_HIF_SFT1_SFT_SHIFT                                    0
#define BCHP_HIF_SFT1_SFT_DEFAULT                                  0x00

/***************************************************************************
 *SFT0 - Software Register
 ***************************************************************************/
/* HIF :: SFT0 :: SFT [07:00] */
#define BCHP_HIF_SFT0_SFT_MASK                                     0xff
#define BCHP_HIF_SFT0_SFT_SHIFT                                    0
#define BCHP_HIF_SFT0_SFT_DEFAULT                                  0x00

#endif /* #ifndef BCHP_HIF_H__ */

/* End of File */
