Simulator report for AluFinal
Fri Jul 27 21:00:08 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 153 nodes    ;
; Simulation Coverage         ;      79.08 % ;
; Total Number of Transitions ; 615          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Option                                                                                     ; Setting                                       ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                    ; Timing        ;
; Start time                                                                                 ; 0 ns                                          ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                           ;               ;
; Vector input source                                                                        ; C:/Users/Ayas/Desktop/Lab3Final/Waveform7.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                            ; On            ;
; Check outputs                                                                              ; Off                                           ; Off           ;
; Report simulation coverage                                                                 ; On                                            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                            ; On            ;
; Display missing 1-value coverage report                                                    ; On                                            ; On            ;
; Display missing 0-value coverage report                                                    ; On                                            ; On            ;
; Detect setup and hold time violations                                                      ; Off                                           ; Off           ;
; Detect glitches                                                                            ; Off                                           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                           ; Off           ;
; Generate Signal Activity File                                                              ; Off                                           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                           ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                          ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                     ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                     ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      79.08 % ;
; Total nodes checked                                 ; 153          ;
; Total output ports checked                          ; 153          ;
; Total output ports with complete 1/0-value coverage ; 121          ;
; Total output ports with no 1/0-value coverage       ; 27           ;
; Total output ports with no 1-value coverage         ; 32           ;
; Total output ports with no 0-value coverage         ; 27           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                      ; Output Port Name                                                                                               ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |AluFinal|overflow                                                                                             ; |AluFinal|overflow                                                                                             ; pin_out          ;
; |AluFinal|Po                                                                                                   ; |AluFinal|Po                                                                                                   ; out              ;
; |AluFinal|A[3]                                                                                                 ; |AluFinal|A[3]                                                                                                 ; out              ;
; |AluFinal|A[2]                                                                                                 ; |AluFinal|A[2]                                                                                                 ; out              ;
; |AluFinal|A[1]                                                                                                 ; |AluFinal|A[1]                                                                                                 ; out              ;
; |AluFinal|A[0]                                                                                                 ; |AluFinal|A[0]                                                                                                 ; out              ;
; |AluFinal|B[3]                                                                                                 ; |AluFinal|B[3]                                                                                                 ; out              ;
; |AluFinal|B[2]                                                                                                 ; |AluFinal|B[2]                                                                                                 ; out              ;
; |AluFinal|B[1]                                                                                                 ; |AluFinal|B[1]                                                                                                 ; out              ;
; |AluFinal|B[0]                                                                                                 ; |AluFinal|B[0]                                                                                                 ; out              ;
; |AluFinal|cout                                                                                                 ; |AluFinal|cout                                                                                                 ; pin_out          ;
; |AluFinal|Aluout[3]                                                                                            ; |AluFinal|Aluout[3]                                                                                            ; pin_out          ;
; |AluFinal|Aluout[2]                                                                                            ; |AluFinal|Aluout[2]                                                                                            ; pin_out          ;
; |AluFinal|Aluout[1]                                                                                            ; |AluFinal|Aluout[1]                                                                                            ; pin_out          ;
; |AluFinal|Aluout[0]                                                                                            ; |AluFinal|Aluout[0]                                                                                            ; pin_out          ;
; |AluFinal|P2P1[1]                                                                                              ; |AluFinal|P2P1[1]                                                                                              ; out              ;
; |AluFinal|P2P1[0]                                                                                              ; |AluFinal|P2P1[0]                                                                                              ; out              ;
; |AluFinal|ShiftUnit:inst5|Circular1:inst10|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~1   ; |AluFinal|ShiftUnit:inst5|Circular1:inst10|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~1   ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circular1:inst10|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]     ; |AluFinal|ShiftUnit:inst5|Circular1:inst10|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]     ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circular0:inst11|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0   ; |AluFinal|ShiftUnit:inst5|Circular0:inst11|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0   ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circular0:inst11|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~1   ; |AluFinal|ShiftUnit:inst5|Circular0:inst11|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~1   ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circular0:inst11|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]     ; |AluFinal|ShiftUnit:inst5|Circular0:inst11|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]     ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circularh2:inst9|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0   ; |AluFinal|ShiftUnit:inst5|Circularh2:inst9|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0   ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circularh2:inst9|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~1   ; |AluFinal|ShiftUnit:inst5|Circularh2:inst9|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~1   ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circularh2:inst9|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]     ; |AluFinal|ShiftUnit:inst5|Circularh2:inst9|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]     ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circularh3:inst8|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0   ; |AluFinal|ShiftUnit:inst5|Circularh3:inst8|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0   ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circularh3:inst8|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~1   ; |AluFinal|ShiftUnit:inst5|Circularh3:inst8|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~1   ; out0             ;
; |AluFinal|ShiftUnit:inst5|Circularh3:inst8|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]     ; |AluFinal|ShiftUnit:inst5|Circularh3:inst8|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]     ; out0             ;
; |AluFinal|LogicUnit:inst3|inst[1]                                                                              ; |AluFinal|LogicUnit:inst3|inst[1]                                                                              ; out0             ;
; |AluFinal|LogicUnit:inst3|inst[0]                                                                              ; |AluFinal|LogicUnit:inst3|inst[0]                                                                              ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~1  ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~1  ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]    ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]    ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~3  ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~3  ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]    ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]    ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~4  ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~4  ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]    ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]    ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~6  ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~6  ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~7  ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~7  ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]    ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]    ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0 ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0 ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~1 ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~1 ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]   ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]   ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2 ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2 ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~3 ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~3 ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~4 ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~4 ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~5 ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~5 ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]   ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]   ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~6 ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~6 ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~7 ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~7 ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]   ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]   ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~0                                   ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~0                                   ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~2                                   ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~2                                   ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~4                                   ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~4                                   ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~5                                   ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~5                                   ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~6                                   ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~6                                   ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~7                                   ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~7                                   ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~10                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~10                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~12                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~12                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~13                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~13                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~14                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~14                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~15                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~15                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~17                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~17                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[3]~1                      ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[3]~1                      ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[3]                        ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[3]                        ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~18                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~18                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~23                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~23                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~24                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~24                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~25                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~25                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~31                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~31                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~32                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~32                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~33                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~33                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~35                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~35                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[2]~3                      ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[2]~3                      ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[2]                        ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[2]                        ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~36                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~36                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~38                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~38                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~40                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~40                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~41                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~41                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~42                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~42                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~43                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~43                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[1]~4                      ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[1]~4                      ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~46                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~46                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~48                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~48                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~49                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~49                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~50                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~50                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~51                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~51                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~53                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~53                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[1]~5                      ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[1]~5                      ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[1]                        ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[1]                        ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~54                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~54                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~56                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~56                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~58                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~58                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~59                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~59                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~60                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~60                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~61                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~61                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[0]~6                      ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[0]~6                      ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~64                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~64                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~66                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~66                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~67                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~67                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~68                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~68                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~69                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~69                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~71                                  ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~71                                  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[0]~7                      ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[0]~7                      ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[0]                        ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[0]                        ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~3     ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~3     ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]       ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]       ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~5     ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~5     ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]       ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]       ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~0     ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~0     ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~1     ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~1     ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~2     ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~2     ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~5     ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~5     ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~6     ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~6     ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~7     ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~7     ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~8     ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~8     ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~10    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~10    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~11    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~11    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~14    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~14    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~15    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~15    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~16    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~16    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~17    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~17    ; out0             ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                     ; Output Port Name                                                                                              ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; |AluFinal|ground[3]                                                                                           ; |AluFinal|ground[3]                                                                                           ; out              ;
; |AluFinal|ground[2]                                                                                           ; |AluFinal|ground[2]                                                                                           ; out              ;
; |AluFinal|ground[1]                                                                                           ; |AluFinal|ground[1]                                                                                           ; out              ;
; |AluFinal|ground[0]                                                                                           ; |AluFinal|ground[0]                                                                                           ; out              ;
; |AluFinal|ShiftUnit:inst5|Circular1:inst10|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0  ; |AluFinal|ShiftUnit:inst5|Circular1:inst10|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0  ; out0             ;
; |AluFinal|LogicUnit:inst3|inst[3]                                                                             ; |AluFinal|LogicUnit:inst3|inst[3]                                                                             ; out0             ;
; |AluFinal|LogicUnit:inst3|inst[2]                                                                             ; |AluFinal|LogicUnit:inst3|inst[2]                                                                             ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0 ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0 ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2 ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2 ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~5 ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~5 ; out0             ;
; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]  ; |AluFinal|TransferUnitl:inst|transfer:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]  ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[3]~0                     ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[3]~0                     ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~20                                 ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~20                                 ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~22                                 ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~22                                 ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[2]~2                     ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[2]~2                     ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~28                                 ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~28                                 ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~30                                 ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|_~30                                 ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~1    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~1    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]      ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]      ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~4    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~4    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~6    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~6    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~7    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~7    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]      ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]      ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~3    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~3    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~4    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~4    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~9    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~9    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~12   ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~12   ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~13   ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~13   ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~18   ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~18   ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~19   ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~19   ; out0             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                     ; Output Port Name                                                                                              ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; |AluFinal|ground[3]                                                                                           ; |AluFinal|ground[3]                                                                                           ; out              ;
; |AluFinal|ground[2]                                                                                           ; |AluFinal|ground[2]                                                                                           ; out              ;
; |AluFinal|ground[1]                                                                                           ; |AluFinal|ground[1]                                                                                           ; out              ;
; |AluFinal|ground[0]                                                                                           ; |AluFinal|ground[0]                                                                                           ; out              ;
; |AluFinal|ShiftUnit:inst5|Circular1:inst10|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0  ; |AluFinal|ShiftUnit:inst5|Circular1:inst10|lpm_mux:LPM_MUX_component|mux_upc:auto_generated|result_node[0]~0  ; out0             ;
; |AluFinal|LogicUnit:inst3|inst[3]                                                                             ; |AluFinal|LogicUnit:inst3|inst[3]                                                                             ; out0             ;
; |AluFinal|LogicUnit:inst3|inst[2]                                                                             ; |AluFinal|LogicUnit:inst3|inst[2]                                                                             ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0 ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0 ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2 ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2 ; out0             ;
; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~5 ; |AluFinal|LogicUnit:inst3|outputlogic:inst5|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~5 ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[3]~0                     ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[3]~0                     ; out0             ;
; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[2]~2                     ; |AluFinal|addery:inst54|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated|result_node[2]~2                     ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~0    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~1    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]~1    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]      ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[3]      ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[2]~2    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~4    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[1]~4    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~6    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~6    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~7    ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]~7    ; out0             ;
; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]      ; |AluFinal|AritUnit:inst4|addermux:inst52|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated|result_node[0]      ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~3    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~3    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~4    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~4    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~9    ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~9    ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~12   ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~12   ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~13   ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~13   ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~18   ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~18   ; out0             ;
; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~19   ; |AluFinal|AritUnit:inst4|adderx:inst51|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdj:auto_generated|op_1~19   ; out0             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Jul 27 21:00:07 2018
Info: Command: quartus_sim --simulation_results_format=VWF AluFinal -c AluFinal
Info (324025): Using vector source file "C:/Users/Ayas/Desktop/Lab3Final/Waveform7.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      79.08 %
Info (328052): Number of transitions in simulation is 615
Info (324045): Vector file AluFinal.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4460 megabytes
    Info: Processing ended: Fri Jul 27 21:00:08 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


