$date
	Sun Oct 23 01:24:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#177119
b110 !
1"
#177122
b110 &
b110 %
1$
#177123
0"
#177126
b11 &
b11 %
#177130
b1010 &
b1010 %
#177134
b101 &
b101 %
#177138
b10000 &
b10000 %
#177142
b1000 &
b1000 %
#177146
b100 &
b100 %
#177150
b10 &
b10 %
#177154
b1 &
b1 %
1#
#177158
b0 &
0#
b0 %
0$
#1183419
b10111 !
1"
#1183422
b10111 &
b10111 %
1$
#1183423
0"
#1183426
b1000110 &
b1000110 %
#1183430
b100011 &
b100011 %
#1183434
b1101010 &
b1101010 %
#1183438
b110101 &
b110101 %
#1183442
b10100000 &
b10100000 %
#1183446
b1010000 &
b1010000 %
#1183450
b101000 &
b101000 %
#1183454
b10100 &
b10100 %
#1183458
b1010 &
b1010 %
#1183462
b101 &
b101 %
#1183466
b10000 &
b10000 %
#1183470
b1000 &
b1000 %
#1183474
b100 &
b100 %
#1183478
b10 &
b10 %
#1183482
b1 &
b1 %
1#
#1183486
b0 &
0#
b0 %
0$
#2145130
b10101 &
b10101 %
1$
b10101 !
1"
#2145131
0"
#2145134
b1000000 &
b1000000 %
#2145138
b100000 &
b100000 %
#2145142
b10000 &
b10000 %
#2145146
b1000 &
b1000 %
#2145150
b100 &
b100 %
#2145154
b10 &
b10 %
#2145158
b1 &
1#
b1 %
#2145162
b0 &
b0 %
0#
0$
#4500012
