{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.787006",
   "Default View_TopLeft":"-180,-189",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 3 -x 810 -y 80 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 3 -x 810 -y 110 -defaultsOSRD
preplace port TX_DATA_STREAM -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 3 -x 810 -y 190 -defaultsOSRD
preplace port port-id_data_aresetn -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_data_clock -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_rx_clk_in -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace inst ethernet -pg 1 -lvl 2 -x 560 -y 80 -swap {0 1 2 3 4 191 6 7 5 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 8 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 251 239 240 241 256 254 242 238 246 247 248 244 257 245 252 253 250 255 249 243} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 0R -pinDir gt_ref_clk left -pinY gt_ref_clk 280L -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx right -pinY axis_rx 30R -pinDir stat_tx right -pinY stat_tx 50R -pinDir stat_rx right -pinY stat_rx 70R -pinDir stat_rx.stat_rx_aligned right -pinY stat_rx.stat_rx_aligned 90R -pinDir stat_rx.stat_rx_status right -pinY stat_rx.stat_rx_status 110R -pinDir ctl_tx left -pinY ctl_tx 120L -pinDir ctl_tx.ctl_tx_enable left -pinY ctl_tx.ctl_tx_enable 140L -pinDir ctl_tx.ctl_tx_send_rfi left -pinY ctl_tx.ctl_tx_send_rfi 160L -pinDir ctl_rx left -pinY ctl_rx 180L -pinDir ctl_rx.ctl_rx_enable left -pinY ctl_rx.ctl_rx_enable 200L -pinDir core_drp left -pinY core_drp 20L -pinDir rs_fec_in left -pinY rs_fec_in 300L -pinDir rs_fec_in.ctl_rx_rsfec_enable left -pinY rs_fec_in.ctl_rx_rsfec_enable 320L -pinDir rs_fec_in.ctl_tx_rsfec_enable left -pinY rs_fec_in.ctl_tx_rsfec_enable 340L -pinDir rs_fec_out right -pinY rs_fec_out 130R -pinDir rx_otn_out right -pinY rx_otn_out 150R -pinDir gt_txusrclk2 left -pinY gt_txusrclk2 360L -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 520L -pinDir gt_ref_clk_out right -pinY gt_ref_clk_out 170R -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 190R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 210R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 560L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 540L -pinDir sys_reset left -pinY sys_reset 400L -pinDir init_clk left -pinY init_clk 380L -pinBusDir rx_preambleout right -pinBusY rx_preambleout 230R -pinDir usr_rx_reset right -pinY usr_rx_reset 250R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 270R -pinDir core_rx_reset left -pinY core_rx_reset 440L -pinDir rx_clk left -pinY rx_clk 580L -pinDir core_tx_reset left -pinY core_tx_reset 460L -pinDir tx_ovfout right -pinY tx_ovfout 290R -pinDir tx_unfout right -pinY tx_unfout 310R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 500L -pinDir usr_tx_reset right -pinY usr_tx_reset 330R -pinDir core_drp_reset left -pinY core_drp_reset 480L -pinDir drp_clk left -pinY drp_clk 420L
preplace inst eth_reset_mgr -pg 1 -lvl 1 -x 170 -y 200 -swap {0 1 5 3 4 2} -defaultsOSRD -pinDir clock left -pinY clock 60L -pinDir reset left -pinY reset 80L -pinDir rx_enable right -pinY rx_enable 80R -pinDir tx_enable right -pinY tx_enable 20R -pinDir tx_send_rfi right -pinY tx_send_rfi 40R -pinDir rx_aligned right -pinY rx_aligned 0R
preplace inst store_and_forward -pg 1 -lvl 1 -x 170 -y 60 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 20L -pinDir s_axis_aclk left -pinY s_axis_aclk 40L -pinDir m_axis_aclk right -pinY m_axis_aclk 40R
preplace inst constant_1 -pg 1 -lvl 1 -x 170 -y 420 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace netloc aurora_core_1_channel_up 1 2 1 NJ 190
preplace netloc clock_1 1 0 2 40 340 300
preplace netloc constant_1_dout 1 1 1 340 400n
preplace netloc data_aresetn_1 1 0 1 NJ 80
preplace netloc data_clock_1 1 0 1 NJ 100
preplace netloc eth_reset_mgr_rx_enable 1 1 1 N 280
preplace netloc eth_reset_mgr_tx_enable 1 1 1 N 220
preplace netloc eth_reset_mgr_tx_send_rfi 1 1 1 N 240
preplace netloc ethernet_core_gt_txusrclk2 1 1 1 320 100n
preplace netloc ethernet_stat_rx_aligned 1 1 2 300J 20 750
preplace netloc reset_in_1 1 0 2 20 480 320
preplace netloc rx_clk_0_1 1 0 2 NJ 660 NJ
preplace netloc Conn5 1 2 1 NJ 80
preplace netloc TX_DATA_STREAM_1 1 0 1 NJ 60
preplace netloc qsfp1_clk_1 1 0 2 NJ 360 NJ
preplace netloc qsfp1_ethernet_axis_rx 1 2 1 NJ 110
preplace netloc store_and_forward_M_AXIS 1 1 1 N 80
levelinfo -pg 1 0 170 560 810
pagesize -pg 1 -db -bbox -sgen -180 0 950 720
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-306,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 5 -x 1410 -y 90 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 5 -x 1410 -y 110 -defaultsOSRD
preplace port TX_DATA_STREAM -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port port-id_rx_clk -pg 1 -lvl 5 -x 1410 -y 370 -defaultsOSRD
preplace port port-id_rx_tx_enable -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 5 -x 1410 -y 170 -defaultsOSRD
preplace port port-id_data_aresetn -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_data_clock -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus usr_rx_resetn -pg 1 -lvl 5 -x 1410 -y 310 -defaultsOSRD
preplace inst ethernet_core -pg 1 -lvl 3 -x 890 -y 240 -defaultsOSRD
preplace inst tx_reset_inverter -pg 1 -lvl 1 -x 190 -y 210 -defaultsOSRD
preplace inst rx_reset_inverter -pg 1 -lvl 4 -x 1240 -y 310 -defaultsOSRD
preplace inst tx_clock_converter -pg 1 -lvl 2 -x 510 -y 170 -defaultsOSRD
preplace netloc reset_in_1 1 0 3 NJ 310 NJ 310 670
preplace netloc clock_1 1 0 3 NJ 330 NJ 330 680
preplace netloc qsfp1_ethernet_gt_rxusrclk2 1 2 3 690 470 1090 370 NJ
preplace netloc rx_tx_enable_0_enable 1 0 3 NJ 290 NJ 290 660
preplace netloc aurora_core_1_channel_up 1 3 2 NJ 170 NJ
preplace netloc qsfp1_ethernet_usr_tx_reset 1 0 4 40 480 NJ 480 NJ 480 1080
preplace netloc rx1_reset_inverter_Res 1 4 1 NJ 310
preplace netloc ethernet_core_usr_rx_reset 1 3 1 NJ 310
preplace netloc data_aresetn_1 1 0 2 NJ 150 NJ
preplace netloc data_clock_1 1 0 2 NJ 270 350J
preplace netloc tx_reset_inverter_Res 1 1 1 340J 170n
preplace netloc ethernet_core_gt_txusrclk2 1 1 3 360 270 640J 10 1090
preplace netloc Conn5 1 3 2 NJ 90 NJ
preplace netloc qsfp1_clk_1 1 0 3 NJ 70 NJ 70 NJ
preplace netloc qsfp1_ethernet_axis_rx 1 3 2 NJ 110 NJ
preplace netloc tx1_clock_converter_M_AXIS 1 2 1 650 90n
preplace netloc Conn1 1 0 2 NJ 130 NJ
levelinfo -pg 1 0 190 510 890 1240 1410
pagesize -pg 1 -db -bbox -sgen -180 0 1590 490
"
}
0
