{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539987970682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539987970682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 17:26:10 2018 " "Processing started: Fri Oct 19 17:26:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539987970682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539987970682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539987970682 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539987972134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-case_arch2 " "Found design unit 1: mux3-case_arch2" {  } { { "mux3.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973767 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behave " "Found design unit 1: registerFile-behave" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973767 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-compor " "Found design unit 1: memory-compor" {  } { { "memory.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973783 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-case_arch1 " "Found design unit 1: mux2-case_arch1" {  } { { "mux2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973799 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973799 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1539987973814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-case_arch " "Found design unit 1: mux-case_arch" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973814 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-case_arch " "Found design unit 1: alu-case_arch" {  } { { "alu.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973814 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973830 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973846 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2-behavior " "Found design unit 1: ShiftLeft2-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973846 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973861 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycle-behaviour " "Found design unit 1: MultiCycle-behaviour" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973877 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539987973877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539987973877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycle " "Elaborating entity \"MultiCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539987974025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_out MultiCycle.vhd(104) " "Verilog HDL or VHDL warning at MultiCycle.vhd(104): object \"op_out\" assigned a value but never read" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974025 "|MultiCycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm_out MultiCycle.vhd(108) " "Verilog HDL or VHDL warning at MultiCycle.vhd(108): object \"imm_out\" assigned a value but never read" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974025 "|MultiCycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_out MultiCycle.vhd(109) " "Verilog HDL or VHDL warning at MultiCycle.vhd(109): object \"jump_out\" assigned a value but never read" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974025 "|MultiCycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:unit1 " "Elaborating entity \"alu\" for hierarchy \"alu:unit1\"" {  } { { "MultiCycle.vhd" "unit1" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987974150 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp alu.vhd(32) " "VHDL Process Statement warning at alu.vhd(32): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/alu.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539987974150 "|MultiCycle|alu:unit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:unit2 " "Elaborating entity \"mux\" for hierarchy \"mux:unit2\"" {  } { { "MultiCycle.vhd" "unit2" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987974166 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux.vhd(19) " "VHDL Process Statement warning at mux.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539987974166 "|MultiCycle|mux:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux.vhd(21) " "VHDL Process Statement warning at mux.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539987974166 "|MultiCycle|mux:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c mux.vhd(23) " "VHDL Process Statement warning at mux.vhd(23): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539987974166 "|MultiCycle|mux:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d mux.vhd(25) " "VHDL Process Statement warning at mux.vhd(25): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539987974166 "|MultiCycle|mux:unit2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:unit3 " "Elaborating entity \"mux2\" for hierarchy \"mux2:unit3\"" {  } { { "MultiCycle.vhd" "unit3" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987974181 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regA mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): signal \"regA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539987974181 "|MultiCycle|mux2:unit3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC mux2.vhd(22) " "VHDL Process Statement warning at mux2.vhd(22): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux2.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539987974181 "|MultiCycle|mux2:unit3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:unit4 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:unit4\"" {  } { { "MultiCycle.vhd" "unit4" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987974181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_8 registerFile.vhd(45) " "Verilog HDL or VHDL warning at registerFile.vhd(45): object \"REG_8\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_9 registerFile.vhd(46) " "Verilog HDL or VHDL warning at registerFile.vhd(46): object \"REG_9\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_10 registerFile.vhd(47) " "Verilog HDL or VHDL warning at registerFile.vhd(47): object \"REG_10\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_11 registerFile.vhd(48) " "Verilog HDL or VHDL warning at registerFile.vhd(48): object \"REG_11\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_12 registerFile.vhd(49) " "Verilog HDL or VHDL warning at registerFile.vhd(49): object \"REG_12\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_13 registerFile.vhd(50) " "Verilog HDL or VHDL warning at registerFile.vhd(50): object \"REG_13\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_14 registerFile.vhd(51) " "Verilog HDL or VHDL warning at registerFile.vhd(51): object \"REG_14\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_15 registerFile.vhd(52) " "Verilog HDL or VHDL warning at registerFile.vhd(52): object \"REG_15\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_16 registerFile.vhd(53) " "Verilog HDL or VHDL warning at registerFile.vhd(53): object \"REG_16\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_17 registerFile.vhd(54) " "Verilog HDL or VHDL warning at registerFile.vhd(54): object \"REG_17\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_18 registerFile.vhd(55) " "Verilog HDL or VHDL warning at registerFile.vhd(55): object \"REG_18\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_19 registerFile.vhd(56) " "Verilog HDL or VHDL warning at registerFile.vhd(56): object \"REG_19\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_20 registerFile.vhd(57) " "Verilog HDL or VHDL warning at registerFile.vhd(57): object \"REG_20\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_21 registerFile.vhd(58) " "Verilog HDL or VHDL warning at registerFile.vhd(58): object \"REG_21\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_22 registerFile.vhd(59) " "Verilog HDL or VHDL warning at registerFile.vhd(59): object \"REG_22\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_23 registerFile.vhd(60) " "Verilog HDL or VHDL warning at registerFile.vhd(60): object \"REG_23\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_24 registerFile.vhd(61) " "Verilog HDL or VHDL warning at registerFile.vhd(61): object \"REG_24\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_25 registerFile.vhd(62) " "Verilog HDL or VHDL warning at registerFile.vhd(62): object \"REG_25\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539987974197 "|registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:unit5 " "Elaborating entity \"mux3\" for hierarchy \"mux3:unit5\"" {  } { { "MultiCycle.vhd" "unit5" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987974197 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux3.vhd(21) " "VHDL Process Statement warning at mux3.vhd(21): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux3.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539987974197 "|MultiCycle|mux3:unit5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux3.vhd(23) " "VHDL Process Statement warning at mux3.vhd(23): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux3.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539987974197 "|MultiCycle|mux3:unit5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:unit7 " "Elaborating entity \"IR\" for hierarchy \"IR:unit7\"" {  } { { "MultiCycle.vhd" "unit7" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987974213 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"op_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r1_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r2_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r3_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r3_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"imm_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"jump_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "func_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"func_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[0\] IR.vhd(36) " "Inferred latch for \"func_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[1\] IR.vhd(36) " "Inferred latch for \"func_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[2\] IR.vhd(36) " "Inferred latch for \"func_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[3\] IR.vhd(36) " "Inferred latch for \"func_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974213 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[4\] IR.vhd(36) " "Inferred latch for \"func_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[5\] IR.vhd(36) " "Inferred latch for \"func_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[0\] IR.vhd(36) " "Inferred latch for \"jump_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[1\] IR.vhd(36) " "Inferred latch for \"jump_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[2\] IR.vhd(36) " "Inferred latch for \"jump_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[3\] IR.vhd(36) " "Inferred latch for \"jump_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[4\] IR.vhd(36) " "Inferred latch for \"jump_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[5\] IR.vhd(36) " "Inferred latch for \"jump_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[6\] IR.vhd(36) " "Inferred latch for \"jump_out\[6\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[7\] IR.vhd(36) " "Inferred latch for \"jump_out\[7\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[8\] IR.vhd(36) " "Inferred latch for \"jump_out\[8\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[9\] IR.vhd(36) " "Inferred latch for \"jump_out\[9\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[10\] IR.vhd(36) " "Inferred latch for \"jump_out\[10\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[11\] IR.vhd(36) " "Inferred latch for \"jump_out\[11\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[12\] IR.vhd(36) " "Inferred latch for \"jump_out\[12\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[13\] IR.vhd(36) " "Inferred latch for \"jump_out\[13\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[14\] IR.vhd(36) " "Inferred latch for \"jump_out\[14\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[15\] IR.vhd(36) " "Inferred latch for \"jump_out\[15\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[16\] IR.vhd(36) " "Inferred latch for \"jump_out\[16\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[17\] IR.vhd(36) " "Inferred latch for \"jump_out\[17\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[18\] IR.vhd(36) " "Inferred latch for \"jump_out\[18\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[19\] IR.vhd(36) " "Inferred latch for \"jump_out\[19\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[20\] IR.vhd(36) " "Inferred latch for \"jump_out\[20\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[21\] IR.vhd(36) " "Inferred latch for \"jump_out\[21\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[22\] IR.vhd(36) " "Inferred latch for \"jump_out\[22\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[23\] IR.vhd(36) " "Inferred latch for \"jump_out\[23\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[24\] IR.vhd(36) " "Inferred latch for \"jump_out\[24\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[25\] IR.vhd(36) " "Inferred latch for \"jump_out\[25\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[0\] IR.vhd(36) " "Inferred latch for \"imm_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[1\] IR.vhd(36) " "Inferred latch for \"imm_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[2\] IR.vhd(36) " "Inferred latch for \"imm_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[3\] IR.vhd(36) " "Inferred latch for \"imm_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[4\] IR.vhd(36) " "Inferred latch for \"imm_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[5\] IR.vhd(36) " "Inferred latch for \"imm_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[6\] IR.vhd(36) " "Inferred latch for \"imm_out\[6\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[7\] IR.vhd(36) " "Inferred latch for \"imm_out\[7\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[8\] IR.vhd(36) " "Inferred latch for \"imm_out\[8\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[9\] IR.vhd(36) " "Inferred latch for \"imm_out\[9\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[10\] IR.vhd(36) " "Inferred latch for \"imm_out\[10\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[11\] IR.vhd(36) " "Inferred latch for \"imm_out\[11\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[12\] IR.vhd(36) " "Inferred latch for \"imm_out\[12\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[13\] IR.vhd(36) " "Inferred latch for \"imm_out\[13\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[14\] IR.vhd(36) " "Inferred latch for \"imm_out\[14\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[15\] IR.vhd(36) " "Inferred latch for \"imm_out\[15\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[0\] IR.vhd(36) " "Inferred latch for \"r3_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[1\] IR.vhd(36) " "Inferred latch for \"r3_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[2\] IR.vhd(36) " "Inferred latch for \"r3_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[3\] IR.vhd(36) " "Inferred latch for \"r3_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[4\] IR.vhd(36) " "Inferred latch for \"r3_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[0\] IR.vhd(36) " "Inferred latch for \"r2_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[1\] IR.vhd(36) " "Inferred latch for \"r2_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[2\] IR.vhd(36) " "Inferred latch for \"r2_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[3\] IR.vhd(36) " "Inferred latch for \"r2_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[4\] IR.vhd(36) " "Inferred latch for \"r2_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[0\] IR.vhd(36) " "Inferred latch for \"r1_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[1\] IR.vhd(36) " "Inferred latch for \"r1_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[2\] IR.vhd(36) " "Inferred latch for \"r1_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[3\] IR.vhd(36) " "Inferred latch for \"r1_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[4\] IR.vhd(36) " "Inferred latch for \"r1_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[0\] IR.vhd(36) " "Inferred latch for \"op_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[1\] IR.vhd(36) " "Inferred latch for \"op_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[2\] IR.vhd(36) " "Inferred latch for \"op_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[3\] IR.vhd(36) " "Inferred latch for \"op_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[4\] IR.vhd(36) " "Inferred latch for \"op_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[5\] IR.vhd(36) " "Inferred latch for \"op_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539987974228 "|IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:unit8 " "Elaborating entity \"memory\" for hierarchy \"memory:unit8\"" {  } { { "MultiCycle.vhd" "unit8" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987974244 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:unit7\|func_out\[5\] IR:unit7\|func_out\[2\] " "Duplicate LATCH primitive \"IR:unit7\|func_out\[5\]\" merged with LATCH primitive \"IR:unit7\|func_out\[2\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987975687 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:unit7\|func_out\[4\] IR:unit7\|func_out\[2\] " "Duplicate LATCH primitive \"IR:unit7\|func_out\[4\]\" merged with LATCH primitive \"IR:unit7\|func_out\[2\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987975687 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:unit7\|func_out\[3\] IR:unit7\|func_out\[2\] " "Duplicate LATCH primitive \"IR:unit7\|func_out\[3\]\" merged with LATCH primitive \"IR:unit7\|func_out\[2\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539987975687 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1539987975687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539987976261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539987976261 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "testSel3 " "No output dependent on input pin \"testSel3\"" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539987976417 "|MultiCycle|testSel3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "testSel4 " "No output dependent on input pin \"testSel4\"" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539987976417 "|MultiCycle|testSel4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1539987976417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539987976417 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539987976417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539987976417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539987976417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539987976495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 17:26:16 2018 " "Processing ended: Fri Oct 19 17:26:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539987976495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539987976495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539987976495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539987976495 ""}
