Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 15:27:33 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      6           
TIMING-16  Warning   Large setup violation          12          
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.449     -134.898                     12                  151        0.190        0.000                      0                  151        4.500        0.000                       0                    89  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.449     -134.898                     12                  151        0.190        0.000                      0                  151        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack      -11.449ns,  Total Violation     -134.898ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.449ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.419ns  (logic 12.249ns (57.189%)  route 9.170ns (42.811%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.419     5.505 r  vga_sync_unit/v_count_reg_reg[0]_replica/Q
                         net (fo=22, routed)          0.649     6.154    vga_sync_unit/A[0]_repN
    SLICE_X39Y4          LUT4 (Prop_lut4_I3_O)        0.297     6.451 r  vga_sync_unit/rgb_reg2_i_12_comp/O
                         net (fo=1, routed)           0.567     7.018    vga_sync_unit/rgb_reg2_i_12_n_0_repN
    SLICE_X38Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  vga_sync_unit/rgb_reg2_i_4_comp/O
                         net (fo=3, routed)           1.221     8.363    vga_gradient_unit/A[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    12.399 r  vga_gradient_unit/rgb_reg2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.401    vga_gradient_unit/rgb_reg2__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.919 r  vga_gradient_unit/rgb_reg2__2/P[0]
                         net (fo=1, routed)           0.680    14.599    vga_gradient_unit/rgb_reg2__2_n_105
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    15.256 r  vga_gradient_unit/rgb_reg_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.256    vga_gradient_unit/rgb_reg_reg[7]_i_104_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  vga_gradient_unit/rgb_reg_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    15.373    vga_gradient_unit/rgb_reg_reg[7]_i_100_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.592 r  vga_gradient_unit/rgb_reg_reg[7]_i_50/O[0]
                         net (fo=24, routed)          0.883    16.475    vga_gradient_unit/rgb_reg_reg[7]_i_50_n_7
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295    16.770 r  vga_gradient_unit/rgb_reg[5]_i_65/O
                         net (fo=1, routed)           0.587    17.357    vga_gradient_unit/rgb_reg[5]_i_65_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.761 r  vga_gradient_unit/rgb_reg_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.761    vga_gradient_unit/rgb_reg_reg[5]_i_27_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  vga_gradient_unit/rgb_reg_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.878    vga_gradient_unit/rgb_reg_reg[7]_i_108_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.097 r  vga_gradient_unit/rgb_reg_reg[7]_i_103/O[0]
                         net (fo=5, routed)           1.277    19.374    vga_gradient_unit/rgb_reg_reg[7]_i_103_n_7
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.295    19.669 r  vga_gradient_unit/rgb_reg[7]_i_39_comp/O
                         net (fo=1, routed)           0.805    20.474    vga_gradient_unit/rgb_reg[7]_i_39_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.981 r  vga_gradient_unit/rgb_reg_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.981    vga_gradient_unit/rgb_reg_reg[7]_i_9_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  vga_gradient_unit/rgb_reg_reg[7]_i_326/O[3]
                         net (fo=3, routed)           0.959    22.253    vga_gradient_unit/rgb_reg_reg[7]_i_326_n_4
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.306    22.559 r  vga_gradient_unit/rgb_reg[7]_i_329/O
                         net (fo=1, routed)           0.000    22.559    vga_gradient_unit/rgb_reg[7]_i_329_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.092 r  vga_gradient_unit/rgb_reg_reg[7]_i_254/CO[3]
                         net (fo=1, routed)           0.000    23.092    vga_gradient_unit/rgb_reg_reg[7]_i_254_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  vga_gradient_unit/rgb_reg_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.209    vga_gradient_unit/rgb_reg_reg[7]_i_127_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.524 r  vga_gradient_unit/rgb_reg_reg[7]_i_51/O[3]
                         net (fo=3, routed)           0.989    24.513    vga_gradient_unit/rgb_reg_reg[7]_i_51_n_4
    SLICE_X11Y8          LUT4 (Prop_lut4_I1_O)        0.307    24.820 r  vga_gradient_unit/rgb_reg[7]_i_123/O
                         net (fo=1, routed)           0.000    24.820    vga_gradient_unit/rgb_reg[7]_i_123_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.221 r  vga_gradient_unit/rgb_reg_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.221    vga_gradient_unit/rgb_reg_reg[7]_i_45_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.378 r  vga_gradient_unit/rgb_reg_reg[7]_i_10/CO[1]
                         net (fo=4, routed)           0.551    25.929    vga_gradient_unit/rgb_reg_reg[7]_i_10_n_2
    SLICE_X10Y9          LUT5 (Prop_lut5_I1_O)        0.329    26.258 r  vga_gradient_unit/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    26.258    vga_gradient_unit/rgb_reg[5]_i_3_n_0
    SLICE_X10Y9          MUXF7 (Prop_muxf7_I1_O)      0.247    26.505 r  vga_gradient_unit/rgb_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    26.505    vga_gradient_unit/rgb_reg_reg[5]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  vga_gradient_unit/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.449    14.790    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  vga_gradient_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.113    15.056    vga_gradient_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -26.505    
  -------------------------------------------------------------------
                         slack                                -11.449    

Slack (VIOLATED) :        -11.352ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.349ns  (logic 12.038ns (56.385%)  route 9.311ns (43.615%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    vga_sync_unit/CLK
    SLICE_X29Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=33, routed)          0.745     6.279    vga_sync_unit/x[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.403 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.818     7.221    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.124     7.345 r  vga_sync_unit/rgb_reg2__5_i_1/O
                         net (fo=10, routed)          0.761     8.106    vga_gradient_unit/rgb_reg2__6_0[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.142 r  vga_gradient_unit/rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    12.144    vga_gradient_unit/rgb_reg2__5_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.662 r  vga_gradient_unit/rgb_reg2__6/P[0]
                         net (fo=1, routed)           0.801    14.462    vga_gradient_unit/rgb_reg2__6_n_105
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    15.119 r  vga_gradient_unit/rgb_reg_reg[3]_i_204/CO[3]
                         net (fo=1, routed)           0.000    15.119    vga_gradient_unit/rgb_reg_reg[3]_i_204_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.442 r  vga_gradient_unit/rgb_reg_reg[3]_i_86/O[1]
                         net (fo=33, routed)          0.726    16.169    vga_gradient_unit/rgb_reg_reg[3]_i_86_n_6
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.306    16.475 r  vga_gradient_unit/rgb_reg[3]_i_187/O
                         net (fo=2, routed)           0.818    17.293    vga_gradient_unit/rgb_reg[3]_i_187_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.678 r  vga_gradient_unit/rgb_reg_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.678    vga_gradient_unit/rgb_reg_reg[2]_i_50_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  vga_gradient_unit/rgb_reg_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.792    vga_gradient_unit/rgb_reg_reg[2]_i_25_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  vga_gradient_unit/rgb_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    17.906    vga_gradient_unit/rgb_reg_reg[3]_i_60_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  vga_gradient_unit/rgb_reg_reg[3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    18.020    vga_gradient_unit/rgb_reg_reg[3]_i_69_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.259 r  vga_gradient_unit/rgb_reg_reg[3]_i_219/O[2]
                         net (fo=4, routed)           0.922    19.180    vga_gradient_unit/rgb_reg_reg[3]_i_219_n_5
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.302    19.482 r  vga_gradient_unit/rgb_reg[3]_i_370/O
                         net (fo=2, routed)           0.460    19.942    vga_gradient_unit/rgb_reg[3]_i_370_n_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I1_O)        0.124    20.066 r  vga_gradient_unit/rgb_reg[3]_i_287/O
                         net (fo=1, routed)           0.707    20.774    vga_gradient_unit/rgb_reg[3]_i_287_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.281 r  vga_gradient_unit/rgb_reg_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    21.281    vga_gradient_unit/rgb_reg_reg[3]_i_206_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.520 r  vga_gradient_unit/rgb_reg_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.747    22.266    vga_gradient_unit/rgb_reg_reg[3]_i_88_n_5
    SLICE_X14Y22         LUT2 (Prop_lut2_I0_O)        0.302    22.568 r  vga_gradient_unit/rgb_reg[3]_i_92/O
                         net (fo=1, routed)           0.000    22.568    vga_gradient_unit/rgb_reg[3]_i_92_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.081 r  vga_gradient_unit/rgb_reg_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.081    vga_gradient_unit/rgb_reg_reg[3]_i_32_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.404 r  vga_gradient_unit/rgb_reg_reg[3]_i_7/O[1]
                         net (fo=3, routed)           0.660    24.064    vga_gradient_unit/rgb_reg_reg[3]_i_7_n_6
    SLICE_X15Y22         LUT4 (Prop_lut4_I2_O)        0.306    24.370 r  vga_gradient_unit/rgb_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    24.370    vga_gradient_unit/rgb_reg[3]_i_29_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.920 r  vga_gradient_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.146    26.066    vga_gradient_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X29Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.190 r  vga_gradient_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    26.190    vga_gradient_unit/rgb_reg[0]_i_2_n_0
    SLICE_X29Y23         MUXF7 (Prop_muxf7_I0_O)      0.238    26.428 r  vga_gradient_unit/rgb_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.428    vga_gradient_unit/rgb_reg_reg[0]_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.432    14.773    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[0]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.064    15.076    vga_gradient_unit/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -26.428    
  -------------------------------------------------------------------
                         slack                                -11.352    

Slack (VIOLATED) :        -11.282ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.245ns  (logic 11.924ns (56.127%)  route 9.321ns (43.873%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    vga_sync_unit/CLK
    SLICE_X29Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=33, routed)          0.745     6.279    vga_sync_unit/x[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.403 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.396     6.800    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X29Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.924 r  vga_sync_unit/rgb_reg2__8_i_1/O
                         net (fo=10, routed)          1.240     8.164    vga_gradient_unit/rgb_reg2__9_0[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    12.200 r  vga_gradient_unit/rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    12.202    vga_gradient_unit/rgb_reg2__9_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.720 r  vga_gradient_unit/rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.046    14.766    vga_gradient_unit/rgb_reg2__10_n_105
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    15.440 r  vga_gradient_unit/rgb_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.440    vga_gradient_unit/rgb_reg_reg[11]_i_205_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.554 r  vga_gradient_unit/rgb_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.554    vga_gradient_unit/rgb_reg_reg[11]_i_87_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.888 r  vga_gradient_unit/rgb_reg_reg[11]_i_32/O[1]
                         net (fo=33, routed)          0.645    16.533    vga_gradient_unit/rgb_reg1[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.303    16.836 r  vga_gradient_unit/rgb_reg[10]_i_72/O
                         net (fo=2, routed)           0.978    17.814    vga_gradient_unit/rgb_reg[10]_i_72_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.199 r  vga_gradient_unit/rgb_reg_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.199    vga_gradient_unit/rgb_reg_reg[10]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.438 r  vga_gradient_unit/rgb_reg_reg[11]_i_61/O[2]
                         net (fo=5, routed)           0.711    19.149    vga_gradient_unit/rgb_reg_reg[11]_i_61_n_5
    SLICE_X34Y26         LUT3 (Prop_lut3_I1_O)        0.302    19.451 r  vga_gradient_unit/rgb_reg[11]_i_72/O
                         net (fo=1, routed)           0.970    20.421    vga_gradient_unit/rgb_reg[11]_i_72_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.545 r  vga_gradient_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    20.545    vga_gradient_unit/rgb_reg[11]_i_20_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.925 r  vga_gradient_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.925    vga_gradient_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.248 r  vga_gradient_unit/rgb_reg_reg[11]_i_281/O[1]
                         net (fo=3, routed)           0.646    21.894    vga_gradient_unit/rgb_reg_reg[11]_i_281_n_6
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.306    22.200 r  vga_gradient_unit/rgb_reg[11]_i_284/O
                         net (fo=1, routed)           0.000    22.200    vga_gradient_unit/rgb_reg[11]_i_284_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.750 r  vga_gradient_unit/rgb_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    22.750    vga_gradient_unit/rgb_reg_reg[11]_i_206_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.864 r  vga_gradient_unit/rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.864    vga_gradient_unit/rgb_reg_reg[11]_i_88_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.086 r  vga_gradient_unit/rgb_reg_reg[11]_i_33/O[0]
                         net (fo=3, routed)           1.017    24.103    vga_gradient_unit/rgb_reg_reg[11]_i_33_n_7
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.299    24.402 r  vga_gradient_unit/rgb_reg[11]_i_85/O
                         net (fo=1, routed)           0.000    24.402    vga_gradient_unit/rgb_reg[11]_i_85_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.952 r  vga_gradient_unit/rgb_reg_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.952    vga_gradient_unit/rgb_reg_reg[11]_i_23_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.066 r  vga_gradient_unit/rgb_reg_reg[11]_i_6/CO[3]
                         net (fo=4, routed)           0.924    25.990    vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I1_O)        0.124    26.114 r  vga_gradient_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    26.114    vga_gradient_unit/rgb_reg[11]_i_3_n_0
    SLICE_X38Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    26.323 r  vga_gradient_unit/rgb_reg_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    26.323    vga_gradient_unit/rgb_reg_reg[11]_i_2_n_0
    SLICE_X38Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.434    14.775    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[11]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)        0.113    15.041    vga_gradient_unit/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -26.323    
  -------------------------------------------------------------------
                         slack                                -11.282    

Slack (VIOLATED) :        -11.279ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.278ns  (logic 12.038ns (56.575%)  route 9.240ns (43.425%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    vga_sync_unit/CLK
    SLICE_X29Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=33, routed)          0.745     6.279    vga_sync_unit/x[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.403 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.818     7.221    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.124     7.345 r  vga_sync_unit/rgb_reg2__5_i_1/O
                         net (fo=10, routed)          0.761     8.106    vga_gradient_unit/rgb_reg2__6_0[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.142 r  vga_gradient_unit/rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    12.144    vga_gradient_unit/rgb_reg2__5_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.662 r  vga_gradient_unit/rgb_reg2__6/P[0]
                         net (fo=1, routed)           0.801    14.462    vga_gradient_unit/rgb_reg2__6_n_105
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    15.119 r  vga_gradient_unit/rgb_reg_reg[3]_i_204/CO[3]
                         net (fo=1, routed)           0.000    15.119    vga_gradient_unit/rgb_reg_reg[3]_i_204_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.442 r  vga_gradient_unit/rgb_reg_reg[3]_i_86/O[1]
                         net (fo=33, routed)          0.726    16.169    vga_gradient_unit/rgb_reg_reg[3]_i_86_n_6
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.306    16.475 r  vga_gradient_unit/rgb_reg[3]_i_187/O
                         net (fo=2, routed)           0.818    17.293    vga_gradient_unit/rgb_reg[3]_i_187_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.678 r  vga_gradient_unit/rgb_reg_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.678    vga_gradient_unit/rgb_reg_reg[2]_i_50_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  vga_gradient_unit/rgb_reg_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.792    vga_gradient_unit/rgb_reg_reg[2]_i_25_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  vga_gradient_unit/rgb_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    17.906    vga_gradient_unit/rgb_reg_reg[3]_i_60_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  vga_gradient_unit/rgb_reg_reg[3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    18.020    vga_gradient_unit/rgb_reg_reg[3]_i_69_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.259 r  vga_gradient_unit/rgb_reg_reg[3]_i_219/O[2]
                         net (fo=4, routed)           0.922    19.180    vga_gradient_unit/rgb_reg_reg[3]_i_219_n_5
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.302    19.482 r  vga_gradient_unit/rgb_reg[3]_i_370/O
                         net (fo=2, routed)           0.460    19.942    vga_gradient_unit/rgb_reg[3]_i_370_n_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I1_O)        0.124    20.066 r  vga_gradient_unit/rgb_reg[3]_i_287/O
                         net (fo=1, routed)           0.707    20.774    vga_gradient_unit/rgb_reg[3]_i_287_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.281 r  vga_gradient_unit/rgb_reg_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    21.281    vga_gradient_unit/rgb_reg_reg[3]_i_206_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.520 r  vga_gradient_unit/rgb_reg_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.747    22.266    vga_gradient_unit/rgb_reg_reg[3]_i_88_n_5
    SLICE_X14Y22         LUT2 (Prop_lut2_I0_O)        0.302    22.568 r  vga_gradient_unit/rgb_reg[3]_i_92/O
                         net (fo=1, routed)           0.000    22.568    vga_gradient_unit/rgb_reg[3]_i_92_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.081 r  vga_gradient_unit/rgb_reg_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.081    vga_gradient_unit/rgb_reg_reg[3]_i_32_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.404 r  vga_gradient_unit/rgb_reg_reg[3]_i_7/O[1]
                         net (fo=3, routed)           0.660    24.064    vga_gradient_unit/rgb_reg_reg[3]_i_7_n_6
    SLICE_X15Y22         LUT4 (Prop_lut4_I2_O)        0.306    24.370 r  vga_gradient_unit/rgb_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    24.370    vga_gradient_unit/rgb_reg[3]_i_29_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.920 r  vga_gradient_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.074    25.994    vga_gradient_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X29Y22         LUT5 (Prop_lut5_I1_O)        0.124    26.118 r  vga_gradient_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    26.118    vga_gradient_unit/rgb_reg[1]_i_2_n_0
    SLICE_X29Y22         MUXF7 (Prop_muxf7_I0_O)      0.238    26.356 r  vga_gradient_unit/rgb_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    26.356    vga_gradient_unit/rgb_reg_reg[1]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.433    14.774    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X29Y22         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[1]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)        0.064    15.077    vga_gradient_unit/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -26.356    
  -------------------------------------------------------------------
                         slack                                -11.279    

Slack (VIOLATED) :        -11.271ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.321ns  (logic 11.802ns (55.355%)  route 9.519ns (44.645%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    vga_sync_unit/CLK
    SLICE_X29Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=33, routed)          0.745     6.279    vga_sync_unit/x[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.403 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.639     7.043    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.167 r  vga_sync_unit/rgb_reg2__7_i_1/O
                         net (fo=10, routed)          1.003     8.170    vga_gradient_unit/rgb_reg2__8_0[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.206 r  vga_gradient_unit/rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002    12.208    vga_gradient_unit/rgb_reg2__7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.726 r  vga_gradient_unit/rgb_reg2__8/P[0]
                         net (fo=1, routed)           0.642    14.368    vga_gradient_unit/rgb_reg2__8_n_105
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    15.042 r  vga_gradient_unit/rgb_reg_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    15.042    vga_gradient_unit/rgb_reg_reg[7]_i_204_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.264 f  vga_gradient_unit/rgb_reg_reg[7]_i_86/O[0]
                         net (fo=33, routed)          1.051    16.315    vga_gradient_unit/rgb_reg_reg[7]_i_86_n_7
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.299    16.614 r  vga_gradient_unit/rgb_reg[7]_i_142/O
                         net (fo=2, routed)           0.748    17.362    vga_gradient_unit/rgb_reg[7]_i_142_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.869 r  vga_gradient_unit/rgb_reg_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.869    vga_gradient_unit/rgb_reg_reg[7]_i_59_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.182 r  vga_gradient_unit/rgb_reg_reg[7]_i_68/O[3]
                         net (fo=4, routed)           0.856    19.037    vga_gradient_unit/rgb_reg_reg[7]_i_68_n_4
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.306    19.343 r  vga_gradient_unit/rgb_reg[7]_i_444/O
                         net (fo=2, routed)           0.516    19.859    vga_gradient_unit/rgb_reg[7]_i_444_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.124    19.983 r  vga_gradient_unit/rgb_reg[7]_i_360/O
                         net (fo=1, routed)           0.814    20.798    vga_gradient_unit/rgb_reg[7]_i_360_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.196 r  vga_gradient_unit/rgb_reg_reg[7]_i_280/CO[3]
                         net (fo=1, routed)           0.000    21.196    vga_gradient_unit/rgb_reg_reg[7]_i_280_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.530 r  vga_gradient_unit/rgb_reg_reg[7]_i_206/O[1]
                         net (fo=3, routed)           0.575    22.104    vga_gradient_unit/rgb_reg_reg[7]_i_206_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303    22.407 r  vga_gradient_unit/rgb_reg[7]_i_209/O
                         net (fo=1, routed)           0.000    22.407    vga_gradient_unit/rgb_reg[7]_i_209_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.957 r  vga_gradient_unit/rgb_reg_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.957    vga_gradient_unit/rgb_reg_reg[7]_i_87_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.291 r  vga_gradient_unit/rgb_reg_reg[7]_i_32/O[1]
                         net (fo=3, routed)           0.810    24.101    vga_gradient_unit/rgb_reg_reg[7]_i_32_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.303    24.404 r  vga_gradient_unit/rgb_reg[7]_i_83/O
                         net (fo=1, routed)           0.000    24.404    vga_gradient_unit/rgb_reg[7]_i_83_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.802 r  vga_gradient_unit/rgb_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.802    vga_gradient_unit/rgb_reg_reg[7]_i_22_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.916 r  vga_gradient_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.118    26.034    vga_gradient_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I1_O)        0.124    26.158 r  vga_gradient_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    26.158    vga_gradient_unit/rgb_reg[7]_i_2_n_0
    SLICE_X10Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    26.399 r  vga_gradient_unit/rgb_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    26.399    vga_gradient_unit/rgb_reg_reg[7]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.449    14.790    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.113    15.128    vga_gradient_unit/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                -11.271    

Slack (VIOLATED) :        -11.253ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.223ns  (logic 12.216ns (57.560%)  route 9.007ns (42.440%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.419     5.505 r  vga_sync_unit/v_count_reg_reg[0]_replica/Q
                         net (fo=22, routed)          0.649     6.154    vga_sync_unit/A[0]_repN
    SLICE_X39Y4          LUT4 (Prop_lut4_I3_O)        0.297     6.451 r  vga_sync_unit/rgb_reg2_i_12_comp/O
                         net (fo=1, routed)           0.567     7.018    vga_sync_unit/rgb_reg2_i_12_n_0_repN
    SLICE_X38Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  vga_sync_unit/rgb_reg2_i_4_comp/O
                         net (fo=3, routed)           1.221     8.363    vga_gradient_unit/A[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    12.399 r  vga_gradient_unit/rgb_reg2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.401    vga_gradient_unit/rgb_reg2__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.919 r  vga_gradient_unit/rgb_reg2__2/P[0]
                         net (fo=1, routed)           0.680    14.599    vga_gradient_unit/rgb_reg2__2_n_105
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    15.256 r  vga_gradient_unit/rgb_reg_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.256    vga_gradient_unit/rgb_reg_reg[7]_i_104_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  vga_gradient_unit/rgb_reg_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    15.373    vga_gradient_unit/rgb_reg_reg[7]_i_100_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.592 r  vga_gradient_unit/rgb_reg_reg[7]_i_50/O[0]
                         net (fo=24, routed)          0.883    16.475    vga_gradient_unit/rgb_reg_reg[7]_i_50_n_7
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295    16.770 r  vga_gradient_unit/rgb_reg[5]_i_65/O
                         net (fo=1, routed)           0.587    17.357    vga_gradient_unit/rgb_reg[5]_i_65_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.761 r  vga_gradient_unit/rgb_reg_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.761    vga_gradient_unit/rgb_reg_reg[5]_i_27_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  vga_gradient_unit/rgb_reg_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.878    vga_gradient_unit/rgb_reg_reg[7]_i_108_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.097 r  vga_gradient_unit/rgb_reg_reg[7]_i_103/O[0]
                         net (fo=5, routed)           1.277    19.374    vga_gradient_unit/rgb_reg_reg[7]_i_103_n_7
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.295    19.669 r  vga_gradient_unit/rgb_reg[7]_i_39_comp/O
                         net (fo=1, routed)           0.805    20.474    vga_gradient_unit/rgb_reg[7]_i_39_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.981 r  vga_gradient_unit/rgb_reg_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.981    vga_gradient_unit/rgb_reg_reg[7]_i_9_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  vga_gradient_unit/rgb_reg_reg[7]_i_326/O[3]
                         net (fo=3, routed)           0.959    22.253    vga_gradient_unit/rgb_reg_reg[7]_i_326_n_4
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.306    22.559 r  vga_gradient_unit/rgb_reg[7]_i_329/O
                         net (fo=1, routed)           0.000    22.559    vga_gradient_unit/rgb_reg[7]_i_329_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.092 r  vga_gradient_unit/rgb_reg_reg[7]_i_254/CO[3]
                         net (fo=1, routed)           0.000    23.092    vga_gradient_unit/rgb_reg_reg[7]_i_254_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  vga_gradient_unit/rgb_reg_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.209    vga_gradient_unit/rgb_reg_reg[7]_i_127_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.524 r  vga_gradient_unit/rgb_reg_reg[7]_i_51/O[3]
                         net (fo=3, routed)           0.989    24.513    vga_gradient_unit/rgb_reg_reg[7]_i_51_n_4
    SLICE_X11Y8          LUT4 (Prop_lut4_I1_O)        0.307    24.820 r  vga_gradient_unit/rgb_reg[7]_i_123/O
                         net (fo=1, routed)           0.000    24.820    vga_gradient_unit/rgb_reg[7]_i_123_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.221 r  vga_gradient_unit/rgb_reg_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.221    vga_gradient_unit/rgb_reg_reg[7]_i_45_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.378 r  vga_gradient_unit/rgb_reg_reg[7]_i_10/CO[1]
                         net (fo=4, routed)           0.388    25.766    vga_gradient_unit/rgb_reg_reg[7]_i_10_n_2
    SLICE_X10Y9          LUT5 (Prop_lut5_I1_O)        0.329    26.095 r  vga_gradient_unit/rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    26.095    vga_gradient_unit/rgb_reg[4]_i_3_n_0
    SLICE_X10Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    26.309 r  vga_gradient_unit/rgb_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    26.309    vga_gradient_unit/rgb_reg_reg[4]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  vga_gradient_unit/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.449    14.790    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  vga_gradient_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.113    15.056    vga_gradient_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -26.309    
  -------------------------------------------------------------------
                         slack                                -11.253    

Slack (VIOLATED) :        -11.237ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.150ns  (logic 11.953ns (56.515%)  route 9.197ns (43.485%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    vga_sync_unit/CLK
    SLICE_X29Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=33, routed)          0.745     6.279    vga_sync_unit/x[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.403 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.396     6.800    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X29Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.924 r  vga_sync_unit/rgb_reg2__8_i_1/O
                         net (fo=10, routed)          1.240     8.164    vga_gradient_unit/rgb_reg2__9_0[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    12.200 r  vga_gradient_unit/rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    12.202    vga_gradient_unit/rgb_reg2__9_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.720 r  vga_gradient_unit/rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.046    14.766    vga_gradient_unit/rgb_reg2__10_n_105
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    15.440 r  vga_gradient_unit/rgb_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.440    vga_gradient_unit/rgb_reg_reg[11]_i_205_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.554 r  vga_gradient_unit/rgb_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.554    vga_gradient_unit/rgb_reg_reg[11]_i_87_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.888 r  vga_gradient_unit/rgb_reg_reg[11]_i_32/O[1]
                         net (fo=33, routed)          0.645    16.533    vga_gradient_unit/rgb_reg1[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.303    16.836 r  vga_gradient_unit/rgb_reg[10]_i_72/O
                         net (fo=2, routed)           0.978    17.814    vga_gradient_unit/rgb_reg[10]_i_72_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.199 r  vga_gradient_unit/rgb_reg_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.199    vga_gradient_unit/rgb_reg_reg[10]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.438 r  vga_gradient_unit/rgb_reg_reg[11]_i_61/O[2]
                         net (fo=5, routed)           0.711    19.149    vga_gradient_unit/rgb_reg_reg[11]_i_61_n_5
    SLICE_X34Y26         LUT3 (Prop_lut3_I1_O)        0.302    19.451 r  vga_gradient_unit/rgb_reg[11]_i_72/O
                         net (fo=1, routed)           0.970    20.421    vga_gradient_unit/rgb_reg[11]_i_72_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.545 r  vga_gradient_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    20.545    vga_gradient_unit/rgb_reg[11]_i_20_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.925 r  vga_gradient_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.925    vga_gradient_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.248 r  vga_gradient_unit/rgb_reg_reg[11]_i_281/O[1]
                         net (fo=3, routed)           0.646    21.894    vga_gradient_unit/rgb_reg_reg[11]_i_281_n_6
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.306    22.200 r  vga_gradient_unit/rgb_reg[11]_i_284/O
                         net (fo=1, routed)           0.000    22.200    vga_gradient_unit/rgb_reg[11]_i_284_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.750 r  vga_gradient_unit/rgb_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    22.750    vga_gradient_unit/rgb_reg_reg[11]_i_206_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.864 r  vga_gradient_unit/rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.864    vga_gradient_unit/rgb_reg_reg[11]_i_88_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.086 r  vga_gradient_unit/rgb_reg_reg[11]_i_33/O[0]
                         net (fo=3, routed)           1.017    24.103    vga_gradient_unit/rgb_reg_reg[11]_i_33_n_7
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.299    24.402 r  vga_gradient_unit/rgb_reg[11]_i_85/O
                         net (fo=1, routed)           0.000    24.402    vga_gradient_unit/rgb_reg[11]_i_85_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.952 r  vga_gradient_unit/rgb_reg_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.952    vga_gradient_unit/rgb_reg_reg[11]_i_23_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.066 r  vga_gradient_unit/rgb_reg_reg[11]_i_6/CO[3]
                         net (fo=4, routed)           0.800    25.867    vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.124    25.991 r  vga_gradient_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    25.991    vga_gradient_unit/rgb_reg[9]_i_2_n_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    26.229 r  vga_gradient_unit/rgb_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.229    vga_gradient_unit/rgb_reg_reg[9]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.434    14.775    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[9]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.064    14.992    vga_gradient_unit/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -26.229    
  -------------------------------------------------------------------
                         slack                                -11.237    

Slack (VIOLATED) :        -11.213ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.183ns  (logic 12.216ns (57.670%)  route 8.967ns (42.330%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.419     5.505 r  vga_sync_unit/v_count_reg_reg[0]_replica/Q
                         net (fo=22, routed)          0.649     6.154    vga_sync_unit/A[0]_repN
    SLICE_X39Y4          LUT4 (Prop_lut4_I3_O)        0.297     6.451 r  vga_sync_unit/rgb_reg2_i_12_comp/O
                         net (fo=1, routed)           0.567     7.018    vga_sync_unit/rgb_reg2_i_12_n_0_repN
    SLICE_X38Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  vga_sync_unit/rgb_reg2_i_4_comp/O
                         net (fo=3, routed)           1.221     8.363    vga_gradient_unit/A[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    12.399 r  vga_gradient_unit/rgb_reg2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.401    vga_gradient_unit/rgb_reg2__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.919 r  vga_gradient_unit/rgb_reg2__2/P[0]
                         net (fo=1, routed)           0.680    14.599    vga_gradient_unit/rgb_reg2__2_n_105
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    15.256 r  vga_gradient_unit/rgb_reg_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.256    vga_gradient_unit/rgb_reg_reg[7]_i_104_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  vga_gradient_unit/rgb_reg_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    15.373    vga_gradient_unit/rgb_reg_reg[7]_i_100_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.592 r  vga_gradient_unit/rgb_reg_reg[7]_i_50/O[0]
                         net (fo=24, routed)          0.883    16.475    vga_gradient_unit/rgb_reg_reg[7]_i_50_n_7
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295    16.770 r  vga_gradient_unit/rgb_reg[5]_i_65/O
                         net (fo=1, routed)           0.587    17.357    vga_gradient_unit/rgb_reg[5]_i_65_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.761 r  vga_gradient_unit/rgb_reg_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.761    vga_gradient_unit/rgb_reg_reg[5]_i_27_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  vga_gradient_unit/rgb_reg_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.878    vga_gradient_unit/rgb_reg_reg[7]_i_108_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.097 r  vga_gradient_unit/rgb_reg_reg[7]_i_103/O[0]
                         net (fo=5, routed)           1.277    19.374    vga_gradient_unit/rgb_reg_reg[7]_i_103_n_7
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.295    19.669 r  vga_gradient_unit/rgb_reg[7]_i_39_comp/O
                         net (fo=1, routed)           0.805    20.474    vga_gradient_unit/rgb_reg[7]_i_39_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.981 r  vga_gradient_unit/rgb_reg_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.981    vga_gradient_unit/rgb_reg_reg[7]_i_9_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  vga_gradient_unit/rgb_reg_reg[7]_i_326/O[3]
                         net (fo=3, routed)           0.959    22.253    vga_gradient_unit/rgb_reg_reg[7]_i_326_n_4
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.306    22.559 r  vga_gradient_unit/rgb_reg[7]_i_329/O
                         net (fo=1, routed)           0.000    22.559    vga_gradient_unit/rgb_reg[7]_i_329_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.092 r  vga_gradient_unit/rgb_reg_reg[7]_i_254/CO[3]
                         net (fo=1, routed)           0.000    23.092    vga_gradient_unit/rgb_reg_reg[7]_i_254_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.209 r  vga_gradient_unit/rgb_reg_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.209    vga_gradient_unit/rgb_reg_reg[7]_i_127_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.524 r  vga_gradient_unit/rgb_reg_reg[7]_i_51/O[3]
                         net (fo=3, routed)           0.989    24.513    vga_gradient_unit/rgb_reg_reg[7]_i_51_n_4
    SLICE_X11Y8          LUT4 (Prop_lut4_I1_O)        0.307    24.820 r  vga_gradient_unit/rgb_reg[7]_i_123/O
                         net (fo=1, routed)           0.000    24.820    vga_gradient_unit/rgb_reg[7]_i_123_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.221 r  vga_gradient_unit/rgb_reg_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.221    vga_gradient_unit/rgb_reg_reg[7]_i_45_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.378 r  vga_gradient_unit/rgb_reg_reg[7]_i_10/CO[1]
                         net (fo=4, routed)           0.348    25.726    vga_gradient_unit/rgb_reg_reg[7]_i_10_n_2
    SLICE_X10Y10         LUT5 (Prop_lut5_I1_O)        0.329    26.055 r  vga_gradient_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    26.055    vga_gradient_unit/rgb_reg[6]_i_3_n_0
    SLICE_X10Y10         MUXF7 (Prop_muxf7_I1_O)      0.214    26.269 r  vga_gradient_unit/rgb_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    26.269    vga_gradient_unit/rgb_reg_reg[6]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.449    14.790    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[6]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.113    15.056    vga_gradient_unit/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -26.269    
  -------------------------------------------------------------------
                         slack                                -11.213    

Slack (VIOLATED) :        -11.208ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.170ns  (logic 11.956ns (56.476%)  route 9.214ns (43.524%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    vga_sync_unit/CLK
    SLICE_X29Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=33, routed)          0.745     6.279    vga_sync_unit/x[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.403 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.396     6.800    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X29Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.924 r  vga_sync_unit/rgb_reg2__8_i_1/O
                         net (fo=10, routed)          1.240     8.164    vga_gradient_unit/rgb_reg2__9_0[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    12.200 r  vga_gradient_unit/rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    12.202    vga_gradient_unit/rgb_reg2__9_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.720 r  vga_gradient_unit/rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.046    14.766    vga_gradient_unit/rgb_reg2__10_n_105
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    15.440 r  vga_gradient_unit/rgb_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.440    vga_gradient_unit/rgb_reg_reg[11]_i_205_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.554 r  vga_gradient_unit/rgb_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.554    vga_gradient_unit/rgb_reg_reg[11]_i_87_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.888 r  vga_gradient_unit/rgb_reg_reg[11]_i_32/O[1]
                         net (fo=33, routed)          0.645    16.533    vga_gradient_unit/rgb_reg1[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.303    16.836 r  vga_gradient_unit/rgb_reg[10]_i_72/O
                         net (fo=2, routed)           0.978    17.814    vga_gradient_unit/rgb_reg[10]_i_72_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.199 r  vga_gradient_unit/rgb_reg_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.199    vga_gradient_unit/rgb_reg_reg[10]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.438 r  vga_gradient_unit/rgb_reg_reg[11]_i_61/O[2]
                         net (fo=5, routed)           0.711    19.149    vga_gradient_unit/rgb_reg_reg[11]_i_61_n_5
    SLICE_X34Y26         LUT3 (Prop_lut3_I1_O)        0.302    19.451 r  vga_gradient_unit/rgb_reg[11]_i_72/O
                         net (fo=1, routed)           0.970    20.421    vga_gradient_unit/rgb_reg[11]_i_72_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.545 r  vga_gradient_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    20.545    vga_gradient_unit/rgb_reg[11]_i_20_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.925 r  vga_gradient_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.925    vga_gradient_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.248 r  vga_gradient_unit/rgb_reg_reg[11]_i_281/O[1]
                         net (fo=3, routed)           0.646    21.894    vga_gradient_unit/rgb_reg_reg[11]_i_281_n_6
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.306    22.200 r  vga_gradient_unit/rgb_reg[11]_i_284/O
                         net (fo=1, routed)           0.000    22.200    vga_gradient_unit/rgb_reg[11]_i_284_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.750 r  vga_gradient_unit/rgb_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    22.750    vga_gradient_unit/rgb_reg_reg[11]_i_206_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.864 r  vga_gradient_unit/rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.864    vga_gradient_unit/rgb_reg_reg[11]_i_88_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.086 r  vga_gradient_unit/rgb_reg_reg[11]_i_33/O[0]
                         net (fo=3, routed)           1.017    24.103    vga_gradient_unit/rgb_reg_reg[11]_i_33_n_7
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.299    24.402 r  vga_gradient_unit/rgb_reg[11]_i_85/O
                         net (fo=1, routed)           0.000    24.402    vga_gradient_unit/rgb_reg[11]_i_85_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.952 r  vga_gradient_unit/rgb_reg_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.952    vga_gradient_unit/rgb_reg_reg[11]_i_23_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.066 r  vga_gradient_unit/rgb_reg_reg[11]_i_6/CO[3]
                         net (fo=4, routed)           0.817    25.884    vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I1_O)        0.124    26.008 r  vga_gradient_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    26.008    vga_gradient_unit/rgb_reg[8]_i_2_n_0
    SLICE_X38Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    26.249 r  vga_gradient_unit/rgb_reg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    26.249    vga_gradient_unit/rgb_reg_reg[8]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.434    14.775    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[8]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)        0.113    15.041    vga_gradient_unit/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -26.249    
  -------------------------------------------------------------------
                         slack                                -11.208    

Slack (VIOLATED) :        -11.129ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.131ns  (logic 12.038ns (56.968%)  route 9.093ns (43.032%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    vga_sync_unit/CLK
    SLICE_X29Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=33, routed)          0.745     6.279    vga_sync_unit/x[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.403 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.818     7.221    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.124     7.345 r  vga_sync_unit/rgb_reg2__5_i_1/O
                         net (fo=10, routed)          0.761     8.106    vga_gradient_unit/rgb_reg2__6_0[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.142 r  vga_gradient_unit/rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    12.144    vga_gradient_unit/rgb_reg2__5_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.662 r  vga_gradient_unit/rgb_reg2__6/P[0]
                         net (fo=1, routed)           0.801    14.462    vga_gradient_unit/rgb_reg2__6_n_105
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    15.119 r  vga_gradient_unit/rgb_reg_reg[3]_i_204/CO[3]
                         net (fo=1, routed)           0.000    15.119    vga_gradient_unit/rgb_reg_reg[3]_i_204_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.442 r  vga_gradient_unit/rgb_reg_reg[3]_i_86/O[1]
                         net (fo=33, routed)          0.726    16.169    vga_gradient_unit/rgb_reg_reg[3]_i_86_n_6
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.306    16.475 r  vga_gradient_unit/rgb_reg[3]_i_187/O
                         net (fo=2, routed)           0.818    17.293    vga_gradient_unit/rgb_reg[3]_i_187_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.678 r  vga_gradient_unit/rgb_reg_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.678    vga_gradient_unit/rgb_reg_reg[2]_i_50_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  vga_gradient_unit/rgb_reg_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.792    vga_gradient_unit/rgb_reg_reg[2]_i_25_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  vga_gradient_unit/rgb_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    17.906    vga_gradient_unit/rgb_reg_reg[3]_i_60_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  vga_gradient_unit/rgb_reg_reg[3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    18.020    vga_gradient_unit/rgb_reg_reg[3]_i_69_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.259 r  vga_gradient_unit/rgb_reg_reg[3]_i_219/O[2]
                         net (fo=4, routed)           0.922    19.180    vga_gradient_unit/rgb_reg_reg[3]_i_219_n_5
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.302    19.482 r  vga_gradient_unit/rgb_reg[3]_i_370/O
                         net (fo=2, routed)           0.460    19.942    vga_gradient_unit/rgb_reg[3]_i_370_n_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I1_O)        0.124    20.066 r  vga_gradient_unit/rgb_reg[3]_i_287/O
                         net (fo=1, routed)           0.707    20.774    vga_gradient_unit/rgb_reg[3]_i_287_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.281 r  vga_gradient_unit/rgb_reg_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    21.281    vga_gradient_unit/rgb_reg_reg[3]_i_206_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.520 r  vga_gradient_unit/rgb_reg_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.747    22.266    vga_gradient_unit/rgb_reg_reg[3]_i_88_n_5
    SLICE_X14Y22         LUT2 (Prop_lut2_I0_O)        0.302    22.568 r  vga_gradient_unit/rgb_reg[3]_i_92/O
                         net (fo=1, routed)           0.000    22.568    vga_gradient_unit/rgb_reg[3]_i_92_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.081 r  vga_gradient_unit/rgb_reg_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.081    vga_gradient_unit/rgb_reg_reg[3]_i_32_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.404 r  vga_gradient_unit/rgb_reg_reg[3]_i_7/O[1]
                         net (fo=3, routed)           0.660    24.064    vga_gradient_unit/rgb_reg_reg[3]_i_7_n_6
    SLICE_X15Y22         LUT4 (Prop_lut4_I2_O)        0.306    24.370 r  vga_gradient_unit/rgb_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    24.370    vga_gradient_unit/rgb_reg[3]_i_29_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.920 r  vga_gradient_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.928    25.847    vga_gradient_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I1_O)        0.124    25.971 r  vga_gradient_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    25.971    vga_gradient_unit/rgb_reg[3]_i_2_n_0
    SLICE_X28Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    26.209 r  vga_gradient_unit/rgb_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    26.209    vga_gradient_unit/rgb_reg_reg[3]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.436    14.777    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[3]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.064    15.080    vga_gradient_unit/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -26.209    
  -------------------------------------------------------------------
                         slack                                -11.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_gradient_unit/SPD/Pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/SPD/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.581     1.464    vga_gradient_unit/SPD/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  vga_gradient_unit/SPD/Pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.128     1.592 f  vga_gradient_unit/SPD/Pulse_reg/Q
                         net (fo=1, routed)           0.054     1.647    vga_gradient_unit/SPD/DB/q_reg
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.099     1.746 r  vga_gradient_unit/SPD/DB/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    vga_gradient_unit/SPD/DB_n_1
    SLICE_X7Y23          FDRE                                         r  vga_gradient_unit/SPD/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.849     1.976    vga_gradient_unit/SPD/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  vga_gradient_unit/SPD/q_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.091     1.555    vga_gradient_unit/SPD/q_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_gradient_unit/SPU/DB/genblk1[0].df/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/SPU/DB/genblk1[1].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.582     1.465    vga_gradient_unit/SPU/DB/genblk1[0].df/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  vga_gradient_unit/SPU/DB/genblk1[0].df/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  vga_gradient_unit/SPU/DB/genblk1[0].df/q_reg/Q
                         net (fo=1, routed)           0.119     1.713    vga_gradient_unit/SPU/DB/genblk1[1].df/d
    SLICE_X0Y25          FDRE                                         r  vga_gradient_unit/SPU/DB/genblk1[1].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.850     1.977    vga_gradient_unit/SPU/DB/genblk1[1].df/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  vga_gradient_unit/SPU/DB/genblk1[1].df/q_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.017     1.482    vga_gradient_unit/SPU/DB/genblk1[1].df/q_reg
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.636%)  route 0.402ns (68.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.446    vga_sync_unit/CLK
    SLICE_X32Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=41, routed)          0.402     1.989    vga_sync_unit/y[6]
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.034    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X40Y5          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.960    vga_sync_unit/CLK
    SLICE_X40Y5          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X40Y5          FDCE (Hold_fdce_C_D)         0.091     1.802    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.472    vga_sync_unit/CLK
    SLICE_X7Y15          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.167     1.780    vga_sync_unit/pixel_reg[0]
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.042     1.822 r  vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga_sync_unit/pixel_next[1]
    SLICE_X7Y15          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.985    vga_sync_unit/CLK
    SLICE_X7Y15          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.107     1.579    vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_gradient_unit/SPD/DB/genblk1[0].df/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/SPD/DB/genblk1[1].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.468    vga_gradient_unit/SPD/DB/genblk1[0].df/clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  vga_gradient_unit/SPD/DB/genblk1[0].df/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga_gradient_unit/SPD/DB/genblk1[0].df/q_reg/Q
                         net (fo=1, routed)           0.174     1.783    vga_gradient_unit/SPD/DB/genblk1[1].df/q_reg_1
    SLICE_X0Y27          FDRE                                         r  vga_gradient_unit/SPD/DB/genblk1[1].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.980    vga_gradient_unit/SPD/DB/genblk1[1].df/clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  vga_gradient_unit/SPD/DB/genblk1[1].df/q_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.066     1.534    vga_gradient_unit/SPD/DB/genblk1[1].df/q_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.188%)  route 0.217ns (53.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.558     1.441    vga_sync_unit/CLK
    SLICE_X29Y16         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.217     1.799    vga_sync_unit/x[5]
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X30Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.824     1.951    vga_sync_unit/CLK
    SLICE_X30Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X30Y17         FDCE (Hold_fdce_C_D)         0.121     1.594    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.964%)  route 0.172ns (48.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.557     1.440    vga_sync_unit/CLK
    SLICE_X29Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=33, routed)          0.172     1.753    vga_sync_unit/x[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X28Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.825     1.952    vga_sync_unit/CLK
    SLICE_X28Y17         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X28Y17         FDCE (Hold_fdce_C_D)         0.092     1.545    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_gradient_unit/SPU/DB/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/SPU/DB/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.582     1.465    vga_gradient_unit/SPU/DB/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  vga_gradient_unit/SPU/DB/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_gradient_unit/SPU/DB/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.723    vga_gradient_unit/SPU/DB/SPD/DB/counter_reg[11]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  vga_gradient_unit/SPU/DB/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    vga_gradient_unit/SPU/DB/counter_reg[8]_i_1_n_4
    SLICE_X1Y24          FDRE                                         r  vga_gradient_unit/SPU/DB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.850     1.977    vga_gradient_unit/SPU/DB/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  vga_gradient_unit/SPU/DB/counter_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    vga_gradient_unit/SPU/DB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_gradient_unit/SPU/DB/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/SPU/DB/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.466    vga_gradient_unit/SPU/DB/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_gradient_unit/SPU/DB/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_gradient_unit/SPU/DB/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.724    vga_gradient_unit/SPU/DB/SPD/DB/counter_reg[19]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  vga_gradient_unit/SPU/DB/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    vga_gradient_unit/SPU/DB/counter_reg[16]_i_1_n_4
    SLICE_X1Y26          FDRE                                         r  vga_gradient_unit/SPU/DB/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.851     1.978    vga_gradient_unit/SPU/DB/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_gradient_unit/SPU/DB/counter_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    vga_gradient_unit/SPU/DB/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_gradient_unit/SPU/DB/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gradient_unit/SPU/DB/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.466    vga_gradient_unit/SPU/DB/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  vga_gradient_unit/SPU/DB/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_gradient_unit/SPU/DB/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.724    vga_gradient_unit/SPU/DB/SPD/DB/counter_reg[7]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  vga_gradient_unit/SPU/DB/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    vga_gradient_unit/SPU/DB/counter_reg[4]_i_1_n_4
    SLICE_X1Y23          FDRE                                         r  vga_gradient_unit/SPU/DB/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.851     1.978    vga_gradient_unit/SPU/DB/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  vga_gradient_unit/SPU/DB/counter_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    vga_gradient_unit/SPU/DB/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    vga_gradient_unit/mode_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y23   vga_gradient_unit/rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y19   vga_gradient_unit/rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y19   vga_gradient_unit/rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y22   vga_gradient_unit/rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   vga_gradient_unit/rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y20   vga_gradient_unit/rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y9    vga_gradient_unit/rgb_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y9    vga_gradient_unit/rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    vga_gradient_unit/mode_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    vga_gradient_unit/mode_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   vga_gradient_unit/rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   vga_gradient_unit/rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y19   vga_gradient_unit/rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y19   vga_gradient_unit/rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y19   vga_gradient_unit/rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y19   vga_gradient_unit/rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   vga_gradient_unit/rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   vga_gradient_unit/rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    vga_gradient_unit/mode_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    vga_gradient_unit/mode_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   vga_gradient_unit/rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   vga_gradient_unit/rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y19   vga_gradient_unit/rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y19   vga_gradient_unit/rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y19   vga_gradient_unit/rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y19   vga_gradient_unit/rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   vga_gradient_unit/rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   vga_gradient_unit/rgb_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.712ns  (logic 4.206ns (35.916%)  route 7.506ns (64.084%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          2.615    10.440    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.564 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.732    13.296    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.798 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.798    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.415ns  (logic 4.228ns (37.037%)  route 7.187ns (62.963%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          2.237    10.062    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.186 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.792    12.978    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.502 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.502    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.052ns  (logic 4.223ns (38.213%)  route 6.829ns (61.787%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.957     9.782    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  vga_sync_unit/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.713    12.619    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.138 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.138    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.897ns  (logic 4.228ns (38.797%)  route 6.669ns (61.203%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.959     9.784    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.908 r  vga_sync_unit/rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.552    12.460    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.983 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.983    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.759ns  (logic 4.234ns (39.358%)  route 6.524ns (60.642%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.657     9.482    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.606 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.709    12.315    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    15.845 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.845    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.312ns  (logic 4.233ns (41.050%)  route 6.079ns (58.950%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.465     9.290    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.414 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.456    11.869    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.398 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.398    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.231ns  (logic 4.225ns (41.296%)  route 6.006ns (58.704%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.655     9.480    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.604 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.192    11.796    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.317 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.317    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.167ns  (logic 4.209ns (41.404%)  route 5.957ns (58.596%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.448     9.273    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.397 r  vga_sync_unit/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.351    11.748    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.253 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.253    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.698ns  (logic 4.229ns (43.604%)  route 5.469ns (56.396%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.150     8.975    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.099 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.161    11.260    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.784 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.784    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.691ns  (logic 4.223ns (43.573%)  route 5.469ns (56.427%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    vga_sync_unit/CLK
    SLICE_X36Y4          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.158     7.700    vga_sync_unit/y[5]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.153     8.978    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.102 r  vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.157    11.259    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.778 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.778    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.339ns (69.602%)  route 0.585ns (30.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.470    vga_sync_unit/CLK
    SLICE_X7Y17          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.585     2.196    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.394 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.394    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.345ns (63.866%)  route 0.761ns (36.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.595     1.478    vga_sync_unit/CLK
    SLICE_X0Y3           FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.761     2.380    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.585 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.585    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_gradient_unit/rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.416ns (57.473%)  route 1.047ns (42.527%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.565     1.448    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  vga_gradient_unit/rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga_gradient_unit/rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.377     1.989    vga_sync_unit/Q[5]
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  vga_sync_unit/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.671     2.705    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.911 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.911    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_gradient_unit/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.406ns (56.311%)  route 1.091ns (43.689%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga_gradient_unit/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.510     2.088    vga_sync_unit/Q[2]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.045     2.133 r  vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.713    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.933 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.933    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_gradient_unit/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.391ns (55.357%)  route 1.121ns (44.643%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X29Y22         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga_gradient_unit/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.525     2.102    vga_sync_unit/Q[1]
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.045     2.147 r  vga_sync_unit/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.596     2.744    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.948 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.948    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_gradient_unit/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.383ns (54.565%)  route 1.151ns (45.435%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.551     1.434    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  vga_gradient_unit/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.590     2.165    vga_sync_unit/Q[0]
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.045     2.210 r  vga_sync_unit/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.771    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.968 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.968    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_gradient_unit/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.412ns (55.438%)  route 1.135ns (44.562%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554     1.437    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga_gradient_unit/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.551     2.129    vga_sync_unit/Q[3]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.045     2.174 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.758    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.984 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.984    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_gradient_unit/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.439ns (55.691%)  route 1.145ns (44.309%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.447    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_gradient_unit/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.453     2.064    vga_sync_unit/Q[6]
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.692     2.801    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.031 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.031    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_gradient_unit/rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.431ns (55.119%)  route 1.165ns (44.881%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.565     1.448    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  vga_gradient_unit/rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga_gradient_unit/rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.558     2.170    vga_sync_unit/Q[4]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.045     2.215 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.822    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.044 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.044    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_gradient_unit/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.440ns (54.959%)  route 1.180ns (45.041%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.447    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_gradient_unit/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.375     1.986    vga_sync_unit/Q[7]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.045     2.031 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.805     2.837    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.068 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.068    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.406ns  (logic 9.138ns (39.042%)  route 14.268ns (60.958%))
  Logic Levels:           26  (CARRY4=16 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=50, routed)          5.146     6.604    vga_sync_unit/sw_IBUF[10]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.728 r  vga_sync_unit/rgb_reg[11]_i_526/O
                         net (fo=2, routed)           1.151     7.879    vga_sync_unit/rgb_reg[11]_i_526_n_0
    SLICE_X35Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.031 r  vga_sync_unit/rgb_reg[11]_i_504/O
                         net (fo=2, routed)           0.469     8.500    vga_sync_unit/rgb_reg[11]_i_504_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  vga_sync_unit/rgb_reg[11]_i_508/O
                         net (fo=1, routed)           0.000     8.826    vga_sync_unit/rgb_reg[11]_i_508_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.376 r  vga_sync_unit/rgb_reg_reg[11]_i_432/CO[3]
                         net (fo=1, routed)           0.000     9.376    vga_sync_unit/rgb_reg_reg[11]_i_432_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.533 r  vga_sync_unit/rgb_reg_reg[11]_i_431/CO[1]
                         net (fo=1, routed)           1.123    10.655    vga_gradient_unit/rgb_reg2__11[13]
    SLICE_X44Y16         LUT2 (Prop_lut2_I1_O)        0.329    10.984 r  vga_gradient_unit/rgb_reg[11]_i_340/O
                         net (fo=1, routed)           0.000    10.984    vga_gradient_unit/rgb_reg[11]_i_340_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  vga_gradient_unit/rgb_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_gradient_unit/rgb_reg_reg[11]_i_269_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.756 f  vga_gradient_unit/rgb_reg_reg[11]_i_205/O[0]
                         net (fo=29, routed)          1.231    12.987    vga_gradient_unit/rgb_reg1[16]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.325    13.312 r  vga_gradient_unit/rgb_reg[10]_i_66/O
                         net (fo=4, routed)           0.971    14.283    vga_gradient_unit/rgb_reg[10]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.992 r  vga_gradient_unit/rgb_reg_reg[10]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.992    vga_gradient_unit/rgb_reg_reg[10]_i_160_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.326 r  vga_gradient_unit/rgb_reg_reg[10]_i_109/O[1]
                         net (fo=3, routed)           0.835    16.161    vga_gradient_unit/rgb_reg_reg[10]_i_109_n_6
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.303    16.464 r  vga_gradient_unit/rgb_reg[10]_i_43/O
                         net (fo=1, routed)           0.608    17.072    vga_gradient_unit/rgb_reg[10]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.622 r  vga_gradient_unit/rgb_reg_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.622    vga_gradient_unit/rgb_reg_reg[10]_i_14_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.739 r  vga_gradient_unit/rgb_reg_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.739    vga_gradient_unit/rgb_reg_reg[10]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.978 r  vga_gradient_unit/rgb_reg_reg[10]_i_4/O[2]
                         net (fo=4, routed)           0.795    18.772    vga_gradient_unit/rgb_reg_reg[10]_i_4_n_5
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    19.605 r  vga_gradient_unit/rgb_reg_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    19.605    vga_gradient_unit/rgb_reg_reg[11]_i_355_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  vga_gradient_unit/rgb_reg_reg[11]_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.719    vga_gradient_unit/rgb_reg_reg[11]_i_280_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.833 r  vga_gradient_unit/rgb_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    19.833    vga_gradient_unit/rgb_reg_reg[11]_i_206_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.947 r  vga_gradient_unit/rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    19.947    vga_gradient_unit/rgb_reg_reg[11]_i_88_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.169 r  vga_gradient_unit/rgb_reg_reg[11]_i_33/O[0]
                         net (fo=3, routed)           1.017    21.186    vga_gradient_unit/rgb_reg_reg[11]_i_33_n_7
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.299    21.485 r  vga_gradient_unit/rgb_reg[11]_i_85/O
                         net (fo=1, routed)           0.000    21.485    vga_gradient_unit/rgb_reg[11]_i_85_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.035 r  vga_gradient_unit/rgb_reg_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.035    vga_gradient_unit/rgb_reg_reg[11]_i_23_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.149 r  vga_gradient_unit/rgb_reg_reg[11]_i_6/CO[3]
                         net (fo=4, routed)           0.924    23.073    vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I1_O)        0.124    23.197 r  vga_gradient_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    23.197    vga_gradient_unit/rgb_reg[11]_i_3_n_0
    SLICE_X38Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    23.406 r  vga_gradient_unit/rgb_reg_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    23.406    vga_gradient_unit/rgb_reg_reg[11]_i_2_n_0
    SLICE_X38Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.434     4.775    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.331ns  (logic 9.170ns (39.303%)  route 14.161ns (60.697%))
  Logic Levels:           26  (CARRY4=16 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=50, routed)          5.146     6.604    vga_sync_unit/sw_IBUF[10]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.728 r  vga_sync_unit/rgb_reg[11]_i_526/O
                         net (fo=2, routed)           1.151     7.879    vga_sync_unit/rgb_reg[11]_i_526_n_0
    SLICE_X35Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.031 r  vga_sync_unit/rgb_reg[11]_i_504/O
                         net (fo=2, routed)           0.469     8.500    vga_sync_unit/rgb_reg[11]_i_504_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  vga_sync_unit/rgb_reg[11]_i_508/O
                         net (fo=1, routed)           0.000     8.826    vga_sync_unit/rgb_reg[11]_i_508_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.376 r  vga_sync_unit/rgb_reg_reg[11]_i_432/CO[3]
                         net (fo=1, routed)           0.000     9.376    vga_sync_unit/rgb_reg_reg[11]_i_432_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.533 r  vga_sync_unit/rgb_reg_reg[11]_i_431/CO[1]
                         net (fo=1, routed)           1.123    10.655    vga_gradient_unit/rgb_reg2__11[13]
    SLICE_X44Y16         LUT2 (Prop_lut2_I1_O)        0.329    10.984 r  vga_gradient_unit/rgb_reg[11]_i_340/O
                         net (fo=1, routed)           0.000    10.984    vga_gradient_unit/rgb_reg[11]_i_340_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  vga_gradient_unit/rgb_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_gradient_unit/rgb_reg_reg[11]_i_269_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.756 f  vga_gradient_unit/rgb_reg_reg[11]_i_205/O[0]
                         net (fo=29, routed)          1.231    12.987    vga_gradient_unit/rgb_reg1[16]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.325    13.312 r  vga_gradient_unit/rgb_reg[10]_i_66/O
                         net (fo=4, routed)           0.971    14.283    vga_gradient_unit/rgb_reg[10]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.992 r  vga_gradient_unit/rgb_reg_reg[10]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.992    vga_gradient_unit/rgb_reg_reg[10]_i_160_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.326 r  vga_gradient_unit/rgb_reg_reg[10]_i_109/O[1]
                         net (fo=3, routed)           0.835    16.161    vga_gradient_unit/rgb_reg_reg[10]_i_109_n_6
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.303    16.464 r  vga_gradient_unit/rgb_reg[10]_i_43/O
                         net (fo=1, routed)           0.608    17.072    vga_gradient_unit/rgb_reg[10]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.622 r  vga_gradient_unit/rgb_reg_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.622    vga_gradient_unit/rgb_reg_reg[10]_i_14_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.739 r  vga_gradient_unit/rgb_reg_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.739    vga_gradient_unit/rgb_reg_reg[10]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.978 r  vga_gradient_unit/rgb_reg_reg[10]_i_4/O[2]
                         net (fo=4, routed)           0.795    18.772    vga_gradient_unit/rgb_reg_reg[10]_i_4_n_5
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    19.605 r  vga_gradient_unit/rgb_reg_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    19.605    vga_gradient_unit/rgb_reg_reg[11]_i_355_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  vga_gradient_unit/rgb_reg_reg[11]_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.719    vga_gradient_unit/rgb_reg_reg[11]_i_280_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.833 r  vga_gradient_unit/rgb_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    19.833    vga_gradient_unit/rgb_reg_reg[11]_i_206_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.947 r  vga_gradient_unit/rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    19.947    vga_gradient_unit/rgb_reg_reg[11]_i_88_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.169 r  vga_gradient_unit/rgb_reg_reg[11]_i_33/O[0]
                         net (fo=3, routed)           1.017    21.186    vga_gradient_unit/rgb_reg_reg[11]_i_33_n_7
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.299    21.485 r  vga_gradient_unit/rgb_reg[11]_i_85/O
                         net (fo=1, routed)           0.000    21.485    vga_gradient_unit/rgb_reg[11]_i_85_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.035 r  vga_gradient_unit/rgb_reg_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.035    vga_gradient_unit/rgb_reg_reg[11]_i_23_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.149 r  vga_gradient_unit/rgb_reg_reg[11]_i_6/CO[3]
                         net (fo=4, routed)           0.817    22.966    vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I1_O)        0.124    23.090 r  vga_gradient_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    23.090    vga_gradient_unit/rgb_reg[8]_i_2_n_0
    SLICE_X38Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    23.331 r  vga_gradient_unit/rgb_reg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    23.331    vga_gradient_unit/rgb_reg_reg[8]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.434     4.775    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.311ns  (logic 9.167ns (39.324%)  route 14.144ns (60.676%))
  Logic Levels:           26  (CARRY4=16 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=50, routed)          5.146     6.604    vga_sync_unit/sw_IBUF[10]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.728 r  vga_sync_unit/rgb_reg[11]_i_526/O
                         net (fo=2, routed)           1.151     7.879    vga_sync_unit/rgb_reg[11]_i_526_n_0
    SLICE_X35Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.031 r  vga_sync_unit/rgb_reg[11]_i_504/O
                         net (fo=2, routed)           0.469     8.500    vga_sync_unit/rgb_reg[11]_i_504_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  vga_sync_unit/rgb_reg[11]_i_508/O
                         net (fo=1, routed)           0.000     8.826    vga_sync_unit/rgb_reg[11]_i_508_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.376 r  vga_sync_unit/rgb_reg_reg[11]_i_432/CO[3]
                         net (fo=1, routed)           0.000     9.376    vga_sync_unit/rgb_reg_reg[11]_i_432_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.533 r  vga_sync_unit/rgb_reg_reg[11]_i_431/CO[1]
                         net (fo=1, routed)           1.123    10.655    vga_gradient_unit/rgb_reg2__11[13]
    SLICE_X44Y16         LUT2 (Prop_lut2_I1_O)        0.329    10.984 r  vga_gradient_unit/rgb_reg[11]_i_340/O
                         net (fo=1, routed)           0.000    10.984    vga_gradient_unit/rgb_reg[11]_i_340_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  vga_gradient_unit/rgb_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_gradient_unit/rgb_reg_reg[11]_i_269_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.756 f  vga_gradient_unit/rgb_reg_reg[11]_i_205/O[0]
                         net (fo=29, routed)          1.231    12.987    vga_gradient_unit/rgb_reg1[16]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.325    13.312 r  vga_gradient_unit/rgb_reg[10]_i_66/O
                         net (fo=4, routed)           0.971    14.283    vga_gradient_unit/rgb_reg[10]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.992 r  vga_gradient_unit/rgb_reg_reg[10]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.992    vga_gradient_unit/rgb_reg_reg[10]_i_160_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.326 r  vga_gradient_unit/rgb_reg_reg[10]_i_109/O[1]
                         net (fo=3, routed)           0.835    16.161    vga_gradient_unit/rgb_reg_reg[10]_i_109_n_6
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.303    16.464 r  vga_gradient_unit/rgb_reg[10]_i_43/O
                         net (fo=1, routed)           0.608    17.072    vga_gradient_unit/rgb_reg[10]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.622 r  vga_gradient_unit/rgb_reg_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.622    vga_gradient_unit/rgb_reg_reg[10]_i_14_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.739 r  vga_gradient_unit/rgb_reg_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.739    vga_gradient_unit/rgb_reg_reg[10]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.978 r  vga_gradient_unit/rgb_reg_reg[10]_i_4/O[2]
                         net (fo=4, routed)           0.795    18.772    vga_gradient_unit/rgb_reg_reg[10]_i_4_n_5
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    19.605 r  vga_gradient_unit/rgb_reg_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    19.605    vga_gradient_unit/rgb_reg_reg[11]_i_355_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  vga_gradient_unit/rgb_reg_reg[11]_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.719    vga_gradient_unit/rgb_reg_reg[11]_i_280_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.833 r  vga_gradient_unit/rgb_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    19.833    vga_gradient_unit/rgb_reg_reg[11]_i_206_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.947 r  vga_gradient_unit/rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    19.947    vga_gradient_unit/rgb_reg_reg[11]_i_88_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.169 r  vga_gradient_unit/rgb_reg_reg[11]_i_33/O[0]
                         net (fo=3, routed)           1.017    21.186    vga_gradient_unit/rgb_reg_reg[11]_i_33_n_7
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.299    21.485 r  vga_gradient_unit/rgb_reg[11]_i_85/O
                         net (fo=1, routed)           0.000    21.485    vga_gradient_unit/rgb_reg[11]_i_85_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.035 r  vga_gradient_unit/rgb_reg_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.035    vga_gradient_unit/rgb_reg_reg[11]_i_23_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.149 r  vga_gradient_unit/rgb_reg_reg[11]_i_6/CO[3]
                         net (fo=4, routed)           0.800    22.949    vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.124    23.073 r  vga_gradient_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    23.073    vga_gradient_unit/rgb_reg[9]_i_2_n_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    23.311 r  vga_gradient_unit/rgb_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    23.311    vga_gradient_unit/rgb_reg_reg[9]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.434     4.775    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.301ns  (logic 9.170ns (39.355%)  route 14.131ns (60.645%))
  Logic Levels:           26  (CARRY4=16 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=50, routed)          5.146     6.604    vga_sync_unit/sw_IBUF[10]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.728 r  vga_sync_unit/rgb_reg[11]_i_526/O
                         net (fo=2, routed)           1.151     7.879    vga_sync_unit/rgb_reg[11]_i_526_n_0
    SLICE_X35Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.031 r  vga_sync_unit/rgb_reg[11]_i_504/O
                         net (fo=2, routed)           0.469     8.500    vga_sync_unit/rgb_reg[11]_i_504_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  vga_sync_unit/rgb_reg[11]_i_508/O
                         net (fo=1, routed)           0.000     8.826    vga_sync_unit/rgb_reg[11]_i_508_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.376 r  vga_sync_unit/rgb_reg_reg[11]_i_432/CO[3]
                         net (fo=1, routed)           0.000     9.376    vga_sync_unit/rgb_reg_reg[11]_i_432_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.533 r  vga_sync_unit/rgb_reg_reg[11]_i_431/CO[1]
                         net (fo=1, routed)           1.123    10.655    vga_gradient_unit/rgb_reg2__11[13]
    SLICE_X44Y16         LUT2 (Prop_lut2_I1_O)        0.329    10.984 r  vga_gradient_unit/rgb_reg[11]_i_340/O
                         net (fo=1, routed)           0.000    10.984    vga_gradient_unit/rgb_reg[11]_i_340_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  vga_gradient_unit/rgb_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_gradient_unit/rgb_reg_reg[11]_i_269_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.756 f  vga_gradient_unit/rgb_reg_reg[11]_i_205/O[0]
                         net (fo=29, routed)          1.231    12.987    vga_gradient_unit/rgb_reg1[16]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.325    13.312 r  vga_gradient_unit/rgb_reg[10]_i_66/O
                         net (fo=4, routed)           0.971    14.283    vga_gradient_unit/rgb_reg[10]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.992 r  vga_gradient_unit/rgb_reg_reg[10]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.992    vga_gradient_unit/rgb_reg_reg[10]_i_160_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.326 r  vga_gradient_unit/rgb_reg_reg[10]_i_109/O[1]
                         net (fo=3, routed)           0.835    16.161    vga_gradient_unit/rgb_reg_reg[10]_i_109_n_6
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.303    16.464 r  vga_gradient_unit/rgb_reg[10]_i_43/O
                         net (fo=1, routed)           0.608    17.072    vga_gradient_unit/rgb_reg[10]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.622 r  vga_gradient_unit/rgb_reg_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.622    vga_gradient_unit/rgb_reg_reg[10]_i_14_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.739 r  vga_gradient_unit/rgb_reg_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.739    vga_gradient_unit/rgb_reg_reg[10]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.978 r  vga_gradient_unit/rgb_reg_reg[10]_i_4/O[2]
                         net (fo=4, routed)           0.795    18.772    vga_gradient_unit/rgb_reg_reg[10]_i_4_n_5
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    19.605 r  vga_gradient_unit/rgb_reg_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    19.605    vga_gradient_unit/rgb_reg_reg[11]_i_355_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  vga_gradient_unit/rgb_reg_reg[11]_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.719    vga_gradient_unit/rgb_reg_reg[11]_i_280_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.833 r  vga_gradient_unit/rgb_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    19.833    vga_gradient_unit/rgb_reg_reg[11]_i_206_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.947 r  vga_gradient_unit/rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    19.947    vga_gradient_unit/rgb_reg_reg[11]_i_88_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.169 r  vga_gradient_unit/rgb_reg_reg[11]_i_33/O[0]
                         net (fo=3, routed)           1.017    21.186    vga_gradient_unit/rgb_reg_reg[11]_i_33_n_7
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.299    21.485 r  vga_gradient_unit/rgb_reg[11]_i_85/O
                         net (fo=1, routed)           0.000    21.485    vga_gradient_unit/rgb_reg[11]_i_85_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.035 r  vga_gradient_unit/rgb_reg_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.035    vga_gradient_unit/rgb_reg_reg[11]_i_23_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.149 r  vga_gradient_unit/rgb_reg_reg[11]_i_6/CO[3]
                         net (fo=4, routed)           0.787    22.936    vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.124    23.060 r  vga_gradient_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    23.060    vga_gradient_unit/rgb_reg[10]_i_2_n_0
    SLICE_X30Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    23.301 r  vga_gradient_unit/rgb_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    23.301    vga_gradient_unit/rgb_reg_reg[10]_i_1_n_0
    SLICE_X30Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.434     4.775    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.218ns  (logic 9.699ns (41.776%)  route 13.518ns (58.224%))
  Logic Levels:           29  (CARRY4=17 IBUF=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=46, routed)          4.621     6.070    vga_sync_unit/sw_IBUF[3]
    SLICE_X37Y0          LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  vga_sync_unit/rgb_reg[1]_i_137/O
                         net (fo=2, routed)           1.042     7.236    vga_sync_unit/rgb_reg[1]_i_137_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I1_O)        0.124     7.360 r  vga_sync_unit/rgb_reg[1]_i_112/O
                         net (fo=2, routed)           1.101     8.461    vga_sync_unit/rgb_reg[1]_i_112_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.585 r  vga_sync_unit/rgb_reg[1]_i_116/O
                         net (fo=1, routed)           0.000     8.585    vga_sync_unit/rgb_reg[1]_i_116_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.117 r  vga_sync_unit/rgb_reg_reg[1]_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.117    vga_sync_unit/rgb_reg_reg[1]_i_95_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.451 r  vga_sync_unit/rgb_reg_reg[3]_i_315/O[1]
                         net (fo=1, routed)           1.172    10.622    vga_gradient_unit/rgb_reg_reg[3]_i_106_0[1]
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.303    10.925 r  vga_gradient_unit/rgb_reg[3]_i_235/O
                         net (fo=1, routed)           0.000    10.925    vga_gradient_unit/rgb_reg[3]_i_235_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.505 r  vga_gradient_unit/rgb_reg_reg[3]_i_106/O[2]
                         net (fo=23, routed)          1.140    12.645    vga_gradient_unit/rgb_reg_reg[3]_i_106_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I2_O)        0.327    12.972 r  vga_gradient_unit/rgb_reg[1]_i_121/O
                         net (fo=2, routed)           0.805    13.777    vga_gradient_unit/rgb_reg[1]_i_121_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I3_O)        0.332    14.109 r  vga_gradient_unit/rgb_reg[1]_i_125/O
                         net (fo=1, routed)           0.000    14.109    vga_gradient_unit/rgb_reg[1]_i_125_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.641 r  vga_gradient_unit/rgb_reg_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.641    vga_gradient_unit/rgb_reg_reg[1]_i_99_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.880 r  vga_gradient_unit/rgb_reg_reg[1]_i_80/O[2]
                         net (fo=3, routed)           0.898    15.777    vga_gradient_unit/rgb_reg_reg[1]_i_80_n_5
    SLICE_X30Y5          LUT3 (Prop_lut3_I2_O)        0.331    16.108 r  vga_gradient_unit/rgb_reg[1]_i_73/O
                         net (fo=2, routed)           0.679    16.788    vga_gradient_unit/rgb_reg[1]_i_73_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331    17.119 r  vga_gradient_unit/rgb_reg[1]_i_75/O
                         net (fo=1, routed)           0.000    17.119    vga_gradient_unit/rgb_reg[1]_i_75_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.495 r  vga_gradient_unit/rgb_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.495    vga_gradient_unit/rgb_reg_reg[1]_i_37_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.612 r  vga_gradient_unit/rgb_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.612    vga_gradient_unit/rgb_reg_reg[1]_i_14_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.729 r  vga_gradient_unit/rgb_reg_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.729    vga_gradient_unit/rgb_reg_reg[1]_i_5_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.968 r  vga_gradient_unit/rgb_reg_reg[1]_i_4/O[2]
                         net (fo=5, routed)           0.608    18.576    vga_gradient_unit/rgb_reg_reg[1]_i_4_n_5
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    19.409 r  vga_gradient_unit/rgb_reg_reg[3]_i_478/CO[3]
                         net (fo=1, routed)           0.000    19.409    vga_gradient_unit/rgb_reg_reg[3]_i_478_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.523 r  vga_gradient_unit/rgb_reg_reg[3]_i_407/CO[3]
                         net (fo=1, routed)           0.000    19.523    vga_gradient_unit/rgb_reg_reg[3]_i_407_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  vga_gradient_unit/rgb_reg_reg[3]_i_325/O[1]
                         net (fo=3, routed)           0.668    20.525    vga_gradient_unit/rgb_reg_reg[3]_i_325_n_6
    SLICE_X28Y10         LUT4 (Prop_lut4_I2_O)        0.303    20.828 r  vga_gradient_unit/rgb_reg[3]_i_406/O
                         net (fo=1, routed)           0.000    20.828    vga_gradient_unit/rgb_reg[3]_i_406_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.360 r  vga_gradient_unit/rgb_reg_reg[3]_i_316/CO[3]
                         net (fo=1, routed)           0.000    21.360    vga_gradient_unit/rgb_reg_reg[3]_i_316_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.474 r  vga_gradient_unit/rgb_reg_reg[3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    21.474    vga_gradient_unit/rgb_reg_reg[3]_i_245_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  vga_gradient_unit/rgb_reg_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    21.588    vga_gradient_unit/rgb_reg_reg[3]_i_118_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  vga_gradient_unit/rgb_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.702    vga_gradient_unit/rgb_reg_reg[3]_i_45_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.859 r  vga_gradient_unit/rgb_reg_reg[3]_i_10/CO[1]
                         net (fo=4, routed)           0.785    22.644    vga_gradient_unit/rgb_reg_reg[3]_i_10_n_2
    SLICE_X29Y23         LUT5 (Prop_lut5_I1_O)        0.329    22.973 r  vga_gradient_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    22.973    vga_gradient_unit/rgb_reg[0]_i_3_n_0
    SLICE_X29Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    23.218 r  vga_gradient_unit/rgb_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    23.218    vga_gradient_unit/rgb_reg_reg[0]_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.432     4.773    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.199ns  (logic 9.699ns (41.811%)  route 13.499ns (58.189%))
  Logic Levels:           29  (CARRY4=17 IBUF=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=46, routed)          4.621     6.070    vga_sync_unit/sw_IBUF[3]
    SLICE_X37Y0          LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  vga_sync_unit/rgb_reg[1]_i_137/O
                         net (fo=2, routed)           1.042     7.236    vga_sync_unit/rgb_reg[1]_i_137_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I1_O)        0.124     7.360 r  vga_sync_unit/rgb_reg[1]_i_112/O
                         net (fo=2, routed)           1.101     8.461    vga_sync_unit/rgb_reg[1]_i_112_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.585 r  vga_sync_unit/rgb_reg[1]_i_116/O
                         net (fo=1, routed)           0.000     8.585    vga_sync_unit/rgb_reg[1]_i_116_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.117 r  vga_sync_unit/rgb_reg_reg[1]_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.117    vga_sync_unit/rgb_reg_reg[1]_i_95_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.451 r  vga_sync_unit/rgb_reg_reg[3]_i_315/O[1]
                         net (fo=1, routed)           1.172    10.622    vga_gradient_unit/rgb_reg_reg[3]_i_106_0[1]
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.303    10.925 r  vga_gradient_unit/rgb_reg[3]_i_235/O
                         net (fo=1, routed)           0.000    10.925    vga_gradient_unit/rgb_reg[3]_i_235_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.505 r  vga_gradient_unit/rgb_reg_reg[3]_i_106/O[2]
                         net (fo=23, routed)          1.140    12.645    vga_gradient_unit/rgb_reg_reg[3]_i_106_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I2_O)        0.327    12.972 r  vga_gradient_unit/rgb_reg[1]_i_121/O
                         net (fo=2, routed)           0.805    13.777    vga_gradient_unit/rgb_reg[1]_i_121_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I3_O)        0.332    14.109 r  vga_gradient_unit/rgb_reg[1]_i_125/O
                         net (fo=1, routed)           0.000    14.109    vga_gradient_unit/rgb_reg[1]_i_125_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.641 r  vga_gradient_unit/rgb_reg_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.641    vga_gradient_unit/rgb_reg_reg[1]_i_99_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.880 r  vga_gradient_unit/rgb_reg_reg[1]_i_80/O[2]
                         net (fo=3, routed)           0.898    15.777    vga_gradient_unit/rgb_reg_reg[1]_i_80_n_5
    SLICE_X30Y5          LUT3 (Prop_lut3_I2_O)        0.331    16.108 r  vga_gradient_unit/rgb_reg[1]_i_73/O
                         net (fo=2, routed)           0.679    16.788    vga_gradient_unit/rgb_reg[1]_i_73_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331    17.119 r  vga_gradient_unit/rgb_reg[1]_i_75/O
                         net (fo=1, routed)           0.000    17.119    vga_gradient_unit/rgb_reg[1]_i_75_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.495 r  vga_gradient_unit/rgb_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.495    vga_gradient_unit/rgb_reg_reg[1]_i_37_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.612 r  vga_gradient_unit/rgb_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.612    vga_gradient_unit/rgb_reg_reg[1]_i_14_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.729 r  vga_gradient_unit/rgb_reg_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.729    vga_gradient_unit/rgb_reg_reg[1]_i_5_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.968 r  vga_gradient_unit/rgb_reg_reg[1]_i_4/O[2]
                         net (fo=5, routed)           0.608    18.576    vga_gradient_unit/rgb_reg_reg[1]_i_4_n_5
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    19.409 r  vga_gradient_unit/rgb_reg_reg[3]_i_478/CO[3]
                         net (fo=1, routed)           0.000    19.409    vga_gradient_unit/rgb_reg_reg[3]_i_478_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.523 r  vga_gradient_unit/rgb_reg_reg[3]_i_407/CO[3]
                         net (fo=1, routed)           0.000    19.523    vga_gradient_unit/rgb_reg_reg[3]_i_407_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  vga_gradient_unit/rgb_reg_reg[3]_i_325/O[1]
                         net (fo=3, routed)           0.668    20.525    vga_gradient_unit/rgb_reg_reg[3]_i_325_n_6
    SLICE_X28Y10         LUT4 (Prop_lut4_I2_O)        0.303    20.828 r  vga_gradient_unit/rgb_reg[3]_i_406/O
                         net (fo=1, routed)           0.000    20.828    vga_gradient_unit/rgb_reg[3]_i_406_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.360 r  vga_gradient_unit/rgb_reg_reg[3]_i_316/CO[3]
                         net (fo=1, routed)           0.000    21.360    vga_gradient_unit/rgb_reg_reg[3]_i_316_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.474 r  vga_gradient_unit/rgb_reg_reg[3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    21.474    vga_gradient_unit/rgb_reg_reg[3]_i_245_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  vga_gradient_unit/rgb_reg_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    21.588    vga_gradient_unit/rgb_reg_reg[3]_i_118_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  vga_gradient_unit/rgb_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.702    vga_gradient_unit/rgb_reg_reg[3]_i_45_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.859 r  vga_gradient_unit/rgb_reg_reg[3]_i_10/CO[1]
                         net (fo=4, routed)           0.766    22.625    vga_gradient_unit/rgb_reg_reg[3]_i_10_n_2
    SLICE_X28Y20         LUT5 (Prop_lut5_I1_O)        0.329    22.954 r  vga_gradient_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    22.954    vga_gradient_unit/rgb_reg[3]_i_3_n_0
    SLICE_X28Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    23.199 r  vga_gradient_unit/rgb_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    23.199    vga_gradient_unit/rgb_reg_reg[3]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.436     4.777    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.102ns  (logic 9.699ns (41.985%)  route 13.403ns (58.015%))
  Logic Levels:           29  (CARRY4=17 IBUF=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=46, routed)          4.621     6.070    vga_sync_unit/sw_IBUF[3]
    SLICE_X37Y0          LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  vga_sync_unit/rgb_reg[1]_i_137/O
                         net (fo=2, routed)           1.042     7.236    vga_sync_unit/rgb_reg[1]_i_137_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I1_O)        0.124     7.360 r  vga_sync_unit/rgb_reg[1]_i_112/O
                         net (fo=2, routed)           1.101     8.461    vga_sync_unit/rgb_reg[1]_i_112_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.585 r  vga_sync_unit/rgb_reg[1]_i_116/O
                         net (fo=1, routed)           0.000     8.585    vga_sync_unit/rgb_reg[1]_i_116_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.117 r  vga_sync_unit/rgb_reg_reg[1]_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.117    vga_sync_unit/rgb_reg_reg[1]_i_95_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.451 r  vga_sync_unit/rgb_reg_reg[3]_i_315/O[1]
                         net (fo=1, routed)           1.172    10.622    vga_gradient_unit/rgb_reg_reg[3]_i_106_0[1]
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.303    10.925 r  vga_gradient_unit/rgb_reg[3]_i_235/O
                         net (fo=1, routed)           0.000    10.925    vga_gradient_unit/rgb_reg[3]_i_235_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.505 r  vga_gradient_unit/rgb_reg_reg[3]_i_106/O[2]
                         net (fo=23, routed)          1.140    12.645    vga_gradient_unit/rgb_reg_reg[3]_i_106_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I2_O)        0.327    12.972 r  vga_gradient_unit/rgb_reg[1]_i_121/O
                         net (fo=2, routed)           0.805    13.777    vga_gradient_unit/rgb_reg[1]_i_121_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I3_O)        0.332    14.109 r  vga_gradient_unit/rgb_reg[1]_i_125/O
                         net (fo=1, routed)           0.000    14.109    vga_gradient_unit/rgb_reg[1]_i_125_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.641 r  vga_gradient_unit/rgb_reg_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.641    vga_gradient_unit/rgb_reg_reg[1]_i_99_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.880 r  vga_gradient_unit/rgb_reg_reg[1]_i_80/O[2]
                         net (fo=3, routed)           0.898    15.777    vga_gradient_unit/rgb_reg_reg[1]_i_80_n_5
    SLICE_X30Y5          LUT3 (Prop_lut3_I2_O)        0.331    16.108 r  vga_gradient_unit/rgb_reg[1]_i_73/O
                         net (fo=2, routed)           0.679    16.788    vga_gradient_unit/rgb_reg[1]_i_73_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331    17.119 r  vga_gradient_unit/rgb_reg[1]_i_75/O
                         net (fo=1, routed)           0.000    17.119    vga_gradient_unit/rgb_reg[1]_i_75_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.495 r  vga_gradient_unit/rgb_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.495    vga_gradient_unit/rgb_reg_reg[1]_i_37_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.612 r  vga_gradient_unit/rgb_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.612    vga_gradient_unit/rgb_reg_reg[1]_i_14_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.729 r  vga_gradient_unit/rgb_reg_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.729    vga_gradient_unit/rgb_reg_reg[1]_i_5_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.968 r  vga_gradient_unit/rgb_reg_reg[1]_i_4/O[2]
                         net (fo=5, routed)           0.608    18.576    vga_gradient_unit/rgb_reg_reg[1]_i_4_n_5
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    19.409 r  vga_gradient_unit/rgb_reg_reg[3]_i_478/CO[3]
                         net (fo=1, routed)           0.000    19.409    vga_gradient_unit/rgb_reg_reg[3]_i_478_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.523 r  vga_gradient_unit/rgb_reg_reg[3]_i_407/CO[3]
                         net (fo=1, routed)           0.000    19.523    vga_gradient_unit/rgb_reg_reg[3]_i_407_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  vga_gradient_unit/rgb_reg_reg[3]_i_325/O[1]
                         net (fo=3, routed)           0.668    20.525    vga_gradient_unit/rgb_reg_reg[3]_i_325_n_6
    SLICE_X28Y10         LUT4 (Prop_lut4_I2_O)        0.303    20.828 r  vga_gradient_unit/rgb_reg[3]_i_406/O
                         net (fo=1, routed)           0.000    20.828    vga_gradient_unit/rgb_reg[3]_i_406_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.360 r  vga_gradient_unit/rgb_reg_reg[3]_i_316/CO[3]
                         net (fo=1, routed)           0.000    21.360    vga_gradient_unit/rgb_reg_reg[3]_i_316_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.474 r  vga_gradient_unit/rgb_reg_reg[3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    21.474    vga_gradient_unit/rgb_reg_reg[3]_i_245_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  vga_gradient_unit/rgb_reg_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    21.588    vga_gradient_unit/rgb_reg_reg[3]_i_118_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  vga_gradient_unit/rgb_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.702    vga_gradient_unit/rgb_reg_reg[3]_i_45_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.859 r  vga_gradient_unit/rgb_reg_reg[3]_i_10/CO[1]
                         net (fo=4, routed)           0.669    22.528    vga_gradient_unit/rgb_reg_reg[3]_i_10_n_2
    SLICE_X29Y22         LUT5 (Prop_lut5_I1_O)        0.329    22.857 r  vga_gradient_unit/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    22.857    vga_gradient_unit/rgb_reg[1]_i_3_n_0
    SLICE_X29Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    23.102 r  vga_gradient_unit/rgb_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    23.102    vga_gradient_unit/rgb_reg_reg[1]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.433     4.774    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X29Y22         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.076ns  (logic 9.699ns (42.032%)  route 13.377ns (57.968%))
  Logic Levels:           29  (CARRY4=17 IBUF=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=46, routed)          4.621     6.070    vga_sync_unit/sw_IBUF[3]
    SLICE_X37Y0          LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  vga_sync_unit/rgb_reg[1]_i_137/O
                         net (fo=2, routed)           1.042     7.236    vga_sync_unit/rgb_reg[1]_i_137_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I1_O)        0.124     7.360 r  vga_sync_unit/rgb_reg[1]_i_112/O
                         net (fo=2, routed)           1.101     8.461    vga_sync_unit/rgb_reg[1]_i_112_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.585 r  vga_sync_unit/rgb_reg[1]_i_116/O
                         net (fo=1, routed)           0.000     8.585    vga_sync_unit/rgb_reg[1]_i_116_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.117 r  vga_sync_unit/rgb_reg_reg[1]_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.117    vga_sync_unit/rgb_reg_reg[1]_i_95_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.451 r  vga_sync_unit/rgb_reg_reg[3]_i_315/O[1]
                         net (fo=1, routed)           1.172    10.622    vga_gradient_unit/rgb_reg_reg[3]_i_106_0[1]
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.303    10.925 r  vga_gradient_unit/rgb_reg[3]_i_235/O
                         net (fo=1, routed)           0.000    10.925    vga_gradient_unit/rgb_reg[3]_i_235_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.505 r  vga_gradient_unit/rgb_reg_reg[3]_i_106/O[2]
                         net (fo=23, routed)          1.140    12.645    vga_gradient_unit/rgb_reg_reg[3]_i_106_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I2_O)        0.327    12.972 r  vga_gradient_unit/rgb_reg[1]_i_121/O
                         net (fo=2, routed)           0.805    13.777    vga_gradient_unit/rgb_reg[1]_i_121_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I3_O)        0.332    14.109 r  vga_gradient_unit/rgb_reg[1]_i_125/O
                         net (fo=1, routed)           0.000    14.109    vga_gradient_unit/rgb_reg[1]_i_125_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.641 r  vga_gradient_unit/rgb_reg_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.641    vga_gradient_unit/rgb_reg_reg[1]_i_99_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.880 r  vga_gradient_unit/rgb_reg_reg[1]_i_80/O[2]
                         net (fo=3, routed)           0.898    15.777    vga_gradient_unit/rgb_reg_reg[1]_i_80_n_5
    SLICE_X30Y5          LUT3 (Prop_lut3_I2_O)        0.331    16.108 r  vga_gradient_unit/rgb_reg[1]_i_73/O
                         net (fo=2, routed)           0.679    16.788    vga_gradient_unit/rgb_reg[1]_i_73_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331    17.119 r  vga_gradient_unit/rgb_reg[1]_i_75/O
                         net (fo=1, routed)           0.000    17.119    vga_gradient_unit/rgb_reg[1]_i_75_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.495 r  vga_gradient_unit/rgb_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.495    vga_gradient_unit/rgb_reg_reg[1]_i_37_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.612 r  vga_gradient_unit/rgb_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.612    vga_gradient_unit/rgb_reg_reg[1]_i_14_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.729 r  vga_gradient_unit/rgb_reg_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.729    vga_gradient_unit/rgb_reg_reg[1]_i_5_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.968 r  vga_gradient_unit/rgb_reg_reg[1]_i_4/O[2]
                         net (fo=5, routed)           0.608    18.576    vga_gradient_unit/rgb_reg_reg[1]_i_4_n_5
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    19.409 r  vga_gradient_unit/rgb_reg_reg[3]_i_478/CO[3]
                         net (fo=1, routed)           0.000    19.409    vga_gradient_unit/rgb_reg_reg[3]_i_478_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.523 r  vga_gradient_unit/rgb_reg_reg[3]_i_407/CO[3]
                         net (fo=1, routed)           0.000    19.523    vga_gradient_unit/rgb_reg_reg[3]_i_407_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  vga_gradient_unit/rgb_reg_reg[3]_i_325/O[1]
                         net (fo=3, routed)           0.668    20.525    vga_gradient_unit/rgb_reg_reg[3]_i_325_n_6
    SLICE_X28Y10         LUT4 (Prop_lut4_I2_O)        0.303    20.828 r  vga_gradient_unit/rgb_reg[3]_i_406/O
                         net (fo=1, routed)           0.000    20.828    vga_gradient_unit/rgb_reg[3]_i_406_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.360 r  vga_gradient_unit/rgb_reg_reg[3]_i_316/CO[3]
                         net (fo=1, routed)           0.000    21.360    vga_gradient_unit/rgb_reg_reg[3]_i_316_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.474 r  vga_gradient_unit/rgb_reg_reg[3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    21.474    vga_gradient_unit/rgb_reg_reg[3]_i_245_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  vga_gradient_unit/rgb_reg_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    21.588    vga_gradient_unit/rgb_reg_reg[3]_i_118_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  vga_gradient_unit/rgb_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.702    vga_gradient_unit/rgb_reg_reg[3]_i_45_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.859 r  vga_gradient_unit/rgb_reg_reg[3]_i_10/CO[1]
                         net (fo=4, routed)           0.643    22.502    vga_gradient_unit/rgb_reg_reg[3]_i_10_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I1_O)        0.329    22.831 r  vga_gradient_unit/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    22.831    vga_gradient_unit/rgb_reg[2]_i_3_n_0
    SLICE_X29Y21         MUXF7 (Prop_muxf7_I1_O)      0.245    23.076 r  vga_gradient_unit/rgb_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    23.076    vga_gradient_unit/rgb_reg_reg[2]_i_1_n_0
    SLICE_X29Y21         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.435     4.776    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.949ns  (logic 9.084ns (39.582%)  route 13.866ns (60.418%))
  Logic Levels:           27  (CARRY4=15 IBUF=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=46, routed)          4.206     5.665    vga_sync_unit/sw_IBUF[7]
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.124     5.789 r  vga_sync_unit/rgb_reg[6]_i_279/O
                         net (fo=2, routed)           1.374     7.163    vga_sync_unit/rgb_reg[6]_i_279_n_0
    SLICE_X30Y1          LUT4 (Prop_lut4_I0_O)        0.150     7.313 r  vga_sync_unit/rgb_reg[6]_i_257/O
                         net (fo=2, routed)           0.300     7.614    vga_sync_unit/rgb_reg[6]_i_257_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.348     7.962 r  vga_sync_unit/rgb_reg[6]_i_261/O
                         net (fo=1, routed)           0.000     7.962    vga_sync_unit/rgb_reg[6]_i_261_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.342 r  vga_sync_unit/rgb_reg_reg[6]_i_234/CO[3]
                         net (fo=1, routed)           0.000     8.342    vga_sync_unit/rgb_reg_reg[6]_i_234_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  vga_sync_unit/rgb_reg_reg[7]_i_431/O[1]
                         net (fo=1, routed)           1.052     9.717    vga_gradient_unit/rgb_reg_reg[7]_i_269_0[1]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.306    10.023 r  vga_gradient_unit/rgb_reg[7]_i_343/O
                         net (fo=1, routed)           0.000    10.023    vga_gradient_unit/rgb_reg[7]_i_343_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.663 r  vga_gradient_unit/rgb_reg_reg[7]_i_269/O[3]
                         net (fo=21, routed)          1.275    11.938    vga_gradient_unit/rgb_reg_reg[7]_i_269_n_4
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.270 r  vga_gradient_unit/rgb_reg[6]_i_82/O
                         net (fo=4, routed)           0.821    13.091    vga_gradient_unit/rgb_reg[6]_i_82_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    13.802 r  vga_gradient_unit/rgb_reg_reg[6]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.802    vga_gradient_unit/rgb_reg_reg[6]_i_158_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.041 r  vga_gradient_unit/rgb_reg_reg[6]_i_107/O[2]
                         net (fo=5, routed)           0.748    14.789    vga_gradient_unit/rgb_reg_reg[6]_i_107_n_5
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.302    15.091 f  vga_gradient_unit/rgb_reg[6]_i_111/O
                         net (fo=1, routed)           0.492    15.582    vga_gradient_unit/rgb_reg[6]_i_111_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.124    15.706 r  vga_gradient_unit/rgb_reg[6]_i_42/O
                         net (fo=1, routed)           0.915    16.622    vga_gradient_unit/rgb_reg[6]_i_42_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.129 r  vga_gradient_unit/rgb_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.129    vga_gradient_unit/rgb_reg_reg[6]_i_14_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  vga_gradient_unit/rgb_reg_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.243    vga_gradient_unit/rgb_reg_reg[6]_i_5_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  vga_gradient_unit/rgb_reg_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.357    vga_gradient_unit/rgb_reg_reg[6]_i_4_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.670 r  vga_gradient_unit/rgb_reg_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.754    18.424    vga_gradient_unit/rgb_reg_reg[7]_i_4_n_4
    SLICE_X5Y10          LUT2 (Prop_lut2_I0_O)        0.306    18.730 r  vga_gradient_unit/rgb_reg[7]_i_357/O
                         net (fo=1, routed)           0.000    18.730    vga_gradient_unit/rgb_reg[7]_i_357_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.280 r  vga_gradient_unit/rgb_reg_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    19.280    vga_gradient_unit/rgb_reg_reg[7]_i_279_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.394 r  vga_gradient_unit/rgb_reg_reg[7]_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.394    vga_gradient_unit/rgb_reg_reg[7]_i_205_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.508 r  vga_gradient_unit/rgb_reg_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.508    vga_gradient_unit/rgb_reg_reg[7]_i_87_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  vga_gradient_unit/rgb_reg_reg[7]_i_32/O[1]
                         net (fo=3, routed)           0.810    20.652    vga_gradient_unit/rgb_reg_reg[7]_i_32_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.303    20.955 r  vga_gradient_unit/rgb_reg[7]_i_83/O
                         net (fo=1, routed)           0.000    20.955    vga_gradient_unit/rgb_reg[7]_i_83_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.353 r  vga_gradient_unit/rgb_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.353    vga_gradient_unit/rgb_reg_reg[7]_i_22_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  vga_gradient_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.118    22.584    vga_gradient_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I1_O)        0.124    22.708 r  vga_gradient_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    22.708    vga_gradient_unit/rgb_reg[7]_i_2_n_0
    SLICE_X10Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    22.949 r  vga_gradient_unit/rgb_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    22.949    vga_gradient_unit/rgb_reg_reg[7]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.449     4.790    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.864ns  (logic 9.052ns (39.590%)  route 13.812ns (60.410%))
  Logic Levels:           27  (CARRY4=15 IBUF=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=46, routed)          4.206     5.665    vga_sync_unit/sw_IBUF[7]
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.124     5.789 r  vga_sync_unit/rgb_reg[6]_i_279/O
                         net (fo=2, routed)           1.374     7.163    vga_sync_unit/rgb_reg[6]_i_279_n_0
    SLICE_X30Y1          LUT4 (Prop_lut4_I0_O)        0.150     7.313 r  vga_sync_unit/rgb_reg[6]_i_257/O
                         net (fo=2, routed)           0.300     7.614    vga_sync_unit/rgb_reg[6]_i_257_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.348     7.962 r  vga_sync_unit/rgb_reg[6]_i_261/O
                         net (fo=1, routed)           0.000     7.962    vga_sync_unit/rgb_reg[6]_i_261_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.342 r  vga_sync_unit/rgb_reg_reg[6]_i_234/CO[3]
                         net (fo=1, routed)           0.000     8.342    vga_sync_unit/rgb_reg_reg[6]_i_234_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  vga_sync_unit/rgb_reg_reg[7]_i_431/O[1]
                         net (fo=1, routed)           1.052     9.717    vga_gradient_unit/rgb_reg_reg[7]_i_269_0[1]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.306    10.023 r  vga_gradient_unit/rgb_reg[7]_i_343/O
                         net (fo=1, routed)           0.000    10.023    vga_gradient_unit/rgb_reg[7]_i_343_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.663 r  vga_gradient_unit/rgb_reg_reg[7]_i_269/O[3]
                         net (fo=21, routed)          1.275    11.938    vga_gradient_unit/rgb_reg_reg[7]_i_269_n_4
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.270 r  vga_gradient_unit/rgb_reg[6]_i_82/O
                         net (fo=4, routed)           0.821    13.091    vga_gradient_unit/rgb_reg[6]_i_82_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    13.802 r  vga_gradient_unit/rgb_reg_reg[6]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.802    vga_gradient_unit/rgb_reg_reg[6]_i_158_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.041 r  vga_gradient_unit/rgb_reg_reg[6]_i_107/O[2]
                         net (fo=5, routed)           0.748    14.789    vga_gradient_unit/rgb_reg_reg[6]_i_107_n_5
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.302    15.091 f  vga_gradient_unit/rgb_reg[6]_i_111/O
                         net (fo=1, routed)           0.492    15.582    vga_gradient_unit/rgb_reg[6]_i_111_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.124    15.706 r  vga_gradient_unit/rgb_reg[6]_i_42/O
                         net (fo=1, routed)           0.915    16.622    vga_gradient_unit/rgb_reg[6]_i_42_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.129 r  vga_gradient_unit/rgb_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.129    vga_gradient_unit/rgb_reg_reg[6]_i_14_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  vga_gradient_unit/rgb_reg_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.243    vga_gradient_unit/rgb_reg_reg[6]_i_5_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  vga_gradient_unit/rgb_reg_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.357    vga_gradient_unit/rgb_reg_reg[6]_i_4_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.670 r  vga_gradient_unit/rgb_reg_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.754    18.424    vga_gradient_unit/rgb_reg_reg[7]_i_4_n_4
    SLICE_X5Y10          LUT2 (Prop_lut2_I0_O)        0.306    18.730 r  vga_gradient_unit/rgb_reg[7]_i_357/O
                         net (fo=1, routed)           0.000    18.730    vga_gradient_unit/rgb_reg[7]_i_357_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.280 r  vga_gradient_unit/rgb_reg_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    19.280    vga_gradient_unit/rgb_reg_reg[7]_i_279_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.394 r  vga_gradient_unit/rgb_reg_reg[7]_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.394    vga_gradient_unit/rgb_reg_reg[7]_i_205_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.508 r  vga_gradient_unit/rgb_reg_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.508    vga_gradient_unit/rgb_reg_reg[7]_i_87_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  vga_gradient_unit/rgb_reg_reg[7]_i_32/O[1]
                         net (fo=3, routed)           0.810    20.652    vga_gradient_unit/rgb_reg_reg[7]_i_32_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.303    20.955 r  vga_gradient_unit/rgb_reg[7]_i_83/O
                         net (fo=1, routed)           0.000    20.955    vga_gradient_unit/rgb_reg[7]_i_83_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.353 r  vga_gradient_unit/rgb_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.353    vga_gradient_unit/rgb_reg_reg[7]_i_22_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  vga_gradient_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.065    22.531    vga_gradient_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I1_O)        0.124    22.655 r  vga_gradient_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    22.655    vga_gradient_unit/rgb_reg[6]_i_2_n_0
    SLICE_X10Y10         MUXF7 (Prop_muxf7_I0_O)      0.209    22.864 r  vga_gradient_unit/rgb_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    22.864    vga_gradient_unit/rgb_reg_reg[6]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.449     4.790    vga_gradient_unit/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  vga_gradient_unit/rgb_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/hsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.210ns (28.859%)  route 0.517ns (71.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          0.517     0.726    vga_sync_unit/AR[0]
    SLICE_X7Y17          FDCE                                         f  vga_sync_unit/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.856     1.983    vga_sync_unit/CLK
    SLICE_X7Y17          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga_gradient_unit/SPU/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.222ns (29.029%)  route 0.542ns (70.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.542     0.764    vga_gradient_unit/SPU/DB/genblk1[0].df/btnU_IBUF
    SLICE_X0Y25          FDRE                                         r  vga_gradient_unit/SPU/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.850     1.977    vga_gradient_unit/SPU/DB/genblk1[0].df/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  vga_gradient_unit/SPU/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_gradient_unit/SPD/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.221ns (28.607%)  route 0.550ns (71.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.550     0.771    vga_gradient_unit/SPD/DB/genblk1[0].df/btnD_IBUF
    SLICE_X0Y27          FDRE                                         r  vga_gradient_unit/SPD/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.980    vga_gradient_unit/SPD/DB/genblk1[0].df/clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  vga_gradient_unit/SPD/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.210ns (26.278%)  route 0.588ns (73.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          0.588     0.797    vga_sync_unit/AR[0]
    SLICE_X7Y15          FDCE                                         f  vga_sync_unit/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.985    vga_sync_unit/CLK
    SLICE_X7Y15          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.210ns (26.278%)  route 0.588ns (73.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          0.588     0.797    vga_sync_unit/AR[0]
    SLICE_X7Y15          FDCE                                         f  vga_sync_unit/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.985    vga_sync_unit/CLK
    SLICE_X7Y15          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[3]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.210ns (23.082%)  route 0.698ns (76.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          0.698     0.908    vga_sync_unit/AR[0]
    SLICE_X5Y4           FDCE                                         f  vga_sync_unit/h_count_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    vga_sync_unit/CLK
    SLICE_X5Y4           FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]_replica_1/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg2__5/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.221ns (24.143%)  route 0.694ns (75.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=40, routed)          0.694     0.915    vga_gradient_unit/sw_IBUF[0]
    DSP48_X0Y6           DSP48E1                                      r  vga_gradient_unit/rgb_reg2__5/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.918     2.046    vga_gradient_unit/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  vga_gradient_unit/rgb_reg2__5/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg2__6/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.221ns (24.143%)  route 0.694ns (75.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=40, routed)          0.694     0.915    vga_gradient_unit/sw_IBUF[0]
    DSP48_X0Y7           DSP48E1                                      r  vga_gradient_unit/rgb_reg2__6/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.916     2.044    vga_gradient_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  vga_gradient_unit/rgb_reg2__6/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg2__5/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.229ns (23.549%)  route 0.745ns (76.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=50, routed)          0.745     0.974    vga_gradient_unit/sw_IBUF[1]
    DSP48_X0Y6           DSP48E1                                      r  vga_gradient_unit/rgb_reg2__5/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.918     2.046    vga_gradient_unit/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  vga_gradient_unit/rgb_reg2__5/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_gradient_unit/rgb_reg2__6/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.229ns (23.549%)  route 0.745ns (76.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=50, routed)          0.745     0.974    vga_gradient_unit/sw_IBUF[1]
    DSP48_X0Y7           DSP48E1                                      r  vga_gradient_unit/rgb_reg2__6/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.916     2.044    vga_gradient_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  vga_gradient_unit/rgb_reg2__6/CLK





