Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_instruction_reader_tb_behav xil_defaultlib.top_instruction_reader_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mem_d_error_i' [C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/top_instruction_reader.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'mem_d_resp_tag_i' [C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/top_instruction_reader.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mem_i_valid_i' [C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/top_instruction_reader.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mem_i_error_i' [C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/top_instruction_reader.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'intr_i' [C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/top_instruction_reader.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/data_BRAM.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_test
Compiling module xil_defaultlib.DataHazard
Compiling module xil_defaultlib.riscv_alu
Compiling module xil_defaultlib.riscv_exec
Compiling module xil_defaultlib.riscv_decoder
Compiling module xil_defaultlib.riscv_decode_default
Compiling module xil_defaultlib.riscv_mmu(SUPPORT_MMU=0)
Compiling module xil_defaultlib.riscv_lsu_fifo(WIDTH=36,DEPTH=2,...
Compiling module xil_defaultlib.riscv_lsu
Compiling module xil_defaultlib.riscv_csr_regfile
Compiling module xil_defaultlib.riscv_csr(SUPPORT_SUPER=0)
Compiling module xil_defaultlib.riscv_multiplier
Compiling module xil_defaultlib.riscv_divider
Compiling module xil_defaultlib.riscv_pipe_ctrl
Compiling module xil_defaultlib.riscv_regfile
Compiling module xil_defaultlib.riscv_issue
Compiling module xil_defaultlib.riscv_fetch(SUPPORT_MMU=0)
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.memory
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.data_BRAM
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.top_instruction_reader
Compiling module xil_defaultlib.top_instruction_reader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_instruction_reader_tb_behav
