#ifndef CM_CACHE_MSI_HPP
#define CM_CACHE_MSI_HPP

#include <cassert>
#include <type_traits>
#include "cache/coherence.hpp"

/* Example: a two-level cache system
     a 48-bit address system,
     normal index,
     LRU replacement policy,
     MSI coherence protocol,
     broadcasting.

   L1: 64-set 8-way set-associative
   L2(LLC): 1024-set 16-way skewed-cache with 2 partitions, attached with a pfc monitor

code:
  // initiate the L1 cache
  typedef Data64B data_type;
  typedef MetadataMSI<48, 6, 12> l1_metadata_type;
  typedef IndexNorm<6, 6> l1_indexer_type;
  typedef ReplaceLRU<6, 8> l1_replacer_type;
  typedef CacheNorm<6, 8, l1_metadata_type, data_type, l1_indexer_type, l1_replacer_type, false> l1_type;
  typedef CoreInterfaceMSI<l1_metadata_type, data_type, false> l1_inner_type; // support core interface
  typedef OuterPortMSI<l1_metadata_type, data_type> l1_outer_type;     // support reverse probe
  typedef CoherentL1CacheNorm<l1_type, l1_outer_type, l1_inner_type> l1_cache_type;
  l1_cache_type *l1 = new l1_cache_type("L1");

  // initiate the llc
  typedef MetadataMSI<48, 0, 6> llc_metadata_type;
  typedef IndexSkewed<10, 6, 2> llc_indexer_type;
  typedef ReplaceLRU<10, 8> llc_replacer_type;
  typedef CacheSkewed<10, 8, 2, llc_metadata_type, data_type, llc_indexer_type, llc_replacer_type, true> llc_type;
  typedef InnerPortMSIBroadcast<llc_metadata_type, data_type, true> llc_inner_type;
  typedef OuterPortMSIUncached<llc_metadata_type, data_type> llc_outer_type;
  typedef CoherentCacheNorm<llc_type, llc_outer_type, llc_inner_type> llc_cache_type;
  static llc_cache_type *llc = new llc_cache_type();

  static SimpleMemoryModel<data_type> *mem = new SimpleMemoryModel<data_type>();

  // connect the two levels
  l1->outer->connect(llc->inner, llc->inner->connect(l1->outer));
  llc->outer->connect(mem, mem->connect(llc->outer));

  // attach PFC
  auto pfc = new PFCMonitor();
  llc->attach_monitor(pfc);

  // We need to implement the DSL compiler to automatically generate these initialization code
  // based on a user provide script defining the cache architecture
*/


namespace // file visibility
{
  // MSI protocol
  class Policy {
    // definition of command:
    // [31  :   16] [15 : 8] [7 :0]
    // coherence-id msg-type action
    //---------------------------------------
    // msg type:
    // [1] Acquire [2] Release (writeback) [3] Probe
    //---------------------------------------
    // action:
    // Acquire: fetch for [0] read / [1] write
    // Release: [0] evict / [1] writeback (keep modified)
    // Probe: [0] evict / [1] writeback (keep shared)

    static const uint32_t acquire_msg = 1 << 8;
    static const uint32_t release_msg = 2 << 8;
    static const uint32_t probe_msg = 3 << 8;

    static const uint32_t acquire_read = 0;
    static const uint32_t acquire_write = 1;

    static const uint32_t release_evict = 0;
    static const uint32_t release_writeback = 1;

    static const uint32_t probe_evict = 0;
    static const uint32_t probe_writeback = 1;

  public:
    static inline bool is_acquire(uint32_t cmd) {return (cmd & 0x0ff00ul) == acquire_msg; }
    static inline bool is_release(uint32_t cmd) {return (cmd & 0x0ff00ul) == release_msg; }
    static inline bool is_probe(uint32_t cmd)   {return (cmd & 0x0ff00ul) == probe_msg; }
    static inline uint32_t get_id(uint32_t cmd) {return cmd >> 16; }
    static inline uint32_t get_action(uint32_t cmd) {return cmd & 0x0fful; }

    // attach an id to a command
    static inline uint32_t attach_id(uint32_t cmd, uint32_t id) {return (cmd & (0x0fffful)) | (id << 16); }

    // check whether reverse probing is needed for a cache block when acquired (by inner) or probed by (outer)
    static inline bool need_sync(uint32_t cmd, CMMetadataBase *meta) {
      return (is_probe(cmd) && probe_evict == get_action(cmd)) || meta->is_modified();
    }

    // check whether a permission upgrade is needed for the required action
    static inline bool need_promote(uint32_t cmd, CMMetadataBase *meta) {
      return (is_acquire(cmd) && acquire_write == get_action(cmd) && !meta->is_modified());
    }

    // avoid self probe
    static inline bool need_probe(uint32_t cmd, uint32_t coh_id) { return coh_id != get_id(cmd); }

    // generate the command for reverse probe
    static inline uint32_t cmd_for_sync(uint32_t cmd) {
      uint32_t rv = attach_id(probe_msg, get_id(cmd));

      // set whether the probe will purge the block from inner caches
      if((is_acquire(cmd) && acquire_read == get_action(cmd)) ||
         (is_probe(cmd)   && probe_writeback == get_action(cmd))) // need to purge
        return rv | probe_writeback;
      else {
        assert((is_acquire(cmd) && acquire_write == get_action(cmd)) ||
               (is_probe(cmd)   && probe_evict == get_action(cmd))  ||
               (is_release(cmd) && release_evict == get_action(cmd)));
        return rv | probe_evict;
      }
    }

    // command to evict a cache block from this cache
    static inline uint32_t cmd_for_evict() { return attach_id(release_msg | release_evict, -1); } // eviction needs no coh_id

    // command for core interface to read/write a cache block
    static inline uint32_t cmd_for_core_read() { return acquire_msg | acquire_read; }
    static inline uint32_t cmd_for_core_write() { return acquire_msg | acquire_write; }

    // set the meta after processing an acquire
    static inline void meta_after_acquire(uint32_t cmd, CMMetadataBase *meta) {
      assert(is_acquire(cmd)); // must be an acquire
      if(acquire_read == get_action(cmd))
        meta->to_shared();
      else {
        assert(acquire_write == get_action(cmd));
        meta->to_modified();
      }
    }

    // set the metadata for a newly fetched block
    static inline void meta_after_grant(uint32_t cmd, CMMetadataBase *meta, uint64_t addr) {
      assert(is_acquire(cmd)); // must be an acquire
      assert(!meta->is_dirty()); // by default an invalid block must be clean
      meta->init(addr);
      if(acquire_read == get_action(cmd))
        meta->to_shared();
      else {
        assert(acquire_write == get_action(cmd));
        meta->to_modified();
      }
    }

    // set the metadata after a block is written back
    static inline void meta_after_writeback(uint32_t cmd, CMMetadataBase *meta) {
      assert(is_release(cmd)); // must be an acquire
      meta->to_clean();
      if(release_evict == get_action(cmd)) meta->to_invalid();
    }

    // set the meta after the block is released
    static inline void meta_after_release(uint32_t cmd, CMMetadataBase *meta) { meta->to_dirty(); }

    // update the metadata for inner cache after ack a probe
    static inline void meta_after_probe_ack(uint32_t cmd, CMMetadataBase *meta) {
      assert(is_probe(cmd)); // must be a probe
      if(probe_evict == get_action(cmd))
        meta->to_invalid();
      else {
        assert(meta->is_modified()); // for MSI, probe degradation happens only for modified state
        meta->to_shared();
      }
    }

  };

}

// metadata supporting MSI coherency
class MetadataMSIBase : public CMMetadataBase
{
protected:
  unsigned int state : 2; // 0: invalid, 1: shared, 2:modify
  unsigned int dirty : 1; // 0: clean, 1: dirty
public:
  MetadataMSIBase() : state(0), dirty(0) {}
  virtual ~MetadataMSIBase() {}

  virtual void to_invalid() { state = 0; }
  virtual void to_shared() { state = 1; }
  virtual void to_modified() { state = 2; }
  virtual void to_dirty() { dirty = 1; }
  virtual void to_clean() { dirty = 0; }
  virtual bool is_valid() const { return state; }
  virtual bool is_shared() const { return state == 1; }
  virtual bool is_modified() const {return state == 2; }
  virtual bool is_dirty() const { return dirty; }
};

// Metadata with match function
// AW    : address width
// IW    : index width
// TOfst : tag offset
template <int AW, int IW, int TOfst>
class MetadataMSI : public MetadataMSIBase
{
protected:
  uint64_t     tag   : AW-TOfst;
  static const uint64_t mask = (1ull << (AW-TOfst)) - 1;

public:
  MetadataMSI() : tag(0) {}
  virtual ~MetadataMSI() {}

  virtual bool match(uint64_t addr) const { return is_valid() && ((addr >> TOfst) & mask) == tag; }
  virtual void reset() { tag = 0; state = 0; dirty = 0; }
  virtual void init(uint64_t addr) { tag = (addr >> TOfst) & mask; state = 0; dirty = 0; }
  virtual uint64_t addr(uint32_t s) const {
    uint64_t addr = tag << TOfst;
    if(IW > 0) {
      uint32_t index_mask = (1 << IW) - 1;
      addr |= (s & index_mask) << (TOfst - IW);
    }
    return addr;
  }
};


// uncached MSI outer port:
//   no support for reverse probe as if there is no internal cache
//   or the interl cache does not participate in the coherence communication
template<typename MT, typename DT,
         typename = typename std::enable_if<std::is_base_of<MetadataMSIBase, MT>::value>::type, // MT <- MetadataMSIBase
         typename = typename std::enable_if<std::is_base_of<CMDataBase, DT>::value || std::is_void<DT>::value>::type> // DT <- CMDataBase or void
class OuterPortMSIUncached : public OuterCohPortBase
{
public:
  virtual void acquire_req(uint64_t addr, CMMetadataBase *meta, CMDataBase *data, uint32_t cmd) {
    coh->acquire_resp(addr, data, Policy::attach_id(cmd, this->coh_id));
    Policy::meta_after_grant(cmd, meta, addr);
  }
  virtual void writeback_req(uint64_t addr, CMMetadataBase *meta, CMDataBase *data, uint32_t cmd) {
    coh->writeback_resp(addr, data, Policy::attach_id(cmd, this->coh_id));
    Policy::meta_after_writeback(cmd, meta);
  }
};

// full MSI Outer port
template<typename MT, typename DT>
class OuterPortMSI : public OuterPortMSIUncached<MT, DT>
{
public:
  virtual void probe_resp(uint64_t addr, CMMetadataBase *meta_outer, CMDataBase *data_outer, uint32_t cmd) {
    uint32_t ai, s, w;
    if(this->cache->hit(addr, &ai, &s, &w)) {
      auto meta = this->cache->access(ai, s, w); // oddly here, `this->' is required by the g++ 11.3.0 @wsong83
      CMDataBase *data = std::is_void<DT>::value ? nullptr : this->cache->get_data(ai, s, w);

      // sync if necessary
      if(Policy::need_sync(cmd, meta)) this->inner->probe_req(addr, meta, data, Policy::cmd_for_sync(cmd));

      // writeback if dirty
      if(meta->is_dirty()) { // dirty, writeback
        meta_outer->to_dirty();
        if(!std::is_void<DT>::value) data_outer->copy(data);
        meta->to_clean();
      }

      // update meta
      Policy::meta_after_probe_ack(cmd, meta);
    }
  }
};

// uncached MSI inner port:
//   no support for reverse probe as if there is no internal cache
//   or the interl cache does not participate in the coherence communication
template<typename MT, typename DT, bool isLLC,
         typename = typename std::enable_if<std::is_base_of<MetadataMSIBase, MT>::value>::type, // MT <- MetadataMSIBase
         typename = typename std::enable_if<std::is_base_of<CMDataBase, DT>::value || std::is_void<DT>::value>::type> // DT <- CMDataBase or void
class InnerPortMSIUncached : public InnerCohPortBase
{
public:
  virtual void acquire_resp(uint64_t addr, CMDataBase *data_inner, uint32_t cmd) {
    uint32_t ai, s, w;
    CMMetadataBase *meta;
    CMDataBase *data;
    bool hit;
    if(hit = this->cache->hit(addr, &ai, &s, &w)) { // hit
      meta = this->cache->access(ai, s, w);
      if(!std::is_void<DT>::value) data = this->cache->get_data(ai, s, w);
      if(Policy::need_sync(cmd, meta)) probe_req(addr, meta, data, Policy::cmd_for_sync(cmd)); // sync if necessary
      if(Policy::need_promote(cmd, meta) && !isLLC) outer->acquire_req(addr, meta, data, cmd); // promote permission if needed
    } else { // miss
      // get the way to be replaced
      this->cache->replace(addr, &ai, &s, &w);
      meta = this->cache->access(ai, s, w);
      if(!std::is_void<DT>::value) data = this->cache->get_data(ai, s, w);
      if(meta->is_valid()) {
        // sync if necessary
        if(Policy::need_sync(Policy::cmd_for_evict(), meta)) probe_req(meta->addr(s), meta, data, Policy::cmd_for_sync(Policy::cmd_for_evict()));
        if(meta->is_dirty()) outer->writeback_req(meta->addr(s), meta, data, Policy::cmd_for_evict()); // writeback if dirty
        this->cache->replace_invalid(addr, ai, s, w);
      }
      outer->acquire_req(addr, meta, data, cmd); // fetch the missing block
    }
    // grant
    if(!std::is_void<DT>::value) data_inner->copy(this->cache->get_data(ai, s, w));
    Policy::meta_after_acquire(cmd, meta);
    this->cache->replace_read(addr, ai, s, w, hit);
  }

  virtual void writeback_resp(uint64_t addr, CMDataBase *data, uint32_t cmd) {
    uint32_t ai, s, w;
    CMMetadataBase *meta;
    auto h = this->cache->hit(addr, &ai, &s, &w);
    assert(h); // must hit
    meta = this->cache->access(ai, s, w);
    if(!std::is_void<DT>::value) this->cache->get_data(ai, s, w)->copy(data);
    Policy::meta_after_release(cmd, meta);
    this->cache->replace_write(addr, ai, s, w, true);
  }
};

// full MSI inner port (broadcasting hub, snoop)
template<typename MT, typename DT, bool isLLC>
class InnerPortMSIBroadcast : public InnerPortMSIUncached<MT, DT, isLLC>
{
public:
  virtual void probe_req(uint64_t addr, CMMetadataBase *meta, CMDataBase *data, uint32_t cmd) {
    for(uint32_t i=0; i<this->coh.size(); i++)
      if(Policy::need_probe(cmd, i))
        this->coh[i]->probe_resp(addr, meta, data, cmd);
  }
};

// MSI core interface:
template<typename MT, typename DT, bool isLLC,
         typename = typename std::enable_if<std::is_base_of<MetadataMSIBase, MT>::value>::type, // MT <- MetadataMSIBase
         typename = typename std::enable_if<std::is_base_of<CMDataBase, DT>::value || std::is_void<DT>::value>::type> // DT <- CMDataBase or void
class CoreInterfaceMSI : public CoreInterfaceBase
{
  inline CMDataBase *access(uint64_t addr, uint32_t cmd) {
    uint32_t ai, s, w;
    CMMetadataBase *meta;
    CMDataBase *data = nullptr;
    bool hit;
    if(hit = this->cache->hit(addr, &ai, &s, &w)) { // hit
      meta = this->cache->access(ai, s, w);
      if(!std::is_void<DT>::value) data = this->cache->get_data(ai, s, w);
      if(Policy::need_promote(cmd, meta) && !isLLC) outer->acquire_req(addr, meta, data, cmd);
    } else { // miss
      // get the way to be replaced
      this->cache->replace(addr, &ai, &s, &w);
      meta = this->cache->access(ai, s, w);
      if(!std::is_void<DT>::value) data = this->cache->get_data(ai, s, w);

      if(meta->is_valid()) {
        // writeback if dirty
        if(meta->is_dirty()) outer->writeback_req(meta->addr(s), meta, data, Policy::cmd_for_evict());

        this->cache->replace_invalid(addr, ai, s, w);
      }

      // fetch the missing block
      outer->acquire_req(addr, meta, data, cmd);
    }

    if(cmd == Policy::cmd_for_core_write()) {
      meta->to_dirty();
      this->cache->replace_write(addr, ai, s, w, hit);
    } else
      this->cache->replace_read(addr, ai, s, w, hit);
    return data;
  }

public:
  virtual const CMDataBase *read(uint64_t addr) { return access(addr, Policy::cmd_for_core_read()); }

  virtual void write(uint64_t addr, const CMDataBase *data) {
    auto m_data = access(addr, Policy::cmd_for_core_write());
    if(!std::is_void<DT>::value) m_data->copy(data);
  }

  virtual void flush(uint64_t addr) {
    assert(nullptr == "Error: L1.flush(addr) is not implemented yet!");
  }

  virtual void writeback(uint64_t addr) {
    assert(nullptr == "Error: L1.writeback(addr) is not implemented yet!");
  }

  virtual void writeback_invalidate() {
    assert(nullptr == "Error: L1.writeback_invalidate() is not implemented yet!");
  }

};

#endif
