Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Oct 30 19:53:53 2021
| Host         : DESKTOP-NDG2QTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/Matteo/Desktop/Sistemi_Digitali/ConvSimd/timing_report_16bt.txt
| Design       : CONV_SIMD_3X3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

RST
SIMD
START
w00[0]
w00[1]
w00[2]
w00[3]
w01[0]
w01[1]
w01[2]
w01[3]
w02[0]
w02[1]
w02[2]
w02[3]
w10[0]
w10[1]
w10[2]
w10[3]
w11[0]
w11[1]
w11[2]
w11[3]
w12[0]
w12[1]
w12[2]
w12[3]
w20[0]
w20[1]
w20[2]
w20[3]
w21[0]
w21[1]
w21[2]
w21[3]
w22[0]
w22[1]
w22[2]
w22[3]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

PIXEL_OUT[0]
PIXEL_OUT[10]
PIXEL_OUT[11]
PIXEL_OUT[12]
PIXEL_OUT[13]
PIXEL_OUT[14]
PIXEL_OUT[15]
PIXEL_OUT[16]
PIXEL_OUT[17]
PIXEL_OUT[18]
PIXEL_OUT[19]
PIXEL_OUT[1]
PIXEL_OUT[20]
PIXEL_OUT[21]
PIXEL_OUT[22]
PIXEL_OUT[23]
PIXEL_OUT[24]
PIXEL_OUT[25]
PIXEL_OUT[26]
PIXEL_OUT[27]
PIXEL_OUT[28]
PIXEL_OUT[29]
PIXEL_OUT[2]
PIXEL_OUT[30]
PIXEL_OUT[31]
PIXEL_OUT[3]
PIXEL_OUT[4]
PIXEL_OUT[5]
PIXEL_OUT[6]
PIXEL_OUT[7]
PIXEL_OUT[8]
PIXEL_OUT[9]
valid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.185        0.000                      0                 7848        0.034        0.000                      0                 7848       11.520        0.000                       0                  2668  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                11.185        0.000                      0                 7848        0.034        0.000                      0                 7848       11.520        0.000                       0                  2668  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       11.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.185ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        13.772ns  (logic 4.427ns (32.145%)  route 9.345ns (67.855%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 29.338 - 25.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.640     4.700    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X29Y94         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     5.119 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.084     6.202    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y93         LUT6 (Prop_lut6_I2_O)        0.299     6.501 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           0.818     7.319    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.152     7.471 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.814     8.285    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.360     8.645 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.635     9.280    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.325     9.605 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.737    10.342    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X11Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.342    10.684 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.555    11.239    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X13Y89         LUT3 (Prop_lut3_I0_O)        0.320    11.559 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.481    12.040    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.326    12.366 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.807    13.173    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X14Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.150    13.323 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.727    14.050    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y86                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.374    14.424 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.713    15.137    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.464 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.652    16.116    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.360    16.476 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.634    17.110    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_9
    SLICE_X12Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/I0
    SLICE_X12Y88         LUT5 (Prop_lut5_I0_O)        0.325    17.435 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/O
                         net (fo=3, routed)           0.688    18.123    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_11
    SLICE_X11Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[13]_i_1/I4
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.348    18.471 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[13]_i_1/O
                         net (fo=1, routed)           0.000    18.471    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[13]
    SLICE_X11Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.521    29.338    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]/C
                         clock pessimism              0.323    29.661    
                         clock uncertainty           -0.035    29.625    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031    29.656    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]
  -------------------------------------------------------------------
                         required time                         29.656    
                         arrival time                         -18.471    
  -------------------------------------------------------------------
                         slack                                 11.185    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        13.801ns  (logic 4.456ns (32.288%)  route 9.345ns (67.712%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 29.338 - 25.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.640     4.700    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X29Y94         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     5.119 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.084     6.202    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y93                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y93         LUT6 (Prop_lut6_I2_O)        0.299     6.501 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           0.818     7.319    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X15Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.152     7.471 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.814     8.285    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.360     8.645 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.635     9.280    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.325     9.605 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.737    10.342    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X11Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.342    10.684 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.555    11.239    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X13Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X13Y89         LUT3 (Prop_lut3_I0_O)        0.320    11.559 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.481    12.040    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X13Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.326    12.366 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.807    13.173    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X14Y88                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.150    13.323 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.727    14.050    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y86                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.374    14.424 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.713    15.137    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.464 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.652    16.116    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y88                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.360    16.476 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.634    17.110    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_9
    SLICE_X12Y88                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/I0
    SLICE_X12Y88         LUT5 (Prop_lut5_I0_O)        0.325    17.435 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/O
                         net (fo=3, routed)           0.688    18.123    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_11
    SLICE_X11Y88                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_1/I4
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.377    18.500 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_1/O
                         net (fo=1, routed)           0.000    18.500    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[14]
    SLICE_X11Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.521    29.338    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]/C
                         clock pessimism              0.323    29.661    
                         clock uncertainty           -0.035    29.625    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.075    29.700    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]
  -------------------------------------------------------------------
                         required time                         29.700    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.409ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        13.548ns  (logic 4.427ns (32.677%)  route 9.121ns (67.323%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 29.338 - 25.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.640     4.700    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X29Y94         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     5.119 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.084     6.202    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y93         LUT6 (Prop_lut6_I2_O)        0.299     6.501 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           0.818     7.319    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.152     7.471 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.814     8.285    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.360     8.645 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.635     9.280    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.325     9.605 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.737    10.342    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X11Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.342    10.684 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.555    11.239    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X13Y89         LUT3 (Prop_lut3_I0_O)        0.320    11.559 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.481    12.040    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.326    12.366 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.807    13.173    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X14Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.150    13.323 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.727    14.050    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y86                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.374    14.424 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.713    15.137    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.464 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.652    16.116    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.360    16.476 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.634    17.110    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_9
    SLICE_X12Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/I0
    SLICE_X12Y88         LUT5 (Prop_lut5_I0_O)        0.325    17.435 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/O
                         net (fo=3, routed)           0.464    17.899    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_11
    SLICE_X11Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[12]_i_1/I2
    SLICE_X11Y88         LUT3 (Prop_lut3_I2_O)        0.348    18.247 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    18.247    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[12]
    SLICE_X11Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.521    29.338    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]/C
                         clock pessimism              0.323    29.661    
                         clock uncertainty           -0.035    29.625    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031    29.656    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         29.656    
                         arrival time                         -18.247    
  -------------------------------------------------------------------
                         slack                                 11.409    

Slack (MET) :             11.635ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        13.223ns  (logic 4.086ns (30.900%)  route 9.137ns (69.100%))
  Logic Levels:           12  (LUT3=1 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 29.338 - 25.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.640     4.700    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X29Y94         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     5.119 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.084     6.202    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y93         LUT6 (Prop_lut6_I2_O)        0.299     6.501 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           0.818     7.319    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.152     7.471 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.814     8.285    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.360     8.645 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.635     9.280    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.325     9.605 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.737    10.342    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X11Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.342    10.684 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.555    11.239    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X13Y89         LUT3 (Prop_lut3_I0_O)        0.320    11.559 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.481    12.040    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.326    12.366 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.807    13.173    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X14Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.150    13.323 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.727    14.050    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y86                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.374    14.424 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.713    15.137    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.464 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.652    16.116    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.360    16.476 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.634    17.110    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_9
    SLICE_X12Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_1/I4
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.332    17.442 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_1/O
                         net (fo=1, routed)           0.481    17.923    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[11]
    SLICE_X11Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.521    29.338    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[11]/C
                         clock pessimism              0.323    29.661    
                         clock uncertainty           -0.035    29.625    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)       -0.067    29.558    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -17.923    
  -------------------------------------------------------------------
                         slack                                 11.635    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        12.482ns  (logic 4.086ns (32.734%)  route 8.396ns (67.266%))
  Logic Levels:           12  (LUT3=2 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 29.335 - 25.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.640     4.700    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X29Y94         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     5.119 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.084     6.202    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y93         LUT6 (Prop_lut6_I2_O)        0.299     6.501 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           0.818     7.319    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.152     7.471 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.814     8.285    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.360     8.645 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.635     9.280    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.325     9.605 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.737    10.342    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X11Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.342    10.684 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.555    11.239    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X13Y89         LUT3 (Prop_lut3_I0_O)        0.320    11.559 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.481    12.040    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.326    12.366 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.807    13.173    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X14Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.150    13.323 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.727    14.050    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y86                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.374    14.424 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.713    15.137    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.464 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.652    16.116    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.360    16.476 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.374    16.850    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_9
    SLICE_X12Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[10]_i_1/I2
    SLICE_X12Y88         LUT3 (Prop_lut3_I2_O)        0.332    17.182 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[10]_i_1/O
                         net (fo=1, routed)           0.000    17.182    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[10]
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518    29.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[10]/C
                         clock pessimism              0.323    29.658    
                         clock uncertainty           -0.035    29.622    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)        0.077    29.699    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[10]
  -------------------------------------------------------------------
                         required time                         29.699    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.642ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        12.249ns  (logic 3.726ns (30.418%)  route 8.523ns (69.582%))
  Logic Levels:           11  (LUT3=1 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 29.335 - 25.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.640     4.700    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X29Y94         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     5.119 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.084     6.202    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y93         LUT6 (Prop_lut6_I2_O)        0.299     6.501 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           0.818     7.319    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.152     7.471 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.814     8.285    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.360     8.645 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.635     9.280    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.325     9.605 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.737    10.342    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X11Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.342    10.684 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.555    11.239    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X13Y89         LUT3 (Prop_lut3_I0_O)        0.320    11.559 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.481    12.040    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.326    12.366 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.807    13.173    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X14Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.150    13.323 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.727    14.050    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y86                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.374    14.424 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.713    15.137    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.464 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.652    16.116    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_1/I4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.332    16.448 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_1/O
                         net (fo=1, routed)           0.501    16.949    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[9]
    SLICE_X8Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518    29.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[9]/C
                         clock pessimism              0.323    29.658    
                         clock uncertainty           -0.035    29.622    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)       -0.031    29.591    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[9]
  -------------------------------------------------------------------
                         required time                         29.591    
                         arrival time                         -16.949    
  -------------------------------------------------------------------
                         slack                                 12.642    

Slack (MET) :             12.695ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        12.259ns  (logic 4.346ns (35.451%)  route 7.913ns (64.549%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 29.335 - 25.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.639     4.699    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.419     5.118 r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/Q
                         net (fo=3, routed)           1.171     6.288    CONVOLUTORE/SOMMA_FINALE/PL_2_REG[1]
    SLICE_X15Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I2
    SLICE_X15Y93         LUT6 (Prop_lut6_I2_O)        0.296     6.584 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.412     6.997    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_2
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.117     7.114 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.804     7.917    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_4
    SLICE_X13Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.358     8.275 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.439     8.714    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_6
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.327     9.041 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.568     9.608    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_8
    SLICE_X11Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X11Y90         LUT5 (Prop_lut5_I0_O)        0.351     9.959 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.430    10.389    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_10
    SLICE_X13Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.321    10.710 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.481    11.191    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X13Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X13Y90         LUT6 (Prop_lut6_I0_O)        0.326    11.517 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.584    12.101    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_1
    SLICE_X14Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.119    12.220 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.573    12.793    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_3
    SLICE_X15Y86                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.348    13.141 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.599    13.740    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.325    14.065 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.831    14.896    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_7
    SLICE_X13Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/I0
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.357    15.253 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/O
                         net (fo=3, routed)           0.439    15.692    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_9
    SLICE_X12Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/I0
    SLICE_X12Y88         LUT5 (Prop_lut5_I0_O)        0.327    16.019 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/O
                         net (fo=2, routed)           0.584    16.603    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_11
    SLICE_X9Y88                                                       r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[12]_i_1/I2
    SLICE_X9Y88          LUT3 (Prop_lut3_I2_O)        0.355    16.958 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    16.958    CONVOLUTORE/SOMMA_FINALE/PMM_1[12]
    SLICE_X9Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518    29.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]/C
                         clock pessimism              0.323    29.658    
                         clock uncertainty           -0.035    29.622    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)        0.031    29.653    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         29.653    
                         arrival time                         -16.958    
  -------------------------------------------------------------------
                         slack                                 12.695    

Slack (MET) :             12.743ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        12.255ns  (logic 4.342ns (35.430%)  route 7.913ns (64.570%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 29.335 - 25.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.639     4.699    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.419     5.118 f  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/Q
                         net (fo=3, routed)           1.171     6.288    CONVOLUTORE/SOMMA_FINALE/PL_2_REG[1]
    SLICE_X15Y93                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I2
    SLICE_X15Y93         LUT6 (Prop_lut6_I2_O)        0.296     6.584 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.412     6.997    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_2
    SLICE_X15Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.117     7.114 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.804     7.917    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_4
    SLICE_X13Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.358     8.275 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.439     8.714    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_6
    SLICE_X12Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.327     9.041 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.568     9.608    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_8
    SLICE_X11Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X11Y90         LUT5 (Prop_lut5_I0_O)        0.351     9.959 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.430    10.389    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_10
    SLICE_X13Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.321    10.710 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.481    11.191    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X13Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X13Y90         LUT6 (Prop_lut6_I0_O)        0.326    11.517 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.584    12.101    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_1
    SLICE_X14Y88                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.119    12.220 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.573    12.793    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_3
    SLICE_X15Y86                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.348    13.141 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.599    13.740    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_5
    SLICE_X15Y87                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.325    14.065 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.831    14.896    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_7
    SLICE_X13Y88                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/I0
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.357    15.253 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/O
                         net (fo=3, routed)           0.439    15.692    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_9
    SLICE_X12Y88                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/I0
    SLICE_X12Y88         LUT5 (Prop_lut5_I0_O)        0.327    16.019 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/O
                         net (fo=2, routed)           0.584    16.603    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_11
    SLICE_X9Y88                                                       f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_1/I2
    SLICE_X9Y88          LUT3 (Prop_lut3_I2_O)        0.351    16.954 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_1/O
                         net (fo=1, routed)           0.000    16.954    CONVOLUTORE/SOMMA_FINALE/PMM_1[13]
    SLICE_X9Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518    29.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]/C
                         clock pessimism              0.323    29.658    
                         clock uncertainty           -0.035    29.622    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)        0.075    29.697    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]
  -------------------------------------------------------------------
                         required time                         29.697    
                         arrival time                         -16.954    
  -------------------------------------------------------------------
                         slack                                 12.743    

Slack (MET) :             12.977ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_1_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 3.935ns (32.982%)  route 7.996ns (67.019%))
  Logic Levels:           12  (LUT3=1 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 29.335 - 25.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.639     4.699    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X31Y95         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_1_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     5.155 r  CONVOLUTORE/SOMMA_FINALE/PL_1_REG_reg[2]/Q
                         net (fo=2, routed)           0.824     5.979    CONVOLUTORE/SOMMA_FINALE/PL_1_REG[2]
    SLICE_X29Y94                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[4]_i_2/I5
    SLICE_X29Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.103 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[4]_i_2/O
                         net (fo=3, routed)           1.003     7.106    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cint_2
    SLICE_X31Y94                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[6]_i_2/I0
    SLICE_X31Y94         LUT5 (Prop_lut5_I0_O)        0.150     7.256 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.594     7.850    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cint_4
    SLICE_X32Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[8]_i_2/I0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.358     8.208 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.612     8.820    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cint_6
    SLICE_X34Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[10]_i_2/I0
    SLICE_X34Y93         LUT5 (Prop_lut5_I0_O)        0.361     9.181 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[10]_i_2/O
                         net (fo=3, routed)           0.511     9.691    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cint_8
    SLICE_X35Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[11]_i_2/I0
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.357    10.048 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[11]_i_2/O
                         net (fo=2, routed)           0.429    10.477    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cint_10
    SLICE_X34Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[1]_i_2/I0
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.318    10.795 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[1]_i_2/O
                         net (fo=5, routed)           0.472    11.267    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cint_11
    SLICE_X33Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[3]_i_2/I0
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.328    11.595 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.582    12.177    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cintM_1
    SLICE_X30Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[5]_i_2/I0
    SLICE_X30Y92         LUT5 (Prop_lut5_I0_O)        0.117    12.294 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    12.599    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cintM_3
    SLICE_X30Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[7]_i_2/I0
    SLICE_X30Y92         LUT5 (Prop_lut5_I0_O)        0.343    12.942 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.439    13.381    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cintM_5
    SLICE_X30Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[9]_i_2/I0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.348    13.729 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.759    14.487    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cintM_7
    SLICE_X29Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_2/I0
    SLICE_X29Y91         LUT5 (Prop_lut5_I0_O)        0.343    14.830 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_2/O
                         net (fo=3, routed)           0.658    15.489    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cintM_9
    SLICE_X28Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_1/I4
    SLICE_X28Y91         LUT5 (Prop_lut5_I4_O)        0.332    15.821 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_1/O
                         net (fo=1, routed)           0.809    16.629    CONVOLUTORE/SOMMA_FINALE/PMM_0[11]
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518    29.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[11]/C
                         clock pessimism              0.323    29.658    
                         clock uncertainty           -0.035    29.622    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)       -0.016    29.606    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         29.606    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                 12.977    

Slack (MET) :             13.014ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/pp7_reg_lvl3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        11.950ns  (logic 3.980ns (33.305%)  route 7.970ns (66.695%))
  Logic Levels:           13  (LUT3=1 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 29.333 - 25.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.644     4.704    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/pp7_reg_lvl3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.456     5.160 f  CONVOLUTORE/SOMMA_FINALE/pp7_reg_lvl3_reg[0]/Q
                         net (fo=6, routed)           1.186     6.345    CONVOLUTORE/SOMMA_FINALE/pp7_reg_lvl3[0]
    SLICE_X10Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/I0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.469 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/O
                         net (fo=4, routed)           0.425     6.895    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_2
    SLICE_X11Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/I0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.118     7.013 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/O
                         net (fo=4, routed)           0.473     7.486    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_4
    SLICE_X11Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/I0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.321     7.807 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/O
                         net (fo=4, routed)           0.594     8.401    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_6
    SLICE_X9Y90                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.327     8.728 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/O
                         net (fo=4, routed)           0.862     9.590    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_8
    SLICE_X10Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/I0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.358     9.948 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/O
                         net (fo=4, routed)           0.598    10.546    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_10
    SLICE_X11Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/I0
    SLICE_X11Y90         LUT3 (Prop_lut3_I0_O)        0.354    10.900 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/O
                         net (fo=6, routed)           0.458    11.358    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_11
    SLICE_X11Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/I0
    SLICE_X11Y89         LUT6 (Prop_lut6_I0_O)        0.332    11.690 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/O
                         net (fo=4, routed)           0.970    12.660    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_1
    SLICE_X9Y87                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/I0
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.150    12.810 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/O
                         net (fo=4, routed)           0.283    13.092    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_3
    SLICE_X9Y87                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/I0
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.328    13.420 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/O
                         net (fo=4, routed)           0.446    13.867    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_5
    SLICE_X8Y88                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/I0
    SLICE_X8Y88          LUT5 (Prop_lut5_I0_O)        0.319    14.186 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/O
                         net (fo=4, routed)           0.471    14.656    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_7
    SLICE_X8Y88                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/I0
    SLICE_X8Y88          LUT5 (Prop_lut5_I0_O)        0.321    14.977 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/O
                         net (fo=5, routed)           0.599    15.576    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_9
    SLICE_X10Y86                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[26]_i_3/I0
    SLICE_X10Y86         LUT6 (Prop_lut6_I0_O)        0.348    15.924 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[26]_i_3/O
                         net (fo=3, routed)           0.605    16.530    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_12
    SLICE_X9Y86                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[15]_i_1/I3
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.124    16.654 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[15]_i_1/O
                         net (fo=1, routed)           0.000    16.654    CONVOLUTORE/SOMMA_FINALE/Z[15]
    SLICE_X9Y86          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    N15                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    25.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    27.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.516    29.333    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[15]/C
                         clock pessimism              0.341    29.674    
                         clock uncertainty           -0.035    29.638    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.029    29.667    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[15]
  -------------------------------------------------------------------
                         required time                         29.667    
                         arrival time                         -16.654    
  -------------------------------------------------------------------
                         slack                                 13.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.986%)  route 0.251ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.571     1.413    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[24]/Q
                         net (fo=1, routed)           0.251     1.805    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.887     1.976    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.475    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.771    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.572     1.414    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[21]/Q
                         net (fo=1, routed)           0.253     1.808    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.887     1.976    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.475    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.771    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL01/RegSum4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/PIXEL01/RegSum7_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.059%)  route 0.227ns (54.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.602     1.444    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CONVOLUTORE/PIXEL01/RegSum4_reg[13]/Q
                         net (fo=3, routed)           0.227     1.812    CONVOLUTORE/PIXEL01/RegSum4[13]
    SLICE_X4Y100                                                      r  CONVOLUTORE/PIXEL01/RegSum7[13]_i_1__6/I0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  CONVOLUTORE/PIXEL01/RegSum7[13]_i_1__6/O
                         net (fo=1, routed)           0.000     1.857    CONVOLUTORE/PIXEL01/outsum6[13]
    SLICE_X4Y100         FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum7_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.960    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum7_reg[13]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     1.804    CONVOLUTORE/PIXEL01/RegSum7_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/pix_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/PIXEL02/o5_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.189ns (44.014%)  route 0.240ns (55.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.602     1.444    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CONVOLUTORE/PIXEL02/pix_in_reg[14]/Q
                         net (fo=8, routed)           0.240     1.826    CONVOLUTORE/PIXEL02/mux20_bit_1/Q[6]
    SLICE_X5Y102                                                      r  CONVOLUTORE/PIXEL02/mux20_bit_1/o5[14]_i_1__5/I2
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.048     1.874 r  CONVOLUTORE/PIXEL02/mux20_bit_1/o5[14]_i_1__5/O
                         net (fo=1, routed)           0.000     1.874    CONVOLUTORE/PIXEL02/o1[14]
    SLICE_X5Y102         FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.960    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[14]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.107     1.820    CONVOLUTORE/PIXEL02/o5_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/pix_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/PIXEL02/o5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.620%)  route 0.240ns (56.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.602     1.444    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CONVOLUTORE/PIXEL02/pix_in_reg[14]/Q
                         net (fo=8, routed)           0.240     1.826    CONVOLUTORE/PIXEL02/mux20_bit_1/Q[6]
    SLICE_X5Y102                                                      r  CONVOLUTORE/PIXEL02/mux20_bit_1/o5[10]_i_1__5/I2
    SLICE_X5Y102         LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  CONVOLUTORE/PIXEL02/mux20_bit_1/o5[10]_i_1__5/O
                         net (fo=1, routed)           0.000     1.871    CONVOLUTORE/PIXEL02/o1[10]
    SLICE_X5Y102         FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.960    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[10]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     1.804    CONVOLUTORE/PIXEL02/o5_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL01/o7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/PIXEL01/RegSum4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.227ns (49.275%)  route 0.234ns (50.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.601     1.443    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CONVOLUTORE/PIXEL01/o7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CONVOLUTORE/PIXEL01/o7_reg[7]/Q
                         net (fo=4, routed)           0.234     1.805    CONVOLUTORE/PIXEL01/o7[7]
    SLICE_X4Y99                                                       r  CONVOLUTORE/PIXEL01/RegSum4[12]_i_1__6/I2
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.099     1.904 r  CONVOLUTORE/PIXEL01/RegSum4[12]_i_1__6/O
                         net (fo=1, routed)           0.000     1.904    CONVOLUTORE/PIXEL01/outsum4[12]
    SLICE_X4Y99          FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.873     1.962    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum4_reg[12]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.107     1.822    CONVOLUTORE/PIXEL01/RegSum4_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL01/RegSum9_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/PIXEL01/Pout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.893%)  route 0.229ns (48.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.572     1.414    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum9_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.148     1.562 r  CONVOLUTORE/PIXEL01/RegSum9_reg[15]/Q
                         net (fo=3, routed)           0.229     1.791    CONVOLUTORE/PIXEL01/RegSum9[15]
    SLICE_X12Y96                                                      r  CONVOLUTORE/PIXEL01/Pout[15]_i_1__6/I1
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.099     1.890 r  CONVOLUTORE/PIXEL01/Pout[15]_i_1__6/O
                         net (fo=1, routed)           0.000     1.890    CONVOLUTORE/PIXEL01/outsum8[15]
    SLICE_X12Y96         FDRE                                         r  CONVOLUTORE/PIXEL01/Pout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.844     1.933    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X12Y96         FDRE                                         r  CONVOLUTORE/PIXEL01/Pout_reg[15]/C
                         clock pessimism             -0.246     1.686    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.120     1.806    CONVOLUTORE/PIXEL01/Pout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/pix_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/PIXEL02/bit8_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.246ns (53.159%)  route 0.217ns (46.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.574     1.416    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.148     1.564 r  CONVOLUTORE/PIXEL02/pix_in_reg[6]/Q
                         net (fo=4, routed)           0.217     1.781    CONVOLUTORE/PIXEL02/pix_in_reg_n_0_[6]
    SLICE_X9Y100                                                      r  CONVOLUTORE/PIXEL02/bit8_2[6]_i_1__5/I0
    SLICE_X9Y100         LUT2 (Prop_lut2_I0_O)        0.098     1.879 r  CONVOLUTORE/PIXEL02/bit8_2[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.879    CONVOLUTORE/PIXEL02/p1[6]
    SLICE_X9Y100         FDRE                                         r  CONVOLUTORE/PIXEL02/bit8_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.843     1.932    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  CONVOLUTORE/PIXEL02/bit8_2_reg[6]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.107     1.792    CONVOLUTORE/PIXEL02/bit8_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL22/RegSum3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/PIXEL22/RegSum7_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.228%)  route 0.265ns (58.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.569     1.411    CONVOLUTORE/PIXEL22/CLK_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  CONVOLUTORE/PIXEL22/RegSum3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  CONVOLUTORE/PIXEL22/RegSum3_reg[15]/Q
                         net (fo=3, routed)           0.265     1.817    CONVOLUTORE/PIXEL22/RegSum3[15]
    SLICE_X37Y100                                                     r  CONVOLUTORE/PIXEL22/RegSum7[15]_i_1/I1
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.862 r  CONVOLUTORE/PIXEL22/RegSum7[15]_i_1/O
                         net (fo=1, routed)           0.000     1.862    CONVOLUTORE/PIXEL22/outsum6[15]
    SLICE_X37Y100        FDRE                                         r  CONVOLUTORE/PIXEL22/RegSum7_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.838     1.927    CONVOLUTORE/PIXEL22/CLK_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  CONVOLUTORE/PIXEL22/RegSum7_reg[15]/C
                         clock pessimism             -0.246     1.680    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.092     1.772    CONVOLUTORE/PIXEL22/RegSum7_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL01/o7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CONVOLUTORE/PIXEL01/RegSum4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.226ns (49.165%)  route 0.234ns (50.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.601     1.443    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CONVOLUTORE/PIXEL01/o7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CONVOLUTORE/PIXEL01/o7_reg[7]/Q
                         net (fo=4, routed)           0.234     1.805    CONVOLUTORE/PIXEL01/o7[7]
    SLICE_X4Y99                                                       r  CONVOLUTORE/PIXEL01/RegSum4[11]_i_1__6/I0
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.098     1.903 r  CONVOLUTORE/PIXEL01/RegSum4[11]_i_1__6/O
                         net (fo=1, routed)           0.000     1.903    CONVOLUTORE/PIXEL01/adder4/GEN_FA[11].FAX/p
    SLICE_X4Y99          FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.873     1.962    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum4_reg[11]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.091     1.806    CONVOLUTORE/PIXEL01/RegSum4_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y18  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y18  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y17  CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y17  CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y21  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y21  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y88   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y88   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[2]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y88   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[3]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y88   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[7]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X6Y89   CONVOLUTORE/FIFO2/my_fifo_reg[31][10]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X6Y87   CONVOLUTORE/FIFO2/my_fifo_reg[31][13]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X6Y87   CONVOLUTORE/FIFO2/my_fifo_reg[31][9]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X6Y89   CONVOLUTORE/FIFO2/my_fifo_reg[59][10]_srl28___CONVOLUTORE_FIFO1_my_fifo_reg_r_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X6Y87   CONVOLUTORE/FIFO2/my_fifo_reg[59][13]_srl28___CONVOLUTORE_FIFO1_my_fifo_reg_r_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X6Y87   CONVOLUTORE/FIFO2/my_fifo_reg[59][9]_srl28___CONVOLUTORE_FIFO1_my_fifo_reg_r_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y85  CONVOLUTORE/PIXEL12/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y84  CONVOLUTORE/PIXEL11/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y84  CONVOLUTORE/PIXEL10/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X38Y86  CONVOLUTORE/FIFO1/my_fifo_reg[31][0]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X30Y89  CONVOLUTORE/FIFO1/my_fifo_reg[31][10]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X30Y91  CONVOLUTORE/FIFO1/my_fifo_reg[31][11]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X34Y90  CONVOLUTORE/FIFO1/my_fifo_reg[31][12]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X30Y89  CONVOLUTORE/FIFO1/my_fifo_reg[31][13]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X34Y90  CONVOLUTORE/FIFO1/my_fifo_reg[31][14]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X30Y91  CONVOLUTORE/FIFO1/my_fifo_reg[31][15]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.680ns  (logic 3.501ns (52.407%)  route 3.179ns (47.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           3.179     8.808    PIXEL_OUT_OBUF[24]
    H16                                                               r  PIXEL_OUT_OBUF[24]_inst/I
    H16                  OBUF (Prop_obuf_I_O)         2.619    11.427 r  PIXEL_OUT_OBUF[24]_inst/O
                         net (fo=0)                   0.000    11.427    PIXEL_OUT[24]
    H16                                                               r  PIXEL_OUT[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.540ns  (logic 3.548ns (54.251%)  route 2.992ns (45.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.673     4.733    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.615 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.992     8.607    PIXEL_OUT_OBUF[31]
    A14                                                               r  PIXEL_OUT_OBUF[31]_inst/I
    A14                  OBUF (Prop_obuf_I_O)         2.666    11.273 r  PIXEL_OUT_OBUF[31]_inst/O
                         net (fo=0)                   0.000    11.273    PIXEL_OUT[31]
    A14                                                               r  PIXEL_OUT[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 3.514ns (53.912%)  route 3.004ns (46.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.004     8.633    PIXEL_OUT_OBUF[25]
    C15                                                               r  PIXEL_OUT_OBUF[25]_inst/I
    C15                  OBUF (Prop_obuf_I_O)         2.632    11.265 r  PIXEL_OUT_OBUF[25]_inst/O
                         net (fo=0)                   0.000    11.265    PIXEL_OUT[25]
    C15                                                               r  PIXEL_OUT[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.503ns (54.061%)  route 2.977ns (45.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.977     8.606    PIXEL_OUT_OBUF[22]
    F15                                                               r  PIXEL_OUT_OBUF[22]_inst/I
    F15                  OBUF (Prop_obuf_I_O)         2.621    11.226 r  PIXEL_OUT_OBUF[22]_inst/O
                         net (fo=0)                   0.000    11.226    PIXEL_OUT[22]
    F15                                                               r  PIXEL_OUT[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 3.513ns (54.555%)  route 2.927ns (45.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.927     8.556    PIXEL_OUT_OBUF[26]
    D15                                                               r  PIXEL_OUT_OBUF[26]_inst/I
    D15                  OBUF (Prop_obuf_I_O)         2.631    11.187 r  PIXEL_OUT_OBUF[26]_inst/O
                         net (fo=0)                   0.000    11.187    PIXEL_OUT[26]
    D15                                                               r  PIXEL_OUT[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.390ns  (logic 3.509ns (54.922%)  route 2.880ns (45.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.880     8.509    PIXEL_OUT_OBUF[19]
    G14                                                               r  PIXEL_OUT_OBUF[19]_inst/I
    G14                  OBUF (Prop_obuf_I_O)         2.627    11.137 r  PIXEL_OUT_OBUF[19]_inst/O
                         net (fo=0)                   0.000    11.137    PIXEL_OUT[19]
    G14                                                               r  PIXEL_OUT[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.347ns  (logic 3.534ns (55.676%)  route 2.813ns (44.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.673     4.733    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     5.615 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.813     8.428    PIXEL_OUT_OBUF[29]
    A18                                                               r  PIXEL_OUT_OBUF[29]_inst/I
    A18                  OBUF (Prop_obuf_I_O)         2.652    11.080 r  PIXEL_OUT_OBUF[29]_inst/O
                         net (fo=0)                   0.000    11.080    PIXEL_OUT[29]
    A18                                                               r  PIXEL_OUT[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 3.513ns (55.644%)  route 2.800ns (44.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.800     8.429    PIXEL_OUT_OBUF[18]
    E17                                                               r  PIXEL_OUT_OBUF[18]_inst/I
    E17                  OBUF (Prop_obuf_I_O)         2.631    11.060 r  PIXEL_OUT_OBUF[18]_inst/O
                         net (fo=0)                   0.000    11.060    PIXEL_OUT[18]
    E17                                                               r  PIXEL_OUT[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.303ns  (logic 3.502ns (55.563%)  route 2.801ns (44.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.801     8.430    PIXEL_OUT_OBUF[20]
    H14                                                               r  PIXEL_OUT_OBUF[20]_inst/I
    H14                  OBUF (Prop_obuf_I_O)         2.620    11.050 r  PIXEL_OUT_OBUF[20]_inst/O
                         net (fo=0)                   0.000    11.050    PIXEL_OUT[20]
    H14                                                               r  PIXEL_OUT[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 3.528ns (55.890%)  route 2.785ns (44.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.673     4.733    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     5.615 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.785     8.399    PIXEL_OUT_OBUF[30]
    B18                                                               r  PIXEL_OUT_OBUF[30]_inst/I
    B18                  OBUF (Prop_obuf_I_O)         2.646    11.046 r  PIXEL_OUT_OBUF[30]_inst/O
                         net (fo=0)                   0.000    11.046    PIXEL_OUT[30]
    B18                                                               r  PIXEL_OUT[30] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.307ns (66.018%)  route 0.673ns (33.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.673     2.329    PIXEL_OUT_OBUF[0]
    K16                                                               r  PIXEL_OUT_OBUF[0]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         1.103     3.432 r  PIXEL_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.432    PIXEL_OUT[0]
    K16                                                               r  PIXEL_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.334ns (66.410%)  route 0.675ns (33.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.675     2.329    PIXEL_OUT_OBUF[14]
    H17                                                               r  PIXEL_OUT_OBUF[14]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.130     3.459 r  PIXEL_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.459    PIXEL_OUT[14]
    H17                                                               r  PIXEL_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.346ns (66.669%)  route 0.673ns (33.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.673     2.329    PIXEL_OUT_OBUF[1]
    J15                                                               r  PIXEL_OUT_OBUF[1]_inst/I
    J15                  OBUF (Prop_obuf_I_O)         1.142     3.471 r  PIXEL_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.471    PIXEL_OUT[1]
    J15                                                               r  PIXEL_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.366ns (67.483%)  route 0.658ns (32.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.658     2.312    PIXEL_OUT_OBUF[12]
    J14                                                               r  PIXEL_OUT_OBUF[12]_inst/I
    J14                  OBUF (Prop_obuf_I_O)         1.162     3.474 r  PIXEL_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.474    PIXEL_OUT[12]
    J14                                                               r  PIXEL_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.349ns (66.726%)  route 0.673ns (33.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.673     2.329    PIXEL_OUT_OBUF[3]
    J18                                                               r  PIXEL_OUT_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         1.145     3.474 r  PIXEL_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.474    PIXEL_OUT[3]
    J18                                                               r  PIXEL_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.353ns (66.712%)  route 0.675ns (33.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.675     2.329    PIXEL_OUT_OBUF[11]
    H15                                                               r  PIXEL_OUT_OBUF[11]_inst/I
    H15                  OBUF (Prop_obuf_I_O)         1.149     3.477 r  PIXEL_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.477    PIXEL_OUT[11]
    H15                                                               r  PIXEL_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.349ns (66.374%)  route 0.683ns (33.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.683     2.339    PIXEL_OUT_OBUF[2]
    K15                                                               r  PIXEL_OUT_OBUF[2]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.145     3.484 r  PIXEL_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.484    PIXEL_OUT[2]
    K15                                                               r  PIXEL_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.335ns (65.585%)  route 0.701ns (34.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.701     2.354    PIXEL_OUT_OBUF[13]
    G17                                                               r  PIXEL_OUT_OBUF[13]_inst/I
    G17                  OBUF (Prop_obuf_I_O)         1.131     3.485 r  PIXEL_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.485    PIXEL_OUT[13]
    G17                                                               r  PIXEL_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.352ns (66.414%)  route 0.683ns (33.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.683     2.339    PIXEL_OUT_OBUF[5]
    F18                                                               r  PIXEL_OUT_OBUF[5]_inst/I
    F18                  OBUF (Prop_obuf_I_O)         1.148     3.487 r  PIXEL_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.487    PIXEL_OUT[5]
    F18                                                               r  PIXEL_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PIXEL_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.379ns (67.429%)  route 0.666ns (32.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.666     2.320    PIXEL_OUT_OBUF[9]
    C17                                                               r  PIXEL_OUT_OBUF[9]_inst/I
    C17                  OBUF (Prop_obuf_I_O)         1.175     3.494 r  PIXEL_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.494    PIXEL_OUT[9]
    C17                                                               r  PIXEL_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1050 Endpoints
Min Delay          1050 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.129ns  (logic 3.001ns (18.606%)  route 13.128ns (81.394%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         5.994     6.987    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/I1
    SLICE_X34Y95         LUT4 (Prop_lut4_I1_O)        0.116     7.103 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/O
                         net (fo=1, routed)           0.469     7.572    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I3
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.328     7.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.446     8.346    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X36Y96                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.470 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.786     9.257    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X36Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.608     9.988    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X38Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.124    10.112 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.618    10.730    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X38Y94                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X38Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.854 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.460    11.314    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X37Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.438 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.418    11.856    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X37Y96                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124    11.980 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.500    12.480    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X36Y97                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.604 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    13.181    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X36Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.305 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.446    13.751    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    13.875 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.650    14.524    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X38Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/I0
    SLICE_X38Y94         LUT5 (Prop_lut5_I0_O)        0.117    14.641 r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/O
                         net (fo=2, routed)           0.459    15.100    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_9
    SLICE_X36Y95                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[10]_i_1/I4
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.331    15.431 r  CONVOLUTORE/PIXEL21/PM_0_REG[10]_i_1/O
                         net (fo=1, routed)           0.698    16.129    CONVOLUTORE/SOMMA_FINALE/D[10]
    SLICE_X28Y91         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.517     4.334    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.671ns  (logic 2.605ns (16.623%)  route 13.066ns (83.377%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         6.312     7.305    CONVOLUTORE/PIXEL01/SIMD_IBUF
    SLICE_X15Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2/I2
    SLICE_X15Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.429 f  CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.681     8.110    CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2_n_0
    SLICE_X15Y95                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I0
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.234 f  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.417     8.651    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X15Y97                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.775 f  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.321     9.096    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X14Y98                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X14Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.220 f  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458     9.678    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X12Y99                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.802 f  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.432    10.234    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X12Y98                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    10.358 f  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.445    10.803    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X14Y97                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.927 f  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.661    11.587    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X14Y95                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.711 f  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.462    12.173    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X14Y97                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.297 f  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.452    12.749    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X14Y99                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.873 f  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.332    13.205    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y100                                                     f  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/I0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.329 f  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.439    13.768    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_8
    SLICE_X12Y98                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_2/I0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    13.892 f  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_2/O
                         net (fo=1, routed)           0.715    14.607    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_10
    SLICE_X13Y97                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_1/I4
    SLICE_X13Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.731 r  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_1/O
                         net (fo=1, routed)           0.940    15.671    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[12]
    SLICE_X8Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518     4.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.528ns  (logic 2.801ns (18.038%)  route 12.727ns (81.962%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         5.994     6.987    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/I1
    SLICE_X34Y95         LUT4 (Prop_lut4_I1_O)        0.116     7.103 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/O
                         net (fo=1, routed)           0.469     7.572    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I3
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.328     7.900 f  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.446     8.346    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X36Y96                                                      f  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.470 f  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.786     9.257    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X36Y93                                                      f  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.381 f  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.608     9.988    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X38Y93                                                      f  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.124    10.112 f  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.618    10.730    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X38Y94                                                      f  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X38Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.854 f  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.460    11.314    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X37Y94                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.438 f  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.418    11.856    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X37Y96                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124    11.980 f  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.500    12.480    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X36Y97                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.604 f  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    13.181    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X36Y94                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.305 f  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.446    13.751    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X37Y93                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    13.875 f  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.418    14.293    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X37Y95                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_2/I0
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.124    14.417 f  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_2/O
                         net (fo=1, routed)           0.469    14.886    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_10
    SLICE_X37Y95                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_1/I4
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124    15.010 r  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_1/O
                         net (fo=1, routed)           0.518    15.528    CONVOLUTORE/SOMMA_FINALE/D[12]
    SLICE_X31Y95         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.517     4.334    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X31Y95         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.499ns  (logic 3.001ns (19.362%)  route 12.498ns (80.638%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=10 LUT6=2)
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         5.994     6.987    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/I1
    SLICE_X34Y95         LUT4 (Prop_lut4_I1_O)        0.116     7.103 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/O
                         net (fo=1, routed)           0.469     7.572    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I3
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.328     7.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.446     8.346    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X36Y96                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.470 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.786     9.257    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X36Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.608     9.988    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X38Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.124    10.112 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.618    10.730    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X38Y94                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X38Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.854 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.460    11.314    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X37Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.438 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.418    11.856    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X37Y96                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124    11.980 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.500    12.480    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X36Y97                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.604 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    13.181    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X36Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.305 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.446    13.751    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    13.875 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.650    14.524    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X38Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/I0
    SLICE_X38Y94         LUT5 (Prop_lut5_I0_O)        0.117    14.641 r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/O
                         net (fo=2, routed)           0.527    15.168    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_9
    SLICE_X36Y95                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_1/I5
    SLICE_X36Y95         LUT6 (Prop_lut6_I5_O)        0.331    15.499 r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_1/O
                         net (fo=1, routed)           0.000    15.499    CONVOLUTORE/SOMMA_FINALE/D[11]
    SLICE_X36Y95         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.516     4.333    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X36Y95         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.345ns  (logic 2.805ns (18.279%)  route 12.540ns (81.721%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         6.312     7.305    CONVOLUTORE/PIXEL01/SIMD_IBUF
    SLICE_X15Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2/I2
    SLICE_X15Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.429 r  CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.681     8.110    CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2_n_0
    SLICE_X15Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I0
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.234 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.417     8.651    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X15Y97                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.321     9.096    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X14Y98                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X14Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.220 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458     9.678    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X12Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.802 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.432    10.234    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X12Y98                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    10.358 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.445    10.803    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.927 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.661    11.587    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X14Y95                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.711 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.462    12.173    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.297 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.452    12.749    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X14Y99                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.873 r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.332    13.205    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/I0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.329 r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.575    13.904    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_8
    SLICE_X12Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/I0
    SLICE_X12Y97         LUT5 (Prop_lut5_I0_O)        0.117    14.021 r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/O
                         net (fo=2, routed)           0.305    14.326    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_9
    SLICE_X12Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[10]_i_1/I4
    SLICE_X12Y97         LUT5 (Prop_lut5_I4_O)        0.331    14.657 r  CONVOLUTORE/PIXEL01/PM_3_REG[10]_i_1/O
                         net (fo=1, routed)           0.689    15.345    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[10]
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518     4.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.321ns  (logic 2.677ns (17.472%)  route 12.644ns (82.528%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         5.994     6.987    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/I1
    SLICE_X34Y95         LUT4 (Prop_lut4_I1_O)        0.116     7.103 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/O
                         net (fo=1, routed)           0.469     7.572    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I3
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.328     7.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.446     8.346    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X36Y96                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.470 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.786     9.257    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X36Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.608     9.988    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X38Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.124    10.112 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.618    10.730    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X38Y94                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X38Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.854 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.460    11.314    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X37Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.438 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.418    11.856    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X37Y96                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124    11.980 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.500    12.480    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X36Y97                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.604 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    13.181    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X36Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.305 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.446    13.751    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    13.875 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.650    14.524    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X38Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_1/I4
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124    14.648 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_1/O
                         net (fo=1, routed)           0.673    15.321    CONVOLUTORE/SOMMA_FINALE/D[9]
    SLICE_X29Y91         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.517     4.334    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X29Y91         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.273ns  (logic 2.873ns (18.810%)  route 12.400ns (81.190%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         5.994     6.987    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/I1
    SLICE_X34Y95         LUT4 (Prop_lut4_I1_O)        0.116     7.103 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/O
                         net (fo=1, routed)           0.469     7.572    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I3
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.328     7.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.446     8.346    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X36Y96                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.470 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.786     9.257    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X36Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.608     9.988    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X38Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.124    10.112 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.618    10.730    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X38Y94                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X38Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.854 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.460    11.314    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X37Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.438 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.418    11.856    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X37Y96                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124    11.980 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.500    12.480    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X36Y97                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.604 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    13.181    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X36Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.305 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.553    13.858    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_2/I0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.118    13.976 r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_2/O
                         net (fo=1, routed)           0.458    14.433    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_7
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_1/I4
    SLICE_X37Y93         LUT5 (Prop_lut5_I4_O)        0.326    14.759 r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_1/O
                         net (fo=1, routed)           0.514    15.273    CONVOLUTORE/SOMMA_FINALE/D[8]
    SLICE_X29Y91         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.517     4.334    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X29Y91         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.166ns  (logic 2.711ns (17.875%)  route 12.455ns (82.125%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         6.312     7.305    CONVOLUTORE/PIXEL01/SIMD_IBUF
    SLICE_X15Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2/I2
    SLICE_X15Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.429 r  CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.681     8.110    CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2_n_0
    SLICE_X15Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I0
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.234 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.417     8.651    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X15Y97                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.321     9.096    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X14Y98                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X14Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.220 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458     9.678    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X12Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.802 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.432    10.234    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X12Y98                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    10.358 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.445    10.803    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.927 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.661    11.587    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X14Y95                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.711 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.462    12.173    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.297 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.452    12.749    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X14Y99                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.873 r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.817    13.690    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X13Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_2/I0
    SLICE_X13Y100        LUT5 (Prop_lut5_I0_O)        0.152    13.842 r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_2/O
                         net (fo=1, routed)           0.458    14.300    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_7
    SLICE_X13Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_1/I4
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.326    14.626 r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_1/O
                         net (fo=1, routed)           0.540    15.166    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[8]
    SLICE_X13Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.520     4.337    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.839ns  (logic 2.756ns (18.572%)  route 12.083ns (81.428%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=9 LUT6=1)
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         5.994     6.987    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/I1
    SLICE_X34Y95         LUT4 (Prop_lut4_I1_O)        0.116     7.103 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_4/O
                         net (fo=1, routed)           0.469     7.572    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X34Y95                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I3
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.328     7.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.446     8.346    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X36Y96                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.470 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.786     9.257    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X36Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.608     9.988    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X38Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.124    10.112 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.618    10.730    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X38Y94                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X38Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.854 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.460    11.314    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X37Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.438 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.418    11.856    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X37Y96                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124    11.980 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.500    12.480    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X36Y97                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.604 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.877    13.482    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X36Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[6]_i_2/I0
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.119    13.601 r  CONVOLUTORE/PIXEL21/PM_0_REG[6]_i_2/O
                         net (fo=1, routed)           0.288    13.888    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_5
    SLICE_X36Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[6]_i_1/I4
    SLICE_X36Y94         LUT5 (Prop_lut5_I4_O)        0.332    14.220 r  CONVOLUTORE/PIXEL21/PM_0_REG[6]_i_1/O
                         net (fo=1, routed)           0.619    14.839    CONVOLUTORE/SOMMA_FINALE/D[6]
    SLICE_X30Y93         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.517     4.334    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[6]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.786ns  (logic 2.587ns (17.496%)  route 12.199ns (82.504%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=9 LUT6=1)
  Clock Path Skew:        4.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         6.312     7.305    CONVOLUTORE/PIXEL01/SIMD_IBUF
    SLICE_X15Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2/I2
    SLICE_X15Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.429 r  CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.681     8.110    CONVOLUTORE/PIXEL01/PL_3_REG[1]_i_2_n_0
    SLICE_X15Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I0
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.234 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.417     8.651    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X15Y97                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.321     9.096    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X14Y98                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X14Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.220 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458     9.678    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X12Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.802 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.432    10.234    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X12Y98                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    10.358 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.445    10.803    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.927 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.661    11.587    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X14Y95                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.711 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.462    12.173    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.297 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.743    13.040    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X14Y99                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[6]_i_2/I0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.150    13.190 r  CONVOLUTORE/PIXEL01/PM_3_REG[6]_i_2/O
                         net (fo=1, routed)           0.436    13.626    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_5
    SLICE_X14Y98                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[6]_i_1/I4
    SLICE_X14Y98         LUT5 (Prop_lut5_I4_O)        0.328    13.954 r  CONVOLUTORE/PIXEL01/PM_3_REG[6]_i_1/O
                         net (fo=1, routed)           0.832    14.786    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[6]
    SLICE_X13Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.519     4.336    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o7_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.266ns (37.459%)  route 0.445ns (62.541%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.445     0.666    CONVOLUTORE/PIXEL11/mux20_bit_3/SIMD_IBUF
    SLICE_X1Y87                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[13]_i_1__3/I1
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.711 r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[13]_i_1__3/O
                         net (fo=1, routed)           0.000     0.711    CONVOLUTORE/PIXEL11/o3[13]
    SLICE_X1Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[13]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o7_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.270ns (37.808%)  route 0.445ns (62.192%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.445     0.666    CONVOLUTORE/PIXEL11/mux20_bit_3/SIMD_IBUF
    SLICE_X1Y87                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[17]_i_1__3/I0
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.049     0.715 r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[17]_i_1__3/O
                         net (fo=1, routed)           0.000     0.715    CONVOLUTORE/PIXEL11/o3[17]
    SLICE_X1Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[17]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o7_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.266ns (35.689%)  route 0.480ns (64.311%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.480     0.702    CONVOLUTORE/PIXEL11/mux20_bit_3/SIMD_IBUF
    SLICE_X2Y87                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[12]_i_1__3/I1
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.747 r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[12]_i_1__3/O
                         net (fo=1, routed)           0.000     0.747    CONVOLUTORE/PIXEL11/o3[12]
    SLICE_X2Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[12]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o7_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.270ns (36.032%)  route 0.480ns (63.968%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.480     0.702    CONVOLUTORE/PIXEL11/mux20_bit_3/SIMD_IBUF
    SLICE_X2Y87                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[16]_i_1__3/I0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.049     0.751 r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[16]_i_1__3/O
                         net (fo=1, routed)           0.000     0.751    CONVOLUTORE/PIXEL11/o3[16]
    SLICE_X2Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[16]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL00/zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.266ns (35.293%)  route 0.489ns (64.707%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.489     0.710    CONVOLUTORE/PIXEL00/SIMD_IBUF
    SLICE_X2Y90                                                       r  CONVOLUTORE/PIXEL00/zero_i_1__7/I0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.755 r  CONVOLUTORE/PIXEL00/zero_i_1__7/O
                         net (fo=1, routed)           0.000     0.755    CONVOLUTORE/PIXEL00/U
    SLICE_X2Y90          FDRE                                         r  CONVOLUTORE/PIXEL00/zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.874     1.963    CONVOLUTORE/PIXEL00/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CONVOLUTORE/PIXEL00/zero_reg/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o8_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.263ns (32.067%)  route 0.558ns (67.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               f  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.558     0.780    CONVOLUTORE/PIXEL11/mux20_bit_4/SIMD_IBUF
    SLICE_X3Y87                                                       f  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[17]_i_1__3/I1
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.042     0.822 r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[17]_i_1__3/O
                         net (fo=1, routed)           0.000     0.822    CONVOLUTORE/PIXEL11/o4[17]
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[17]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o8_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.266ns (32.314%)  route 0.558ns (67.686%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.558     0.780    CONVOLUTORE/PIXEL11/mux20_bit_4/SIMD_IBUF
    SLICE_X3Y87                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[13]_i_1__3/I1
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.825 r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[13]_i_1__3/O
                         net (fo=1, routed)           0.000     0.825    CONVOLUTORE/PIXEL11/o4[13]
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[13]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.266ns (32.197%)  route 0.561ns (67.803%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.561     0.783    CONVOLUTORE/PIXEL11/mux20_bit_4/SIMD_IBUF
    SLICE_X2Y86                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[11]_i_1__3/I1
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.045     0.828 r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[11]_i_1__3/O
                         net (fo=1, routed)           0.000     0.828    CONVOLUTORE/PIXEL11/o4[11]
    SLICE_X2Y86          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.959    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[11]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o8_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.270ns (32.523%)  route 0.561ns (67.477%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               f  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.561     0.783    CONVOLUTORE/PIXEL11/mux20_bit_4/SIMD_IBUF
    SLICE_X2Y86                                                       f  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[15]_i_1__3/I1
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.049     0.832 r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[15]_i_1__3/O
                         net (fo=1, routed)           0.000     0.832    CONVOLUTORE/PIXEL11/o4[15]
    SLICE_X2Y86          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.959    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[15]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o8_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.265ns (31.255%)  route 0.584ns (68.745%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               f  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.584     0.805    CONVOLUTORE/PIXEL11/mux20_bit_4/SIMD_IBUF
    SLICE_X1Y87                                                       f  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[18]_i_1__3/I1
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.044     0.849 r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[18]_i_1__3/O
                         net (fo=1, routed)           0.000     0.849    CONVOLUTORE/PIXEL11/o4[18]
    SLICE_X1Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[18]/C





