// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "01/25/2024 11:51:31"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC_task2 (
	CLOCK_50,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[3]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[0]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \cdiv|divided_clocks[0]~0_combout ;
wire \cdiv|Add0~97_sumout ;
wire \cdiv|Add0~98 ;
wire \cdiv|Add0~93_sumout ;
wire \cdiv|Add0~94 ;
wire \cdiv|Add0~89_sumout ;
wire \cdiv|Add0~90 ;
wire \cdiv|Add0~85_sumout ;
wire \cdiv|Add0~86 ;
wire \cdiv|Add0~81_sumout ;
wire \cdiv|Add0~82 ;
wire \cdiv|Add0~77_sumout ;
wire \cdiv|Add0~78 ;
wire \cdiv|Add0~73_sumout ;
wire \cdiv|Add0~74 ;
wire \cdiv|Add0~69_sumout ;
wire \cdiv|Add0~70 ;
wire \cdiv|Add0~65_sumout ;
wire \cdiv|Add0~66 ;
wire \cdiv|Add0~61_sumout ;
wire \cdiv|Add0~62 ;
wire \cdiv|Add0~57_sumout ;
wire \cdiv|Add0~58 ;
wire \cdiv|Add0~53_sumout ;
wire \cdiv|Add0~54 ;
wire \cdiv|Add0~49_sumout ;
wire \cdiv|Add0~50 ;
wire \cdiv|Add0~45_sumout ;
wire \cdiv|Add0~46 ;
wire \cdiv|Add0~41_sumout ;
wire \cdiv|Add0~42 ;
wire \cdiv|Add0~37_sumout ;
wire \cdiv|Add0~38 ;
wire \cdiv|Add0~33_sumout ;
wire \cdiv|Add0~34 ;
wire \cdiv|Add0~29_sumout ;
wire \cdiv|Add0~30 ;
wire \cdiv|Add0~25_sumout ;
wire \cdiv|Add0~26 ;
wire \cdiv|Add0~21_sumout ;
wire \cdiv|Add0~22 ;
wire \cdiv|Add0~17_sumout ;
wire \cdiv|Add0~18 ;
wire \cdiv|Add0~13_sumout ;
wire \cdiv|Add0~14 ;
wire \cdiv|Add0~9_sumout ;
wire \cdiv|Add0~10 ;
wire \cdiv|Add0~5_sumout ;
wire \cdiv|Add0~6 ;
wire \cdiv|Add0~1_sumout ;
wire \KEY[0]~input_o ;
wire \scroll|ps~3_combout ;
wire \scroll|ps~4_combout ;
wire \scroll|ps~2_combout ;
wire \scroll|ps~0_combout ;
wire \scroll|ps~1_combout ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \zero|WideOr6~0_combout ;
wire \zero|WideOr5~0_combout ;
wire \zero|WideOr4~0_combout ;
wire \zero|WideOr3~0_combout ;
wire \zero|WideOr2~0_combout ;
wire \zero|WideOr1~0_combout ;
wire \zero|WideOr0~0_combout ;
wire \one|WideOr6~0_combout ;
wire \one|WideOr5~0_combout ;
wire \one|WideOr4~0_combout ;
wire \one|WideOr3~0_combout ;
wire \one|WideOr2~0_combout ;
wire \one|WideOr1~0_combout ;
wire \one|WideOr0~0_combout ;
wire \two|WideOr6~0_combout ;
wire \two|WideOr5~0_combout ;
wire \two|WideOr4~0_combout ;
wire \two|WideOr3~0_combout ;
wire \two|WideOr2~0_combout ;
wire \two|WideOr1~0_combout ;
wire \two|WideOr0~0_combout ;
wire \two|WideOr7~0_combout ;
wire \two|WideOr10~0_combout ;
wire \two|WideOr9~0_combout ;
wire \two|WideOr8~0_combout ;
wire \four|WideOr6~0_combout ;
wire \four|WideOr5~0_combout ;
wire \four|WideOr4~0_combout ;
wire \four|WideOr3~0_combout ;
wire \four|WideOr2~0_combout ;
wire \four|WideOr1~0_combout ;
wire \four|WideOr0~0_combout ;
wire \four|WideOr7~0_combout ;
wire \four|WideOr10~0_combout ;
wire \four|WideOr9~0_combout ;
wire \four|WideOr8~0_combout ;
wire [3:0] \ram_task2|altsyncram_component|auto_generated|q_b ;
wire [31:0] \scroll|ps ;
wire [31:0] \cdiv|divided_clocks ;

wire [39:0] \ram_task2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram_task2|altsyncram_component|auto_generated|q_b [0] = \ram_task2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram_task2|altsyncram_component|auto_generated|q_b [1] = \ram_task2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram_task2|altsyncram_component|auto_generated|q_b [2] = \ram_task2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram_task2|altsyncram_component|auto_generated|q_b [3] = \ram_task2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[0]~output (
	.i(\zero|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX0[1]~output (
	.i(\zero|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[2]~output (
	.i(\zero|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \HEX0[3]~output (
	.i(\zero|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[4]~output (
	.i(\zero|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \HEX0[5]~output (
	.i(\zero|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\zero|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX1[0]~output (
	.i(\one|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[1]~output (
	.i(\one|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[2]~output (
	.i(\one|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX1[3]~output (
	.i(\one|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \HEX1[4]~output (
	.i(\one|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX1[5]~output (
	.i(\one|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\one|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \HEX2[0]~output (
	.i(\two|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \HEX2[1]~output (
	.i(\two|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(\two|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \HEX2[3]~output (
	.i(\two|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \HEX2[4]~output (
	.i(\two|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[5]~output (
	.i(\two|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(\two|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX3[0]~output (
	.i(\two|WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \HEX3[1]~output (
	.i(!\two|WideOr10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \HEX3[2]~output (
	.i(!\two|WideOr9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX3[3]~output (
	.i(\two|WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(!\two|WideOr8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \HEX3[6]~output (
	.i(\two|WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \HEX4[0]~output (
	.i(\four|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \HEX4[1]~output (
	.i(\four|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \HEX4[2]~output (
	.i(\four|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \HEX4[3]~output (
	.i(\four|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \HEX4[4]~output (
	.i(\four|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \HEX4[5]~output (
	.i(\four|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \HEX4[6]~output (
	.i(\four|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX5[0]~output (
	.i(\four|WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N5
cyclonev_io_obuf \HEX5[1]~output (
	.i(!\four|WideOr10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[2]~output (
	.i(!\four|WideOr9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX5[3]~output (
	.i(\four|WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N37
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\four|WideOr8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX5[6]~output (
	.i(\four|WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N78
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N55
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N18
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N21
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N18
cyclonev_lcell_comb \cdiv|divided_clocks[0]~0 (
// Equation(s):
// \cdiv|divided_clocks[0]~0_combout  = !\cdiv|divided_clocks [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdiv|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|divided_clocks[0]~0 .extended_lut = "off";
defparam \cdiv|divided_clocks[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \cdiv|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N20
dffeas \cdiv|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[0] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N30
cyclonev_lcell_comb \cdiv|Add0~97 (
// Equation(s):
// \cdiv|Add0~97_sumout  = SUM(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))
// \cdiv|Add0~98  = CARRY(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [0]),
	.datad(!\cdiv|divided_clocks [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~97_sumout ),
	.cout(\cdiv|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~97 .extended_lut = "off";
defparam \cdiv|Add0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \cdiv|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N23
dffeas \cdiv|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cdiv|Add0~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[1] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N33
cyclonev_lcell_comb \cdiv|Add0~93 (
// Equation(s):
// \cdiv|Add0~93_sumout  = SUM(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~98  ))
// \cdiv|Add0~94  = CARRY(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~93_sumout ),
	.cout(\cdiv|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~93 .extended_lut = "off";
defparam \cdiv|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N14
dffeas \cdiv|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cdiv|Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[2] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N36
cyclonev_lcell_comb \cdiv|Add0~89 (
// Equation(s):
// \cdiv|Add0~89_sumout  = SUM(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~94  ))
// \cdiv|Add0~90  = CARRY(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~89_sumout ),
	.cout(\cdiv|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~89 .extended_lut = "off";
defparam \cdiv|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N35
dffeas \cdiv|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cdiv|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[3] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N39
cyclonev_lcell_comb \cdiv|Add0~85 (
// Equation(s):
// \cdiv|Add0~85_sumout  = SUM(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~90  ))
// \cdiv|Add0~86  = CARRY(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~85_sumout ),
	.cout(\cdiv|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~85 .extended_lut = "off";
defparam \cdiv|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N41
dffeas \cdiv|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[4] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N42
cyclonev_lcell_comb \cdiv|Add0~81 (
// Equation(s):
// \cdiv|Add0~81_sumout  = SUM(( \cdiv|divided_clocks [5] ) + ( GND ) + ( \cdiv|Add0~86  ))
// \cdiv|Add0~82  = CARRY(( \cdiv|divided_clocks [5] ) + ( GND ) + ( \cdiv|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~81_sumout ),
	.cout(\cdiv|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~81 .extended_lut = "off";
defparam \cdiv|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N43
dffeas \cdiv|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[5] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N45
cyclonev_lcell_comb \cdiv|Add0~77 (
// Equation(s):
// \cdiv|Add0~77_sumout  = SUM(( \cdiv|divided_clocks [6] ) + ( GND ) + ( \cdiv|Add0~82  ))
// \cdiv|Add0~78  = CARRY(( \cdiv|divided_clocks [6] ) + ( GND ) + ( \cdiv|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~77_sumout ),
	.cout(\cdiv|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~77 .extended_lut = "off";
defparam \cdiv|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N47
dffeas \cdiv|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[6] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N48
cyclonev_lcell_comb \cdiv|Add0~73 (
// Equation(s):
// \cdiv|Add0~73_sumout  = SUM(( \cdiv|divided_clocks [7] ) + ( GND ) + ( \cdiv|Add0~78  ))
// \cdiv|Add0~74  = CARRY(( \cdiv|divided_clocks [7] ) + ( GND ) + ( \cdiv|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~73_sumout ),
	.cout(\cdiv|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~73 .extended_lut = "off";
defparam \cdiv|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N50
dffeas \cdiv|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[7] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N51
cyclonev_lcell_comb \cdiv|Add0~69 (
// Equation(s):
// \cdiv|Add0~69_sumout  = SUM(( \cdiv|divided_clocks [8] ) + ( GND ) + ( \cdiv|Add0~74  ))
// \cdiv|Add0~70  = CARRY(( \cdiv|divided_clocks [8] ) + ( GND ) + ( \cdiv|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~69_sumout ),
	.cout(\cdiv|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~69 .extended_lut = "off";
defparam \cdiv|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N52
dffeas \cdiv|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[8] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N54
cyclonev_lcell_comb \cdiv|Add0~65 (
// Equation(s):
// \cdiv|Add0~65_sumout  = SUM(( \cdiv|divided_clocks [9] ) + ( GND ) + ( \cdiv|Add0~70  ))
// \cdiv|Add0~66  = CARRY(( \cdiv|divided_clocks [9] ) + ( GND ) + ( \cdiv|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~65_sumout ),
	.cout(\cdiv|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~65 .extended_lut = "off";
defparam \cdiv|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N56
dffeas \cdiv|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[9] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N57
cyclonev_lcell_comb \cdiv|Add0~61 (
// Equation(s):
// \cdiv|Add0~61_sumout  = SUM(( \cdiv|divided_clocks [10] ) + ( GND ) + ( \cdiv|Add0~66  ))
// \cdiv|Add0~62  = CARRY(( \cdiv|divided_clocks [10] ) + ( GND ) + ( \cdiv|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~61_sumout ),
	.cout(\cdiv|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~61 .extended_lut = "off";
defparam \cdiv|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N59
dffeas \cdiv|divided_clocks[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[10] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N0
cyclonev_lcell_comb \cdiv|Add0~57 (
// Equation(s):
// \cdiv|Add0~57_sumout  = SUM(( \cdiv|divided_clocks [11] ) + ( GND ) + ( \cdiv|Add0~62  ))
// \cdiv|Add0~58  = CARRY(( \cdiv|divided_clocks [11] ) + ( GND ) + ( \cdiv|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~57_sumout ),
	.cout(\cdiv|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~57 .extended_lut = "off";
defparam \cdiv|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N2
dffeas \cdiv|divided_clocks[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[11] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N3
cyclonev_lcell_comb \cdiv|Add0~53 (
// Equation(s):
// \cdiv|Add0~53_sumout  = SUM(( \cdiv|divided_clocks [12] ) + ( GND ) + ( \cdiv|Add0~58  ))
// \cdiv|Add0~54  = CARRY(( \cdiv|divided_clocks [12] ) + ( GND ) + ( \cdiv|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~53_sumout ),
	.cout(\cdiv|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~53 .extended_lut = "off";
defparam \cdiv|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N5
dffeas \cdiv|divided_clocks[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[12] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N6
cyclonev_lcell_comb \cdiv|Add0~49 (
// Equation(s):
// \cdiv|Add0~49_sumout  = SUM(( \cdiv|divided_clocks [13] ) + ( GND ) + ( \cdiv|Add0~54  ))
// \cdiv|Add0~50  = CARRY(( \cdiv|divided_clocks [13] ) + ( GND ) + ( \cdiv|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~49_sumout ),
	.cout(\cdiv|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~49 .extended_lut = "off";
defparam \cdiv|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N7
dffeas \cdiv|divided_clocks[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[13] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N9
cyclonev_lcell_comb \cdiv|Add0~45 (
// Equation(s):
// \cdiv|Add0~45_sumout  = SUM(( \cdiv|divided_clocks [14] ) + ( GND ) + ( \cdiv|Add0~50  ))
// \cdiv|Add0~46  = CARRY(( \cdiv|divided_clocks [14] ) + ( GND ) + ( \cdiv|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~45_sumout ),
	.cout(\cdiv|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~45 .extended_lut = "off";
defparam \cdiv|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N11
dffeas \cdiv|divided_clocks[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[14] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N12
cyclonev_lcell_comb \cdiv|Add0~41 (
// Equation(s):
// \cdiv|Add0~41_sumout  = SUM(( \cdiv|divided_clocks [15] ) + ( GND ) + ( \cdiv|Add0~46  ))
// \cdiv|Add0~42  = CARRY(( \cdiv|divided_clocks [15] ) + ( GND ) + ( \cdiv|Add0~46  ))

	.dataa(gnd),
	.datab(!\cdiv|divided_clocks [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~41_sumout ),
	.cout(\cdiv|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~41 .extended_lut = "off";
defparam \cdiv|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \cdiv|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N14
dffeas \cdiv|divided_clocks[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[15] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N15
cyclonev_lcell_comb \cdiv|Add0~37 (
// Equation(s):
// \cdiv|Add0~37_sumout  = SUM(( \cdiv|divided_clocks [16] ) + ( GND ) + ( \cdiv|Add0~42  ))
// \cdiv|Add0~38  = CARRY(( \cdiv|divided_clocks [16] ) + ( GND ) + ( \cdiv|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~37_sumout ),
	.cout(\cdiv|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~37 .extended_lut = "off";
defparam \cdiv|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N17
dffeas \cdiv|divided_clocks[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[16] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N18
cyclonev_lcell_comb \cdiv|Add0~33 (
// Equation(s):
// \cdiv|Add0~33_sumout  = SUM(( \cdiv|divided_clocks [17] ) + ( GND ) + ( \cdiv|Add0~38  ))
// \cdiv|Add0~34  = CARRY(( \cdiv|divided_clocks [17] ) + ( GND ) + ( \cdiv|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~33_sumout ),
	.cout(\cdiv|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~33 .extended_lut = "off";
defparam \cdiv|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N20
dffeas \cdiv|divided_clocks[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[17] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N21
cyclonev_lcell_comb \cdiv|Add0~29 (
// Equation(s):
// \cdiv|Add0~29_sumout  = SUM(( \cdiv|divided_clocks [18] ) + ( GND ) + ( \cdiv|Add0~34  ))
// \cdiv|Add0~30  = CARRY(( \cdiv|divided_clocks [18] ) + ( GND ) + ( \cdiv|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~29_sumout ),
	.cout(\cdiv|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~29 .extended_lut = "off";
defparam \cdiv|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N23
dffeas \cdiv|divided_clocks[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[18] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N24
cyclonev_lcell_comb \cdiv|Add0~25 (
// Equation(s):
// \cdiv|Add0~25_sumout  = SUM(( \cdiv|divided_clocks [19] ) + ( GND ) + ( \cdiv|Add0~30  ))
// \cdiv|Add0~26  = CARRY(( \cdiv|divided_clocks [19] ) + ( GND ) + ( \cdiv|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~25_sumout ),
	.cout(\cdiv|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~25 .extended_lut = "off";
defparam \cdiv|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N26
dffeas \cdiv|divided_clocks[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[19] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N27
cyclonev_lcell_comb \cdiv|Add0~21 (
// Equation(s):
// \cdiv|Add0~21_sumout  = SUM(( \cdiv|divided_clocks [20] ) + ( GND ) + ( \cdiv|Add0~26  ))
// \cdiv|Add0~22  = CARRY(( \cdiv|divided_clocks [20] ) + ( GND ) + ( \cdiv|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~21_sumout ),
	.cout(\cdiv|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~21 .extended_lut = "off";
defparam \cdiv|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N29
dffeas \cdiv|divided_clocks[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[20] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N30
cyclonev_lcell_comb \cdiv|Add0~17 (
// Equation(s):
// \cdiv|Add0~17_sumout  = SUM(( \cdiv|divided_clocks [21] ) + ( GND ) + ( \cdiv|Add0~22  ))
// \cdiv|Add0~18  = CARRY(( \cdiv|divided_clocks [21] ) + ( GND ) + ( \cdiv|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~17_sumout ),
	.cout(\cdiv|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~17 .extended_lut = "off";
defparam \cdiv|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N31
dffeas \cdiv|divided_clocks[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[21] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N33
cyclonev_lcell_comb \cdiv|Add0~13 (
// Equation(s):
// \cdiv|Add0~13_sumout  = SUM(( \cdiv|divided_clocks [22] ) + ( GND ) + ( \cdiv|Add0~18  ))
// \cdiv|Add0~14  = CARRY(( \cdiv|divided_clocks [22] ) + ( GND ) + ( \cdiv|Add0~18  ))

	.dataa(!\cdiv|divided_clocks [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~13_sumout ),
	.cout(\cdiv|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~13 .extended_lut = "off";
defparam \cdiv|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N35
dffeas \cdiv|divided_clocks[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[22] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N36
cyclonev_lcell_comb \cdiv|Add0~9 (
// Equation(s):
// \cdiv|Add0~9_sumout  = SUM(( \cdiv|divided_clocks [23] ) + ( GND ) + ( \cdiv|Add0~14  ))
// \cdiv|Add0~10  = CARRY(( \cdiv|divided_clocks [23] ) + ( GND ) + ( \cdiv|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~9_sumout ),
	.cout(\cdiv|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~9 .extended_lut = "off";
defparam \cdiv|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N38
dffeas \cdiv|divided_clocks[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[23] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N39
cyclonev_lcell_comb \cdiv|Add0~5 (
// Equation(s):
// \cdiv|Add0~5_sumout  = SUM(( \cdiv|divided_clocks [24] ) + ( GND ) + ( \cdiv|Add0~10  ))
// \cdiv|Add0~6  = CARRY(( \cdiv|divided_clocks [24] ) + ( GND ) + ( \cdiv|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~5_sumout ),
	.cout(\cdiv|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~5 .extended_lut = "off";
defparam \cdiv|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N41
dffeas \cdiv|divided_clocks[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[24] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N42
cyclonev_lcell_comb \cdiv|Add0~1 (
// Equation(s):
// \cdiv|Add0~1_sumout  = SUM(( \cdiv|divided_clocks [25] ) + ( GND ) + ( \cdiv|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~1 .extended_lut = "off";
defparam \cdiv|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N44
dffeas \cdiv|divided_clocks[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\cdiv|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[25] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N55
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N6
cyclonev_lcell_comb \scroll|ps~3 (
// Equation(s):
// \scroll|ps~3_combout  = ( !\scroll|ps [0] & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scroll|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scroll|ps~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scroll|ps~3 .extended_lut = "off";
defparam \scroll|ps~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \scroll|ps~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N11
dffeas \scroll|ps[0] (
	.clk(\cdiv|divided_clocks [25]),
	.d(gnd),
	.asdata(\scroll|ps~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scroll|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scroll|ps[0] .is_wysiwyg = "true";
defparam \scroll|ps[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N15
cyclonev_lcell_comb \scroll|ps~4 (
// Equation(s):
// \scroll|ps~4_combout  = ( \scroll|ps [0] & ( (!\scroll|ps [1] & \KEY[0]~input_o ) ) ) # ( !\scroll|ps [0] & ( (\scroll|ps [1] & \KEY[0]~input_o ) ) )

	.dataa(!\scroll|ps [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scroll|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scroll|ps~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scroll|ps~4 .extended_lut = "off";
defparam \scroll|ps~4 .lut_mask = 64'h1111111122222222;
defparam \scroll|ps~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N26
dffeas \scroll|ps[1] (
	.clk(\cdiv|divided_clocks [25]),
	.d(gnd),
	.asdata(\scroll|ps~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scroll|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scroll|ps[1] .is_wysiwyg = "true";
defparam \scroll|ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N12
cyclonev_lcell_comb \scroll|ps~2 (
// Equation(s):
// \scroll|ps~2_combout  = ( \scroll|ps [0] & ( (\KEY[0]~input_o  & (!\scroll|ps [1] $ (!\scroll|ps [2]))) ) ) # ( !\scroll|ps [0] & ( (\KEY[0]~input_o  & \scroll|ps [2]) ) )

	.dataa(!\scroll|ps [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\scroll|ps [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scroll|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scroll|ps~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scroll|ps~2 .extended_lut = "off";
defparam \scroll|ps~2 .lut_mask = 64'h0303030312121212;
defparam \scroll|ps~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N2
dffeas \scroll|ps[2] (
	.clk(\cdiv|divided_clocks [25]),
	.d(gnd),
	.asdata(\scroll|ps~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scroll|ps [2]),
	.prn(vcc));
// synopsys translate_off
defparam \scroll|ps[2] .is_wysiwyg = "true";
defparam \scroll|ps[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N21
cyclonev_lcell_comb \scroll|ps~0 (
// Equation(s):
// \scroll|ps~0_combout  = ( \scroll|ps [1] & ( (\KEY[0]~input_o  & (!\scroll|ps [3] $ (((!\scroll|ps [0]) # (!\scroll|ps [2]))))) ) ) # ( !\scroll|ps [1] & ( (\scroll|ps [3] & \KEY[0]~input_o ) ) )

	.dataa(!\scroll|ps [3]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\scroll|ps [0]),
	.datad(!\scroll|ps [2]),
	.datae(gnd),
	.dataf(!\scroll|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scroll|ps~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scroll|ps~0 .extended_lut = "off";
defparam \scroll|ps~0 .lut_mask = 64'h1111111111121112;
defparam \scroll|ps~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N5
dffeas \scroll|ps[3] (
	.clk(\cdiv|divided_clocks [25]),
	.d(gnd),
	.asdata(\scroll|ps~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scroll|ps [3]),
	.prn(vcc));
// synopsys translate_off
defparam \scroll|ps[3] .is_wysiwyg = "true";
defparam \scroll|ps[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N27
cyclonev_lcell_comb \scroll|ps~1 (
// Equation(s):
// \scroll|ps~1_combout  = ( \scroll|ps [2] & ( \scroll|ps [1] & ( (\KEY[0]~input_o  & (!\scroll|ps [4] $ (((!\scroll|ps [0]) # (!\scroll|ps [3]))))) ) ) ) # ( !\scroll|ps [2] & ( \scroll|ps [1] & ( (\KEY[0]~input_o  & \scroll|ps [4]) ) ) ) # ( \scroll|ps 
// [2] & ( !\scroll|ps [1] & ( (\KEY[0]~input_o  & \scroll|ps [4]) ) ) ) # ( !\scroll|ps [2] & ( !\scroll|ps [1] & ( (\KEY[0]~input_o  & \scroll|ps [4]) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\scroll|ps [4]),
	.datac(!\scroll|ps [0]),
	.datad(!\scroll|ps [3]),
	.datae(!\scroll|ps [2]),
	.dataf(!\scroll|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scroll|ps~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scroll|ps~1 .extended_lut = "off";
defparam \scroll|ps~1 .lut_mask = 64'h1111111111111114;
defparam \scroll|ps~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y36_N8
dffeas \scroll|ps[4] (
	.clk(\cdiv|divided_clocks [25]),
	.d(gnd),
	.asdata(\scroll|ps~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scroll|ps [4]),
	.prn(vcc));
// synopsys translate_off
defparam \scroll|ps[4] .is_wysiwyg = "true";
defparam \scroll|ps[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y36_N0
cyclonev_ram_block \ram_task2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\KEY[3]~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(!\KEY[3]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portaaddr({\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\scroll|ps [4],\scroll|ps [3],\scroll|ps [2],\scroll|ps [1],\scroll|ps [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_task2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram32x4.mif";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram32x4:ram_task2|altsyncram:altsyncram_component|altsyncram_4g12:auto_generated|ALTSYNCRAM";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 4;
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram_task2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000E000000000C000000000A0000000008000000000600000000040000000002000000000000000000010000000003000000000500000000070000000009000000000B000000000D000000000F000000000F000000000D000000000B00000000090000000007000000000500000000030000000001000000000E000000000C000000000A00000000080000000006000000000400000000020000000000";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N51
cyclonev_lcell_comb \zero|WideOr6~0 (
// Equation(s):
// \zero|WideOr6~0_combout  = ( \ram_task2|altsyncram_component|auto_generated|q_b [1] & ( (!\ram_task2|altsyncram_component|auto_generated|q_b [2] & (\ram_task2|altsyncram_component|auto_generated|q_b [0] & \ram_task2|altsyncram_component|auto_generated|q_b 
// [3])) ) ) # ( !\ram_task2|altsyncram_component|auto_generated|q_b [1] & ( !\ram_task2|altsyncram_component|auto_generated|q_b [2] $ (((!\ram_task2|altsyncram_component|auto_generated|q_b [0]) # (\ram_task2|altsyncram_component|auto_generated|q_b [3]))) ) 
// )

	.dataa(!\ram_task2|altsyncram_component|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(!\ram_task2|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\ram_task2|altsyncram_component|auto_generated|q_b [3]),
	.datae(!\ram_task2|altsyncram_component|auto_generated|q_b [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr6~0 .extended_lut = "off";
defparam \zero|WideOr6~0 .lut_mask = 64'h5A55000A5A55000A;
defparam \zero|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N42
cyclonev_lcell_comb \zero|WideOr5~0 (
// Equation(s):
// \zero|WideOr5~0_combout  = ( \ram_task2|altsyncram_component|auto_generated|q_b [3] & ( (!\ram_task2|altsyncram_component|auto_generated|q_b [0] & ((\ram_task2|altsyncram_component|auto_generated|q_b [2]))) # 
// (\ram_task2|altsyncram_component|auto_generated|q_b [0] & (\ram_task2|altsyncram_component|auto_generated|q_b [1])) ) ) # ( !\ram_task2|altsyncram_component|auto_generated|q_b [3] & ( (\ram_task2|altsyncram_component|auto_generated|q_b [2] & 
// (!\ram_task2|altsyncram_component|auto_generated|q_b [1] $ (!\ram_task2|altsyncram_component|auto_generated|q_b [0]))) ) )

	.dataa(!\ram_task2|altsyncram_component|auto_generated|q_b [1]),
	.datab(!\ram_task2|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\ram_task2|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(!\ram_task2|altsyncram_component|auto_generated|q_b [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr5~0 .extended_lut = "off";
defparam \zero|WideOr5~0 .lut_mask = 64'h06061D1D06061D1D;
defparam \zero|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N12
cyclonev_lcell_comb \zero|WideOr4~0 (
// Equation(s):
// \zero|WideOr4~0_combout  = ( \ram_task2|altsyncram_component|auto_generated|q_b [3] & ( (\ram_task2|altsyncram_component|auto_generated|q_b [2] & ((!\ram_task2|altsyncram_component|auto_generated|q_b [0]) # 
// (\ram_task2|altsyncram_component|auto_generated|q_b [1]))) ) ) # ( !\ram_task2|altsyncram_component|auto_generated|q_b [3] & ( (\ram_task2|altsyncram_component|auto_generated|q_b [1] & (!\ram_task2|altsyncram_component|auto_generated|q_b [0] & 
// !\ram_task2|altsyncram_component|auto_generated|q_b [2])) ) )

	.dataa(!\ram_task2|altsyncram_component|auto_generated|q_b [1]),
	.datab(!\ram_task2|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\ram_task2|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(!\ram_task2|altsyncram_component|auto_generated|q_b [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr4~0 .extended_lut = "off";
defparam \zero|WideOr4~0 .lut_mask = 64'h40400D0D40400D0D;
defparam \zero|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N21
cyclonev_lcell_comb \zero|WideOr3~0 (
// Equation(s):
// \zero|WideOr3~0_combout  = ( \ram_task2|altsyncram_component|auto_generated|q_b [1] & ( (!\ram_task2|altsyncram_component|auto_generated|q_b [2] & (!\ram_task2|altsyncram_component|auto_generated|q_b [0] & 
// \ram_task2|altsyncram_component|auto_generated|q_b [3])) # (\ram_task2|altsyncram_component|auto_generated|q_b [2] & (\ram_task2|altsyncram_component|auto_generated|q_b [0])) ) ) # ( !\ram_task2|altsyncram_component|auto_generated|q_b [1] & ( 
// (!\ram_task2|altsyncram_component|auto_generated|q_b [2] & (\ram_task2|altsyncram_component|auto_generated|q_b [0])) # (\ram_task2|altsyncram_component|auto_generated|q_b [2] & (!\ram_task2|altsyncram_component|auto_generated|q_b [0] & 
// !\ram_task2|altsyncram_component|auto_generated|q_b [3])) ) )

	.dataa(!\ram_task2|altsyncram_component|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(!\ram_task2|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\ram_task2|altsyncram_component|auto_generated|q_b [3]),
	.datae(!\ram_task2|altsyncram_component|auto_generated|q_b [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr3~0 .extended_lut = "off";
defparam \zero|WideOr3~0 .lut_mask = 64'h5A0A05A55A0A05A5;
defparam \zero|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N24
cyclonev_lcell_comb \zero|WideOr2~0 (
// Equation(s):
// \zero|WideOr2~0_combout  = ( \ram_task2|altsyncram_component|auto_generated|q_b [3] & ( (!\ram_task2|altsyncram_component|auto_generated|q_b [1] & (\ram_task2|altsyncram_component|auto_generated|q_b [0] & 
// !\ram_task2|altsyncram_component|auto_generated|q_b [2])) ) ) # ( !\ram_task2|altsyncram_component|auto_generated|q_b [3] & ( ((!\ram_task2|altsyncram_component|auto_generated|q_b [1] & \ram_task2|altsyncram_component|auto_generated|q_b [2])) # 
// (\ram_task2|altsyncram_component|auto_generated|q_b [0]) ) )

	.dataa(!\ram_task2|altsyncram_component|auto_generated|q_b [1]),
	.datab(!\ram_task2|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\ram_task2|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(!\ram_task2|altsyncram_component|auto_generated|q_b [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr2~0 .extended_lut = "off";
defparam \zero|WideOr2~0 .lut_mask = 64'h3B3B20203B3B2020;
defparam \zero|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N9
cyclonev_lcell_comb \zero|WideOr1~0 (
// Equation(s):
// \zero|WideOr1~0_combout  = ( \ram_task2|altsyncram_component|auto_generated|q_b [1] & ( (!\ram_task2|altsyncram_component|auto_generated|q_b [3] & ((!\ram_task2|altsyncram_component|auto_generated|q_b [2]) # 
// (\ram_task2|altsyncram_component|auto_generated|q_b [0]))) ) ) # ( !\ram_task2|altsyncram_component|auto_generated|q_b [1] & ( (!\ram_task2|altsyncram_component|auto_generated|q_b [2] & (\ram_task2|altsyncram_component|auto_generated|q_b [0] & 
// !\ram_task2|altsyncram_component|auto_generated|q_b [3])) # (\ram_task2|altsyncram_component|auto_generated|q_b [2] & ((\ram_task2|altsyncram_component|auto_generated|q_b [3]))) ) )

	.dataa(!\ram_task2|altsyncram_component|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(!\ram_task2|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\ram_task2|altsyncram_component|auto_generated|q_b [3]),
	.datae(!\ram_task2|altsyncram_component|auto_generated|q_b [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr1~0 .extended_lut = "off";
defparam \zero|WideOr1~0 .lut_mask = 64'h0A55AF000A55AF00;
defparam \zero|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N0
cyclonev_lcell_comb \zero|WideOr0~0 (
// Equation(s):
// \zero|WideOr0~0_combout  = ( \ram_task2|altsyncram_component|auto_generated|q_b [0] & ( (!\ram_task2|altsyncram_component|auto_generated|q_b [1] $ (!\ram_task2|altsyncram_component|auto_generated|q_b [2])) # 
// (\ram_task2|altsyncram_component|auto_generated|q_b [3]) ) ) # ( !\ram_task2|altsyncram_component|auto_generated|q_b [0] & ( ((\ram_task2|altsyncram_component|auto_generated|q_b [3]) # (\ram_task2|altsyncram_component|auto_generated|q_b [2])) # 
// (\ram_task2|altsyncram_component|auto_generated|q_b [1]) ) )

	.dataa(!\ram_task2|altsyncram_component|auto_generated|q_b [1]),
	.datab(gnd),
	.datac(!\ram_task2|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\ram_task2|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(!\ram_task2|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr0~0 .extended_lut = "off";
defparam \zero|WideOr0~0 .lut_mask = 64'h5FFF5FFF5AFF5AFF;
defparam \zero|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N3
cyclonev_lcell_comb \one|WideOr6~0 (
// Equation(s):
// \one|WideOr6~0_combout  = ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & (!\SW[1]~input_o  $ (\SW[3]~input_o ))) # (\SW[2]~input_o  & (!\SW[1]~input_o  & \SW[3]~input_o )) ) ) # ( !\SW[0]~input_o  & ( (\SW[2]~input_o  & !\SW[1]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr6~0 .extended_lut = "off";
defparam \one|WideOr6~0 .lut_mask = 64'h30303030C03CC03C;
defparam \one|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N30
cyclonev_lcell_comb \one|WideOr5~0 (
// Equation(s):
// \one|WideOr5~0_combout  = ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\SW[2]~input_o ))) # (\SW[0]~input_o  & (\SW[3]~input_o )) ) ) # ( !\SW[1]~input_o  & ( (\SW[2]~input_o  & (!\SW[3]~input_o  $ (!\SW[0]~input_o ))) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr5~0 .extended_lut = "off";
defparam \one|WideOr5~0 .lut_mask = 64'h1212121235353535;
defparam \one|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N33
cyclonev_lcell_comb \one|WideOr4~0 (
// Equation(s):
// \one|WideOr4~0_combout  = ( \SW[0]~input_o  & ( (\SW[3]~input_o  & (\SW[2]~input_o  & \SW[1]~input_o )) ) ) # ( !\SW[0]~input_o  & ( (!\SW[3]~input_o  & (!\SW[2]~input_o  & \SW[1]~input_o )) # (\SW[3]~input_o  & (\SW[2]~input_o )) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr4~0 .extended_lut = "off";
defparam \one|WideOr4~0 .lut_mask = 64'h1919191901010101;
defparam \one|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N36
cyclonev_lcell_comb \one|WideOr3~0 (
// Equation(s):
// \one|WideOr3~0_combout  = ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (\SW[3]~input_o  & !\SW[0]~input_o )) # (\SW[2]~input_o  & ((\SW[0]~input_o ))) ) ) # ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & ((\SW[0]~input_o ))) # (\SW[2]~input_o  & (!\SW[3]~input_o 
//  & !\SW[0]~input_o )) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr3~0 .extended_lut = "off";
defparam \one|WideOr3~0 .lut_mask = 64'h2C2C2C2C43434343;
defparam \one|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N39
cyclonev_lcell_comb \one|WideOr2~0 (
// Equation(s):
// \one|WideOr2~0_combout  = ( \SW[0]~input_o  & ( (!\SW[3]~input_o ) # ((!\SW[2]~input_o  & !\SW[1]~input_o )) ) ) # ( !\SW[0]~input_o  & ( (!\SW[3]~input_o  & (\SW[2]~input_o  & !\SW[1]~input_o )) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr2~0 .extended_lut = "off";
defparam \one|WideOr2~0 .lut_mask = 64'h20202020EAEAEAEA;
defparam \one|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N54
cyclonev_lcell_comb \one|WideOr1~0 (
// Equation(s):
// \one|WideOr1~0_combout  = ( \SW[1]~input_o  & ( (!\SW[3]~input_o  & ((!\SW[2]~input_o ) # (\SW[0]~input_o ))) ) ) # ( !\SW[1]~input_o  & ( (!\SW[3]~input_o  & (!\SW[2]~input_o  & \SW[0]~input_o )) # (\SW[3]~input_o  & (\SW[2]~input_o )) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr1~0 .extended_lut = "off";
defparam \one|WideOr1~0 .lut_mask = 64'h191919198A8A8A8A;
defparam \one|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N57
cyclonev_lcell_comb \one|WideOr0~0 (
// Equation(s):
// \one|WideOr0~0_combout  = ( \SW[0]~input_o  & ( (!\SW[2]~input_o  $ (!\SW[1]~input_o )) # (\SW[3]~input_o ) ) ) # ( !\SW[0]~input_o  & ( ((\SW[1]~input_o ) # (\SW[2]~input_o )) # (\SW[3]~input_o ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr0~0 .extended_lut = "off";
defparam \one|WideOr0~0 .lut_mask = 64'h7F7F7F7F7D7D7D7D;
defparam \one|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N36
cyclonev_lcell_comb \two|WideOr6~0 (
// Equation(s):
// \two|WideOr6~0_combout  = ( \scroll|ps [1] & ( (\scroll|ps [3] & ((!\scroll|ps [4] & (!\scroll|ps [0] $ (!\scroll|ps [2]))) # (\scroll|ps [4] & (\scroll|ps [0] & \scroll|ps [2])))) ) ) # ( !\scroll|ps [1] & ( (!\scroll|ps [3] & ((!\scroll|ps [4] & 
// (!\scroll|ps [0] $ (!\scroll|ps [2]))) # (\scroll|ps [4] & (\scroll|ps [0] & \scroll|ps [2])))) # (\scroll|ps [3] & (\scroll|ps [4] & (!\scroll|ps [0] & !\scroll|ps [2]))) ) )

	.dataa(!\scroll|ps [3]),
	.datab(!\scroll|ps [4]),
	.datac(!\scroll|ps [0]),
	.datad(!\scroll|ps [2]),
	.datae(gnd),
	.dataf(!\scroll|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr6~0 .extended_lut = "off";
defparam \two|WideOr6~0 .lut_mask = 64'h1882188204410441;
defparam \two|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N3
cyclonev_lcell_comb \two|WideOr5~0 (
// Equation(s):
// \two|WideOr5~0_combout  = ( \scroll|ps [2] & ( (!\scroll|ps [4] & ((!\scroll|ps [1] & (\scroll|ps [0] & !\scroll|ps [3])) # (\scroll|ps [1] & (!\scroll|ps [0] $ (\scroll|ps [3]))))) ) ) # ( !\scroll|ps [2] & ( (\scroll|ps [4] & ((!\scroll|ps [1] & 
// (!\scroll|ps [0] $ (\scroll|ps [3]))) # (\scroll|ps [1] & (!\scroll|ps [0] & \scroll|ps [3])))) ) )

	.dataa(!\scroll|ps [4]),
	.datab(!\scroll|ps [1]),
	.datac(!\scroll|ps [0]),
	.datad(!\scroll|ps [3]),
	.datae(gnd),
	.dataf(!\scroll|ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr5~0 .extended_lut = "off";
defparam \two|WideOr5~0 .lut_mask = 64'h4014401428022802;
defparam \two|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N42
cyclonev_lcell_comb \two|WideOr4~0 (
// Equation(s):
// \two|WideOr4~0_combout  = ( \scroll|ps [1] & ( (!\scroll|ps [3] & (!\scroll|ps [0] & (!\scroll|ps [4] $ (\scroll|ps [2])))) ) ) # ( !\scroll|ps [1] & ( (\scroll|ps [3] & (!\scroll|ps [4] & (!\scroll|ps [0] & \scroll|ps [2]))) ) )

	.dataa(!\scroll|ps [3]),
	.datab(!\scroll|ps [4]),
	.datac(!\scroll|ps [0]),
	.datad(!\scroll|ps [2]),
	.datae(gnd),
	.dataf(!\scroll|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr4~0 .extended_lut = "off";
defparam \two|WideOr4~0 .lut_mask = 64'h0040004080208020;
defparam \two|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N27
cyclonev_lcell_comb \two|WideOr3~0 (
// Equation(s):
// \two|WideOr3~0_combout  = ( \scroll|ps [1] & ( (!\scroll|ps [3] & (\scroll|ps [0] & (!\scroll|ps [2] $ (!\scroll|ps [4])))) # (\scroll|ps [3] & (!\scroll|ps [0] $ (((!\scroll|ps [2]) # (\scroll|ps [4]))))) ) ) # ( !\scroll|ps [1] & ( (!\scroll|ps [2] & 
// (!\scroll|ps [0] $ (((!\scroll|ps [3]) # (!\scroll|ps [4]))))) # (\scroll|ps [2] & ((!\scroll|ps [4] & (!\scroll|ps [3] & !\scroll|ps [0])) # (\scroll|ps [4] & ((\scroll|ps [0]))))) ) )

	.dataa(!\scroll|ps [3]),
	.datab(!\scroll|ps [2]),
	.datac(!\scroll|ps [4]),
	.datad(!\scroll|ps [0]),
	.datae(gnd),
	.dataf(!\scroll|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr3~0 .extended_lut = "off";
defparam \two|WideOr3~0 .lut_mask = 64'h24CB24CB106D106D;
defparam \two|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N21
cyclonev_lcell_comb \two|WideOr2~0 (
// Equation(s):
// \two|WideOr2~0_combout  = ( \scroll|ps [1] & ( ((\scroll|ps [3] & (\scroll|ps [2] & !\scroll|ps [4]))) # (\scroll|ps [0]) ) ) # ( !\scroll|ps [1] & ( ((!\scroll|ps [3] & (\scroll|ps [2] & !\scroll|ps [4])) # (\scroll|ps [3] & (!\scroll|ps [2] & \scroll|ps 
// [4]))) # (\scroll|ps [0]) ) )

	.dataa(!\scroll|ps [3]),
	.datab(!\scroll|ps [2]),
	.datac(!\scroll|ps [4]),
	.datad(!\scroll|ps [0]),
	.datae(gnd),
	.dataf(!\scroll|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr2~0 .extended_lut = "off";
defparam \two|WideOr2~0 .lut_mask = 64'h24FF24FF10FF10FF;
defparam \two|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N48
cyclonev_lcell_comb \two|WideOr1~0 (
// Equation(s):
// \two|WideOr1~0_combout  = ( \scroll|ps [1] & ( (!\scroll|ps [3] & ((!\scroll|ps [4] & ((!\scroll|ps [2]) # (\scroll|ps [0]))) # (\scroll|ps [4] & ((\scroll|ps [2]))))) # (\scroll|ps [3] & (\scroll|ps [0] & ((!\scroll|ps [2]) # (\scroll|ps [4])))) ) ) # ( 
// !\scroll|ps [1] & ( (!\scroll|ps [3] & (\scroll|ps [0] & ((!\scroll|ps [2]) # (\scroll|ps [4])))) # (\scroll|ps [3] & (((!\scroll|ps [4] & \scroll|ps [2])))) ) )

	.dataa(!\scroll|ps [0]),
	.datab(!\scroll|ps [4]),
	.datac(!\scroll|ps [3]),
	.datad(!\scroll|ps [2]),
	.datae(gnd),
	.dataf(!\scroll|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr1~0 .extended_lut = "off";
defparam \two|WideOr1~0 .lut_mask = 64'h501C501CC571C571;
defparam \two|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N6
cyclonev_lcell_comb \two|WideOr0~0 (
// Equation(s):
// \two|WideOr0~0_combout  = ( \scroll|ps [1] & ( (!\scroll|ps [0] & (\scroll|ps [3] & (!\scroll|ps [4] $ (\scroll|ps [2])))) # (\scroll|ps [0] & (!\scroll|ps [3] $ (((!\scroll|ps [2]) # (\scroll|ps [4]))))) ) ) # ( !\scroll|ps [1] & ( (!\scroll|ps [3] & 
// ((!\scroll|ps [4] & ((!\scroll|ps [2]))) # (\scroll|ps [4] & ((\scroll|ps [2]) # (\scroll|ps [0]))))) ) )

	.dataa(!\scroll|ps [0]),
	.datab(!\scroll|ps [4]),
	.datac(!\scroll|ps [3]),
	.datad(!\scroll|ps [2]),
	.datae(gnd),
	.dataf(!\scroll|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr0~0 .extended_lut = "off";
defparam \two|WideOr0~0 .lut_mask = 64'hD030D0300D430D43;
defparam \two|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N15
cyclonev_lcell_comb \two|WideOr7~0 (
// Equation(s):
// \two|WideOr7~0_combout  = ( \scroll|ps [2] & ( \scroll|ps [3] & ( !\scroll|ps [4] ) ) ) # ( !\scroll|ps [2] & ( \scroll|ps [3] & ( !\scroll|ps [4] ) ) ) # ( \scroll|ps [2] & ( !\scroll|ps [3] & ( !\scroll|ps [4] ) ) ) # ( !\scroll|ps [2] & ( !\scroll|ps 
// [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scroll|ps [4]),
	.datad(gnd),
	.datae(!\scroll|ps [2]),
	.dataf(!\scroll|ps [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr7~0 .extended_lut = "off";
defparam \two|WideOr7~0 .lut_mask = 64'hFFFFF0F0F0F0F0F0;
defparam \two|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N57
cyclonev_lcell_comb \two|WideOr10~0 (
// Equation(s):
// \two|WideOr10~0_combout  = ( \scroll|ps [2] & ( \scroll|ps [3] ) ) # ( !\scroll|ps [2] & ( \scroll|ps [3] & ( (\scroll|ps [4]) # (\scroll|ps [1]) ) ) ) # ( \scroll|ps [2] & ( !\scroll|ps [3] & ( \scroll|ps [4] ) ) ) # ( !\scroll|ps [2] & ( !\scroll|ps [3] 
// & ( \scroll|ps [4] ) ) )

	.dataa(!\scroll|ps [1]),
	.datab(gnd),
	.datac(!\scroll|ps [4]),
	.datad(gnd),
	.datae(!\scroll|ps [2]),
	.dataf(!\scroll|ps [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr10~0 .extended_lut = "off";
defparam \two|WideOr10~0 .lut_mask = 64'h0F0F0F0F5F5FFFFF;
defparam \two|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N9
cyclonev_lcell_comb \two|WideOr9~0 (
// Equation(s):
// \two|WideOr9~0_combout  = ( \scroll|ps [2] & ( (\scroll|ps [3] & ((!\scroll|ps [4]) # (\scroll|ps [1]))) ) ) # ( !\scroll|ps [2] & ( (!\scroll|ps [4] & (\scroll|ps [3] & \scroll|ps [1])) # (\scroll|ps [4] & (!\scroll|ps [3])) ) )

	.dataa(!\scroll|ps [4]),
	.datab(!\scroll|ps [3]),
	.datac(!\scroll|ps [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scroll|ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr9~0 .extended_lut = "off";
defparam \two|WideOr9~0 .lut_mask = 64'h4646464623232323;
defparam \two|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y36_N0
cyclonev_lcell_comb \two|WideOr8~0 (
// Equation(s):
// \two|WideOr8~0_combout  = ( \scroll|ps [3] & ( (\scroll|ps [4] & ((!\scroll|ps [1]) # (!\scroll|ps [2]))) ) ) # ( !\scroll|ps [3] & ( (\scroll|ps [4] & \scroll|ps [2]) ) )

	.dataa(!\scroll|ps [4]),
	.datab(!\scroll|ps [1]),
	.datac(gnd),
	.datad(!\scroll|ps [2]),
	.datae(gnd),
	.dataf(!\scroll|ps [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\two|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \two|WideOr8~0 .extended_lut = "off";
defparam \two|WideOr8~0 .lut_mask = 64'h0055005555445544;
defparam \two|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N51
cyclonev_lcell_comb \four|WideOr6~0 (
// Equation(s):
// \four|WideOr6~0_combout  = ( \SW[8]~input_o  & ( \SW[6]~input_o  & ( (\SW[4]~input_o  & (!\SW[7]~input_o  $ (\SW[5]~input_o ))) ) ) ) # ( !\SW[8]~input_o  & ( \SW[6]~input_o  & ( (!\SW[4]~input_o  & (!\SW[7]~input_o  $ (\SW[5]~input_o ))) ) ) ) # ( 
// \SW[8]~input_o  & ( !\SW[6]~input_o  & ( (!\SW[4]~input_o  & (\SW[7]~input_o  & !\SW[5]~input_o )) ) ) ) # ( !\SW[8]~input_o  & ( !\SW[6]~input_o  & ( (\SW[4]~input_o  & (!\SW[7]~input_o  $ (\SW[5]~input_o ))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr6~0 .extended_lut = "off";
defparam \four|WideOr6~0 .lut_mask = 64'h50050A00A00A5005;
defparam \four|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N18
cyclonev_lcell_comb \four|WideOr5~0 (
// Equation(s):
// \four|WideOr5~0_combout  = ( !\SW[8]~input_o  & ( \SW[6]~input_o  & ( (!\SW[4]~input_o  & (!\SW[7]~input_o  & \SW[5]~input_o )) # (\SW[4]~input_o  & (!\SW[7]~input_o  $ (\SW[5]~input_o ))) ) ) ) # ( \SW[8]~input_o  & ( !\SW[6]~input_o  & ( 
// (!\SW[4]~input_o  & (!\SW[7]~input_o  $ (\SW[5]~input_o ))) # (\SW[4]~input_o  & (\SW[7]~input_o  & !\SW[5]~input_o )) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr5~0 .extended_lut = "off";
defparam \four|WideOr5~0 .lut_mask = 64'h0000929249490000;
defparam \four|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N27
cyclonev_lcell_comb \four|WideOr4~0 (
// Equation(s):
// \four|WideOr4~0_combout  = ( \SW[8]~input_o  & ( \SW[6]~input_o  & ( (!\SW[4]~input_o  & (!\SW[7]~input_o  & \SW[5]~input_o )) ) ) ) # ( !\SW[8]~input_o  & ( \SW[6]~input_o  & ( (!\SW[4]~input_o  & (\SW[7]~input_o  & !\SW[5]~input_o )) ) ) ) # ( 
// !\SW[8]~input_o  & ( !\SW[6]~input_o  & ( (!\SW[4]~input_o  & (!\SW[7]~input_o  & \SW[5]~input_o )) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr4~0 .extended_lut = "off";
defparam \four|WideOr4~0 .lut_mask = 64'h00A000000A0000A0;
defparam \four|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N54
cyclonev_lcell_comb \four|WideOr3~0 (
// Equation(s):
// \four|WideOr3~0_combout  = ( \SW[8]~input_o  & ( \SW[6]~input_o  & ( (\SW[4]~input_o  & ((!\SW[5]~input_o ) # (\SW[7]~input_o ))) ) ) ) # ( !\SW[8]~input_o  & ( \SW[6]~input_o  & ( (!\SW[4]~input_o  & (!\SW[7]~input_o  $ (\SW[5]~input_o ))) # 
// (\SW[4]~input_o  & (!\SW[7]~input_o  & \SW[5]~input_o )) ) ) ) # ( \SW[8]~input_o  & ( !\SW[6]~input_o  & ( !\SW[4]~input_o  $ (((!\SW[7]~input_o ) # (\SW[5]~input_o ))) ) ) ) # ( !\SW[8]~input_o  & ( !\SW[6]~input_o  & ( (\SW[4]~input_o  & 
// ((!\SW[5]~input_o ) # (\SW[7]~input_o ))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr3~0 .extended_lut = "off";
defparam \four|WideOr3~0 .lut_mask = 64'h5151656586865151;
defparam \four|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N12
cyclonev_lcell_comb \four|WideOr2~0 (
// Equation(s):
// \four|WideOr2~0_combout  = ( \SW[8]~input_o  & ( \SW[6]~input_o  & ( \SW[4]~input_o  ) ) ) # ( !\SW[8]~input_o  & ( \SW[6]~input_o  & ( (!\SW[7]~input_o  $ (\SW[5]~input_o )) # (\SW[4]~input_o ) ) ) ) # ( \SW[8]~input_o  & ( !\SW[6]~input_o  & ( 
// ((\SW[7]~input_o  & !\SW[5]~input_o )) # (\SW[4]~input_o ) ) ) ) # ( !\SW[8]~input_o  & ( !\SW[6]~input_o  & ( \SW[4]~input_o  ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr2~0 .extended_lut = "off";
defparam \four|WideOr2~0 .lut_mask = 64'h55557575D7D75555;
defparam \four|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N45
cyclonev_lcell_comb \four|WideOr1~0 (
// Equation(s):
// \four|WideOr1~0_combout  = ( \SW[8]~input_o  & ( \SW[6]~input_o  & ( (!\SW[4]~input_o  & (!\SW[7]~input_o  & \SW[5]~input_o )) # (\SW[4]~input_o  & ((!\SW[7]~input_o ) # (\SW[5]~input_o ))) ) ) ) # ( !\SW[8]~input_o  & ( \SW[6]~input_o  & ( 
// (!\SW[7]~input_o  & (\SW[4]~input_o  & \SW[5]~input_o )) # (\SW[7]~input_o  & ((!\SW[5]~input_o ))) ) ) ) # ( \SW[8]~input_o  & ( !\SW[6]~input_o  & ( (\SW[4]~input_o  & (!\SW[7]~input_o  $ (\SW[5]~input_o ))) ) ) ) # ( !\SW[8]~input_o  & ( 
// !\SW[6]~input_o  & ( (!\SW[4]~input_o  & (!\SW[7]~input_o  & \SW[5]~input_o )) # (\SW[4]~input_o  & ((!\SW[7]~input_o ) # (\SW[5]~input_o ))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr1~0 .extended_lut = "off";
defparam \four|WideOr1~0 .lut_mask = 64'h50F550050F5050F5;
defparam \four|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N0
cyclonev_lcell_comb \four|WideOr0~0 (
// Equation(s):
// \four|WideOr0~0_combout  = ( \SW[8]~input_o  & ( \SW[6]~input_o  & ( !\SW[7]~input_o  $ (\SW[5]~input_o ) ) ) ) # ( !\SW[8]~input_o  & ( \SW[6]~input_o  & ( (\SW[4]~input_o  & (!\SW[7]~input_o  & \SW[5]~input_o )) ) ) ) # ( \SW[8]~input_o  & ( 
// !\SW[6]~input_o  & ( (\SW[4]~input_o  & (!\SW[7]~input_o  $ (\SW[5]~input_o ))) ) ) ) # ( !\SW[8]~input_o  & ( !\SW[6]~input_o  & ( !\SW[7]~input_o  $ (\SW[5]~input_o ) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr0~0 .extended_lut = "off";
defparam \four|WideOr0~0 .lut_mask = 64'hC3C341410404C3C3;
defparam \four|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N6
cyclonev_lcell_comb \four|WideOr7~0 (
// Equation(s):
// \four|WideOr7~0_combout  = ( !\SW[8]~input_o  & ( \SW[6]~input_o  ) ) # ( \SW[8]~input_o  & ( !\SW[6]~input_o  & ( !\SW[7]~input_o  ) ) ) # ( !\SW[8]~input_o  & ( !\SW[6]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr7~0 .extended_lut = "off";
defparam \four|WideOr7~0 .lut_mask = 64'hFFFFCCCCFFFF0000;
defparam \four|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N39
cyclonev_lcell_comb \four|WideOr10~0 (
// Equation(s):
// \four|WideOr10~0_combout  = ( \SW[8]~input_o  & ( \SW[6]~input_o  ) ) # ( !\SW[8]~input_o  & ( \SW[6]~input_o  & ( \SW[7]~input_o  ) ) ) # ( \SW[8]~input_o  & ( !\SW[6]~input_o  ) ) # ( !\SW[8]~input_o  & ( !\SW[6]~input_o  & ( (\SW[5]~input_o  & 
// \SW[7]~input_o ) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr10~0 .extended_lut = "off";
defparam \four|WideOr10~0 .lut_mask = 64'h0505FFFF0F0FFFFF;
defparam \four|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N30
cyclonev_lcell_comb \four|WideOr9~0 (
// Equation(s):
// \four|WideOr9~0_combout  = ( \SW[7]~input_o  & ( (!\SW[6]~input_o  & (!\SW[8]~input_o  & \SW[5]~input_o )) # (\SW[6]~input_o  & ((!\SW[8]~input_o ) # (\SW[5]~input_o ))) ) ) # ( !\SW[7]~input_o  & ( (!\SW[6]~input_o  & \SW[8]~input_o ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr9~0 .extended_lut = "off";
defparam \four|WideOr9~0 .lut_mask = 64'h222222224D4D4D4D;
defparam \four|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N33
cyclonev_lcell_comb \four|WideOr8~0 (
// Equation(s):
// \four|WideOr8~0_combout  = ( \SW[5]~input_o  & ( (\SW[8]~input_o  & (!\SW[6]~input_o  $ (!\SW[7]~input_o ))) ) ) # ( !\SW[5]~input_o  & ( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr8~0 .extended_lut = "off";
defparam \four|WideOr8~0 .lut_mask = 64'h1313131312121212;
defparam \four|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y81_N92
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
