Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 19 16:51:05 2019
| Host         : DESKTOP-4JFA5FP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   179 |
| Unused register locations in slices containing registers |   895 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1597 |          358 |
| No           | No                    | Yes                    |              69 |           69 |
| No           | Yes                   | No                     |             695 |          222 |
| Yes          | No                    | No                     |             471 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             537 |          114 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                 |                                                                          Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][2]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][10]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][17]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][18]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][17]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][18]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][0]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][10]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][11]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][12]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][12]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][14]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][15]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][13]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][15]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][16]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][16]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][11]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][13]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][14]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][0]_C_0                                                                            |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][29]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][29]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][28]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][31]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][23]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][30]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][4]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][25]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][8]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][9]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][9]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][5]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][7]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][4]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][2]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][3]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][6]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][8]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][6]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][24]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][3]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][24]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][26]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][4]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][4]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][27]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][28]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][5]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][21]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][22]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][27]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][26]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][23]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][25]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][22]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][7]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][31]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][19]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][19]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][1]_C                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][1]_P                                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][20]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][20]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][21]_C                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][30]_P                                                                             |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/pc_reg0/ce_i_1_n_0                                                                                 |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/reg_file0/mem_r_reg[1][0]_LDC_i_1_n_0                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/reg_file0/mem_r_reg[2][1]_LDC_i_2_n_0                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/reg_file0/mem_r_reg[2][1]_LDC_i_1_n_0                                                              |                1 |              1 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/reg_file0/mem_r_reg[1][0]_LDC_i_2_n_0                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][8]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][8]_C                                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][9]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][9]_C                                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][2]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][2]_C                                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][3]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][3]_C                                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][6]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][6]_C                                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][24]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][24]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][27]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][27]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][5]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][5]_C                                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][21]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][21]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][22]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][22]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][26]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][26]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][25]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][25]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][7]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][7]_C                                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][31]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][31]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][19]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][19]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][1]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][1]_C                                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][20]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][20]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][30]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][30]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/reg_file0/mem_r_reg[1][0]_LDC_i_1_n_0 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/reg_file0/mem_r_reg[1][0]_LDC_i_2_n_0                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/reg_file0/mem_r_reg[2][1]_LDC_i_1_n_0 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/reg_file0/mem_r_reg[2][1]_LDC_i_2_n_0                                                              |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][28]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][28]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][10]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][10]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][17]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][17]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][18]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][18]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][0]_P                 |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][0]_C_0                                                                            |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][12]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][12]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][14]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][14]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][15]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][15]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][16]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][16]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][11]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][11]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][13]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][13]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][29]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][29]_C                                                                             |                1 |              1 |
|  design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][23]_P                |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/id0/mem_r_reg[3][23]_C                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                1 |              5 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                          |                                                                                                                                                                |                                                                                                                                          |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                          |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                6 |             21 |
|  design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                           |                                                                                                                                                                | design_1_i/single_cycle_cpu_0/inst__0/pc_reg0/p_0_in                                                                                     |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[0]                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                          |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                          |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |               14 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |               15 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |               15 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                          |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                          |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                          |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                          |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                          |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]                     |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                |                                                                                                                                          |              355 |           1592 |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   103 |
| 2      |                     1 |
| 4      |                    22 |
| 5      |                     1 |
| 6      |                     2 |
| 8      |                     1 |
| 12     |                     4 |
| 13     |                     1 |
| 14     |                     3 |
| 16+    |                    41 |
+--------+-----------------------+


