

================================================================
== Vivado HLS Report for 'v4l2_detect_cvt'
================================================================
* Date:           Wed Apr  1 05:04:41 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.853|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    1|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     12|       0|    1182|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      99|    -|
|Register         |        -|      -|     410|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     12|     410|    1281|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      2|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln116_fu_641_p2      |     *    |      4|  0|  22|          32|          33|
    |mul_ln119_fu_610_p2      |     *    |      4|  0|  22|          32|          33|
    |mul_ln122_fu_579_p2      |     *    |      4|  0|  22|          32|          33|
    |add_ln108_fu_446_p2      |     +    |      0|  0|  39|           1|          32|
    |fmt_bt_il_vbackporch     |     -    |      0|  0|  39|          32|          32|
    |sub_ln106_1_fu_498_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln106_fu_492_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln108_1_fu_458_p2    |     -    |      0|  0|  32|          32|          32|
    |sub_ln108_fu_452_p2      |     -    |      0|  0|  32|          32|          32|
    |sub_ln116_1_fu_779_p2    |     -    |      0|  0|  39|           1|          32|
    |sub_ln116_fu_750_p2      |     -    |      0|  0|  72|           1|          65|
    |sub_ln119_1_fu_736_p2    |     -    |      0|  0|  39|           1|          32|
    |sub_ln119_fu_707_p2      |     -    |      0|  0|  72|           1|          65|
    |sub_ln122_1_fu_693_p2    |     -    |      0|  0|  39|           1|          32|
    |sub_ln122_fu_664_p2      |     -    |      0|  0|  72|           1|          65|
    |sub_ln193_1_fu_842_p2    |     -    |      0|  0|  32|          32|          32|
    |sub_ln193_fu_838_p2      |     -    |      0|  0|  32|          32|          32|
    |sub_ln196_fu_812_p2      |     -    |      0|  0|  39|          32|          32|
    |v_bp_fu_406_p2           |     -    |      0|  0|  39|           1|          32|
    |and_ln101_fu_430_p2      |    and   |      0|  0|   6|           1|           1|
    |and_ln61_1_fu_366_p2     |    and   |      0|  0|   6|           1|           1|
    |and_ln61_fu_372_p2       |    and   |      0|  0|   6|           1|           1|
    |ap_condition_582         |    and   |      0|  0|   6|           1|           1|
    |empty_6_fu_553_p2        |   icmp   |      0|  0|  18|          32|          10|
    |empty_fu_548_p2          |   icmp   |      0|  0|  18|          32|          11|
    |icmp_ln105_fu_440_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln58_1_fu_354_p2    |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln58_fu_348_p2      |   icmp   |      0|  0|  18|          30|           1|
    |icmp_ln61_fu_360_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln74_fu_388_p2      |   icmp   |      0|  0|  18|          29|           1|
    |icmp_ln77_fu_394_p2      |   icmp   |      0|  0|  18|          32|           1|
    |ap_condition_212         |    or    |      0|  0|   6|           1|           1|
    |ap_condition_224         |    or    |      0|  0|   6|           1|           1|
    |empty_7_fu_558_p2        |    or    |      0|  0|   6|           1|           1|
    |or_ln77_fu_400_p2        |    or    |      0|  0|   6|           1|           1|
    |image_width_2_fu_742_p3  |  select  |      0|  0|  32|           1|          32|
    |image_width_3_fu_699_p3  |  select  |      0|  0|  32|           1|          32|
    |image_width_fu_785_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln105_fu_524_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln116_fu_772_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln119_fu_729_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln122_fu_686_p3   |  select  |      0|  0|  32|           1|          32|
    |xor_ln101_fu_424_p2      |    xor   |      0|  0|   6|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |     12|  0|1182|         627|         973|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_phi_mux_image_width_1_phi_fu_294_p10  |  21|          4|   32|        128|
    |ap_phi_mux_p_0_phi_fu_311_p12            |   9|          2|    1|          2|
    |fmt_bt_vbackporch                        |  15|          3|   32|         96|
    |image_width_1_reg_290                    |  27|          5|   32|        160|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  99|         19|   98|        391|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |and_ln61_reg_869       |   1|   0|    1|          0|
    |ap_CS_fsm              |   4|   0|    4|          0|
    |empty_7_reg_908        |   1|   0|    1|          0|
    |icmp_ln105_reg_877     |   1|   0|    1|          0|
    |image_height_reg_895   |  31|   0|   32|          1|
    |image_width_1_reg_290  |  32|   0|   32|          0|
    |mul_ln116_reg_944      |  62|   0|   65|          3|
    |mul_ln119_reg_928      |  60|   0|   65|          5|
    |mul_ln122_reg_912      |  60|   0|   65|          5|
    |or_ln77_reg_873        |   1|   0|    1|          0|
    |p_0_reg_307            |   1|   0|    1|          0|
    |select_ln105_reg_886   |  31|   0|   31|          0|
    |sub_ln106_reg_881      |  32|   0|   32|          0|
    |tmp_13_reg_949         |   1|   0|    1|          0|
    |tmp_15_reg_955         |  31|   0|   31|          0|
    |tmp_16_reg_933         |   1|   0|    1|          0|
    |tmp_18_reg_939         |  29|   0|   29|          0|
    |tmp_19_reg_917         |   1|   0|    1|          0|
    |tmp_21_reg_923         |  29|   0|   29|          0|
    |tmp_9_reg_904          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 410|   0|  424|         14|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |    v4l2_detect_cvt    | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |    v4l2_detect_cvt    | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |    v4l2_detect_cvt    | return value |
|ap_done                       | out |    1| ap_ctrl_hs |    v4l2_detect_cvt    | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |    v4l2_detect_cvt    | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |    v4l2_detect_cvt    | return value |
|ap_return                     | out |   32| ap_ctrl_hs |    v4l2_detect_cvt    | return value |
|frame_height                  |  in |   32|   ap_none  |      frame_height     |    scalar    |
|hfreq                         |  in |   32|   ap_none  |         hfreq         |    scalar    |
|vsync                         |  in |   32|   ap_none  |         vsync         |    scalar    |
|active_width                  |  in |   32|   ap_none  |      active_width     |    scalar    |
|polarities                    |  in |   32|   ap_none  |       polarities      |    scalar    |
|interlaced                    |  in |   32|   ap_none  |       interlaced      |    scalar    |
|fmt_bt_width                  | out |   32|   ap_vld   |      fmt_bt_width     |    pointer   |
|fmt_bt_width_ap_vld           | out |    1|   ap_vld   |      fmt_bt_width     |    pointer   |
|fmt_bt_height                 | out |   32|   ap_vld   |     fmt_bt_height     |    pointer   |
|fmt_bt_height_ap_vld          | out |    1|   ap_vld   |     fmt_bt_height     |    pointer   |
|fmt_bt_hfrontporch            | out |   32|   ap_vld   |   fmt_bt_hfrontporch  |    pointer   |
|fmt_bt_hfrontporch_ap_vld     | out |    1|   ap_vld   |   fmt_bt_hfrontporch  |    pointer   |
|fmt_bt_vfrontporch            | out |   32|   ap_vld   |   fmt_bt_vfrontporch  |    pointer   |
|fmt_bt_vfrontporch_ap_vld     | out |    1|   ap_vld   |   fmt_bt_vfrontporch  |    pointer   |
|fmt_bt_hsync                  | out |   32|   ap_vld   |      fmt_bt_hsync     |    pointer   |
|fmt_bt_hsync_ap_vld           | out |    1|   ap_vld   |      fmt_bt_hsync     |    pointer   |
|fmt_bt_vsync                  | out |   32|   ap_vld   |      fmt_bt_vsync     |    pointer   |
|fmt_bt_vsync_ap_vld           | out |    1|   ap_vld   |      fmt_bt_vsync     |    pointer   |
|fmt_bt_hbackporch             | out |   32|   ap_vld   |   fmt_bt_hbackporch   |    pointer   |
|fmt_bt_hbackporch_ap_vld      | out |    1|   ap_vld   |   fmt_bt_hbackporch   |    pointer   |
|fmt_bt_vbackporch             | out |   32|   ap_vld   |   fmt_bt_vbackporch   |    pointer   |
|fmt_bt_vbackporch_ap_vld      | out |    1|   ap_vld   |   fmt_bt_vbackporch   |    pointer   |
|fmt_bt_il_vbackporch          | out |   32|   ap_vld   |  fmt_bt_il_vbackporch |    pointer   |
|fmt_bt_il_vbackporch_ap_vld   | out |    1|   ap_vld   |  fmt_bt_il_vbackporch |    pointer   |
|fmt_bt_il_vfrontporch         | out |   32|   ap_vld   | fmt_bt_il_vfrontporch |    pointer   |
|fmt_bt_il_vfrontporch_ap_vld  | out |    1|   ap_vld   | fmt_bt_il_vfrontporch |    pointer   |
|fmt_bt_il_vsync               | out |   32|   ap_vld   |    fmt_bt_il_vsync    |    pointer   |
|fmt_bt_il_vsync_ap_vld        | out |    1|   ap_vld   |    fmt_bt_il_vsync    |    pointer   |
|fmt_bt_pixelclock             |  in |   32|   ap_none  |   fmt_bt_pixelclock   |    pointer   |
|fmt_bt_flags                  |  in |   32|   ap_none  |      fmt_bt_flags     |    pointer   |
|fmt_bt_standards              | out |   32|   ap_vld   |    fmt_bt_standards   |    pointer   |
|fmt_bt_standards_ap_vld       | out |    1|   ap_vld   |    fmt_bt_standards   |    pointer   |
|fmt_bt_interlaced             | out |   32|   ap_vld   |   fmt_bt_interlaced   |    pointer   |
|fmt_bt_interlaced_ap_vld      | out |    1|   ap_vld   |   fmt_bt_interlaced   |    pointer   |
|fmt_bt_polarities             | out |   32|   ap_vld   |   fmt_bt_polarities   |    pointer   |
|fmt_bt_polarities_ap_vld      | out |    1|   ap_vld   |   fmt_bt_polarities   |    pointer   |
|fmt_type                      | out |   32|   ap_vld   |        fmt_type       |    pointer   |
|fmt_type_ap_vld               | out |    1|   ap_vld   |        fmt_type       |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 3 
2 --> 4 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_height), !map !140"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hfreq), !map !146"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsync), !map !150"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %active_width), !map !154"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %polarities), !map !158"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %interlaced), !map !162"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_width), !map !166"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_height), !map !170"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_hfrontporch), !map !174"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_vfrontporch), !map !178"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_hsync), !map !182"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_vsync), !map !186"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_hbackporch), !map !190"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_vbackporch), !map !194"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_il_vbackporch), !map !198"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_il_vfrontporch), !map !202"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_il_vsync), !map !206"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_pixelclock), !map !210"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_flags), !map !214"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_standards), !map !218"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_interlaced), !map !222"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_polarities), !map !226"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_type), !map !230"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !234"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @v4l2_detect_cvt_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%interlaced_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %interlaced)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:44]   --->   Operation 30 'read' 'interlaced_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%polarities_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %polarities)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:44]   --->   Operation 31 'read' 'polarities_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%active_width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %active_width)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:44]   --->   Operation 32 'read' 'active_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%vsync_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsync)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:44]   --->   Operation 33 'read' 'vsync_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%hfreq_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hfreq)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:44]   --->   Operation 34 'read' 'hfreq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%frame_height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_height)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:44]   --->   Operation 35 'read' 'frame_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %vsync_read, i32 2, i32 31)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:58]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.54ns)   --->   "%icmp_ln58 = icmp ne i30 %tmp, 0" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:58]   --->   Operation 37 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.54ns)   --->   "%icmp_ln58_1 = icmp ult i32 %vsync_read, 9" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:58]   --->   Operation 38 'icmp' 'icmp_ln58_1' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.54ns)   --->   "%icmp_ln61 = icmp eq i32 %polarities_read, 0" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:61]   --->   Operation 39 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%and_ln61_1 = and i1 %icmp_ln58, %icmp_ln61" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:61]   --->   Operation 40 'and' 'and_ln61_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %and_ln61_1, %icmp_ln58_1" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:61]   --->   Operation 41 'and' 'and_ln61' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.06ns)   --->   "br i1 %and_ln61, label %._crit_edge27, label %._crit_edge" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:58]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %vsync_read, i32 3, i32 31)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:74]   --->   Operation 43 'partselect' 'tmp_3' <Predicate = (and_ln61)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.53ns)   --->   "%icmp_ln74 = icmp ne i29 %tmp_3, 0" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:74]   --->   Operation 44 'icmp' 'icmp_ln74' <Predicate = (and_ln61)> <Delay = 1.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.54ns)   --->   "%icmp_ln77 = icmp eq i32 %hfreq_read, 0" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:77]   --->   Operation 45 'icmp' 'icmp_ln77' <Predicate = (and_ln61)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.61ns)   --->   "%or_ln77 = or i1 %icmp_ln74, %icmp_ln77" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:77]   --->   Operation 46 'or' 'or_ln77' <Predicate = (and_ln61)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.06ns)   --->   "br i1 %or_ln77, label %._crit_edge, label %_ifconv" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:74]   --->   Operation 47 'br' <Predicate = (and_ln61)> <Delay = 1.06>
ST_1 : Operation 48 [1/1] (1.78ns)   --->   "%v_bp = sub i32 1, %vsync_read" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:99]   --->   Operation 48 'sub' 'v_bp' <Predicate = (and_ln61 & !or_ln77)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln101)   --->   "%trunc_ln99 = trunc i32 %v_bp to i1" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:99]   --->   Operation 49 'trunc' 'trunc_ln99' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln101)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %v_bp, i32 3)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:101]   --->   Operation 50 'bitselect' 'tmp_6' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln101)   --->   "%xor_ln101 = xor i1 %tmp_6, true" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:101]   --->   Operation 51 'xor' 'xor_ln101' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln101 = and i1 %trunc_ln99, %xor_ln101" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:101]   --->   Operation 52 'and' 'and_ln101' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i1 %and_ln101 to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:101]   --->   Operation 53 'zext' 'zext_ln101' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.54ns)   --->   "%icmp_ln105 = icmp eq i32 %interlaced_read, 0" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:105]   --->   Operation 54 'icmp' 'icmp_ln105' <Predicate = (and_ln61 & !or_ln77)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln108 = add i32 1, %frame_height_read" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:108]   --->   Operation 55 'add' 'add_ln108' <Predicate = (and_ln61 & !or_ln77)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln108 = sub i32 %add_ln108, %vsync_read" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:108]   --->   Operation 56 'sub' 'sub_ln108' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%sub_ln108_1 = sub i32 %sub_ln108, %zext_ln101" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:108]   --->   Operation 57 'sub' 'sub_ln108_1' <Predicate = (and_ln61 & !or_ln77)> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %vsync_read to i3" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln106, i1 false)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i4 %shl_ln to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 60 'zext' 'zext_ln106' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln106_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %and_ln101, i1 false)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 61 'bitconcatenate' 'shl_ln106_1' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i2 %shl_ln106_1 to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 62 'zext' 'zext_ln106_1' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.78ns)   --->   "%sub_ln106 = sub i32 %frame_height_read, %zext_ln106" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 63 'sub' 'sub_ln106' <Predicate = (and_ln61 & !or_ln77)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.78ns)   --->   "%sub_ln106_1 = sub i32 %sub_ln106, %zext_ln106_1" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 64 'sub' 'sub_ln106_1' <Predicate = (and_ln61 & !or_ln77)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln108_1, i32 1, i32 31)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 65 'partselect' 'tmp_1' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln106_1, i32 1, i32 31)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.61ns)   --->   "%select_ln105 = select i1 %icmp_ln105, i31 %tmp_1, i31 %tmp_2" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:105]   --->   Operation 67 'select' 'select_ln105' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%image_height = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %select_ln105, i1 false)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 68 'bitconcatenate' 'image_height' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %select_ln105, i32 30)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:110]   --->   Operation 69 'bitselect' 'tmp_9' <Predicate = (and_ln61 & !or_ln77)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.06ns)   --->   "br i1 %tmp_9, label %._crit_edge, label %1" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:110]   --->   Operation 70 'br' <Predicate = (and_ln61 & !or_ln77)> <Delay = 1.06>
ST_1 : Operation 71 [1/1] (1.26ns)   --->   "switch i32 %vsync_read, label %._crit_edge [
    i32 4, label %2
    i32 5, label %3
    i32 6, label %4
    i32 7, label %5
    i32 8, label %._crit_edge34
  ]" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:114]   --->   Operation 71 'switch' <Predicate = (and_ln61 & !or_ln77 & !tmp_9)> <Delay = 1.26>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 72 [1/1] (1.54ns)   --->   "%empty = icmp eq i32 %image_height, 1024" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 72 'icmp' 'empty' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.54ns)   --->   "%empty_6 = icmp eq i32 %image_height, 768" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 73 'icmp' 'empty_6' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.61ns)   --->   "%empty_7 = or i1 %empty_6, %empty" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 74 'or' 'empty_7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.26ns)   --->   "br i1 %empty_7, label %._crit_edge34, label %._crit_edge" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:106]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.26>

State 3 <SV = 1> <Delay = 6.59>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i31 %select_ln105 to i27" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 76 'trunc' 'trunc_ln122' <Predicate = (vsync_read == 6)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln122, i5 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 77 'bitconcatenate' 'shl_ln3' <Predicate = (vsync_read == 6)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i32 %shl_ln3 to i65" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 78 'sext' 'sext_ln122' <Predicate = (vsync_read == 6)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (6.59ns)   --->   "%mul_ln122 = mul i65 %sext_ln122, 6871947674" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 79 'mul' 'mul_ln122' <Predicate = (vsync_read == 6)> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %select_ln105, i32 26)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 80 'bitselect' 'tmp_19' <Predicate = (vsync_read == 6)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_21 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln122, i32 36, i32 64)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 81 'partselect' 'tmp_21' <Predicate = (vsync_read == 6)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i31 %select_ln105 to i27" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 82 'trunc' 'trunc_ln119' <Predicate = (vsync_read == 5)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln119, i5 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 83 'bitconcatenate' 'shl_ln2' <Predicate = (vsync_read == 5)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i32 %shl_ln2 to i65" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 84 'sext' 'sext_ln119' <Predicate = (vsync_read == 5)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (6.59ns)   --->   "%mul_ln119 = mul i65 %sext_ln119, 7635497416" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 85 'mul' 'mul_ln119' <Predicate = (vsync_read == 5)> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %select_ln105, i32 26)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 86 'bitselect' 'tmp_16' <Predicate = (vsync_read == 5)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_18 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln119, i32 36, i32 64)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 87 'partselect' 'tmp_18' <Predicate = (vsync_read == 5)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i31 %select_ln105 to i29" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 88 'trunc' 'trunc_ln116' <Predicate = (vsync_read == 4)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %trunc_ln116, i3 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 89 'bitconcatenate' 'shl_ln1' <Predicate = (vsync_read == 4)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i32 %shl_ln1 to i65" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 90 'sext' 'sext_ln116' <Predicate = (vsync_read == 4)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (6.59ns)   --->   "%mul_ln116 = mul i65 %sext_ln116, 5726623062" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 91 'mul' 'mul_ln116' <Predicate = (vsync_read == 4)> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %select_ln105, i32 28)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 92 'bitselect' 'tmp_13' <Predicate = (vsync_read == 4)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_15 = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %mul_ln116, i32 34, i32 64)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 93 'partselect' 'tmp_15' <Predicate = (vsync_read == 4)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.66>
ST_4 : Operation 94 [1/1] (2.00ns)   --->   "%sub_ln122 = sub i65 0, %mul_ln122" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 94 'sub' 'sub_ln122' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & tmp_19)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln122_1)   --->   "%tmp_20 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln122, i32 36, i32 64)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 95 'partselect' 'tmp_20' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & tmp_19)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sub_ln122_1)   --->   "%sext_ln122_1 = sext i29 %tmp_20 to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 96 'sext' 'sext_ln122_1' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & tmp_19)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln122_2 = sext i29 %tmp_21 to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 97 'sext' 'sext_ln122_2' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sub_ln122_1)   --->   "%select_ln122 = select i1 %tmp_19, i32 %sext_ln122_1, i32 %sext_ln122_2" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 98 'select' 'select_ln122' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.72ns) (out node of the LUT)   --->   "%sub_ln122_1 = sub i32 0, %select_ln122" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 99 'sub' 'sub_ln122_1' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & tmp_19)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.61ns)   --->   "%image_width_3 = select i1 %tmp_19, i32 %sub_ln122_1, i32 %sext_ln122_2" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:122]   --->   Operation 100 'select' 'image_width_3' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.26ns)   --->   "br label %._crit_edge34" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:123]   --->   Operation 101 'br' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6)> <Delay = 1.26>
ST_4 : Operation 102 [1/1] (2.00ns)   --->   "%sub_ln119 = sub i65 0, %mul_ln119" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 102 'sub' 'sub_ln119' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & tmp_16)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln119_1)   --->   "%tmp_17 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln119, i32 36, i32 64)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 103 'partselect' 'tmp_17' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & tmp_16)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln119_1)   --->   "%sext_ln119_1 = sext i29 %tmp_17 to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 104 'sext' 'sext_ln119_1' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & tmp_16)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln119_2 = sext i29 %tmp_18 to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 105 'sext' 'sext_ln119_2' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sub_ln119_1)   --->   "%select_ln119 = select i1 %tmp_16, i32 %sext_ln119_1, i32 %sext_ln119_2" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 106 'select' 'select_ln119' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & tmp_16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.72ns) (out node of the LUT)   --->   "%sub_ln119_1 = sub i32 0, %select_ln119" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 107 'sub' 'sub_ln119_1' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & tmp_16)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.61ns)   --->   "%image_width_2 = select i1 %tmp_16, i32 %sub_ln119_1, i32 %sext_ln119_2" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:119]   --->   Operation 108 'select' 'image_width_2' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.26ns)   --->   "br label %._crit_edge34" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:120]   --->   Operation 109 'br' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5)> <Delay = 1.26>
ST_4 : Operation 110 [1/1] (2.00ns)   --->   "%sub_ln116 = sub i65 0, %mul_ln116" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 110 'sub' 'sub_ln116' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & tmp_13)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_1)   --->   "%tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %sub_ln116, i32 34, i32 64)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 111 'partselect' 'tmp_14' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & tmp_13)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_1)   --->   "%sext_ln116_1 = sext i31 %tmp_14 to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 112 'sext' 'sext_ln116_1' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & tmp_13)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln116_2 = sext i31 %tmp_15 to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 113 'sext' 'sext_ln116_2' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_1)   --->   "%select_ln116 = select i1 %tmp_13, i32 %sext_ln116_1, i32 %sext_ln116_2" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 114 'select' 'select_ln116' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.76ns) (out node of the LUT)   --->   "%sub_ln116_1 = sub i32 0, %select_ln116" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 115 'sub' 'sub_ln116_1' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & tmp_13)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.63ns)   --->   "%image_width = select i1 %tmp_13, i32 %sub_ln116_1, i32 %sext_ln116_2" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:116]   --->   Operation 116 'select' 'image_width' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.26ns)   --->   "br label %._crit_edge34" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:117]   --->   Operation 117 'br' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 1.26>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%image_width_1 = phi i32 [ %image_width_3, %4 ], [ %image_width_2, %3 ], [ %image_width, %2 ], [ %active_width_read, %1 ], [ 1280, %5 ]"   --->   Operation 118 'phi' 'image_width_1' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %image_width_1, i32 3, i32 31)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:141]   --->   Operation 119 'partselect' 'tmp_s' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%image_width_5 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_s, i3 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:141]   --->   Operation 120 'bitconcatenate' 'image_width_5' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_type, i32 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:182]   --->   Operation 121 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_polarities, i32 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:183]   --->   Operation 122 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_width, i32 %image_width_5)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:184]   --->   Operation 123 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_height, i32 %image_height)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:185]   --->   Operation 124 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_hfrontporch, i32 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:186]   --->   Operation 125 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_vfrontporch, i32 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:187]   --->   Operation 126 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_hsync, i32 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:188]   --->   Operation 127 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_vsync, i32 %vsync_read)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:189]   --->   Operation 128 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_hbackporch, i32 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:190]   --->   Operation 129 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %6, label %7" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:192]   --->   Operation 130 'br' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.78ns)   --->   "%sub_ln196 = sub i32 %sub_ln106, %image_height" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:196]   --->   Operation 131 'sub' 'sub_ln196' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & !icmp_ln105)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln196, i32 1, i32 31)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:196]   --->   Operation 132 'partselect' 'lshr_ln' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & !icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i31 %lshr_ln to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:196]   --->   Operation 133 'zext' 'zext_ln196' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & !icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_vbackporch, i32 %zext_ln196)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:196]   --->   Operation 134 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & !icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (1.78ns)   --->   "%sub_ln198 = sub i32 %sub_ln196, %zext_ln196" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:198]   --->   Operation 135 'sub' 'sub_ln198' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & !icmp_ln105)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_il_vbackporch, i32 %sub_ln198)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:198]   --->   Operation 136 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & !icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_il_vfrontporch, i32 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:200]   --->   Operation 137 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & !icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_il_vsync, i32 %vsync_read)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:201]   --->   Operation 138 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & !icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "br label %._crit_edge36"   --->   Operation 139 'br' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & !icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & !icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln193 = sub i32 %frame_height_read, %vsync_read" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:193]   --->   Operation 140 'sub' 'sub_ln193' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & icmp_ln105)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%sub_ln193_1 = sub i32 %sub_ln193, %image_height" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:193]   --->   Operation 141 'sub' 'sub_ln193_1' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & icmp_ln105)> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_vbackporch, i32 %sub_ln193_1)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:193]   --->   Operation 142 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge36" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:195]   --->   Operation 143 'br' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5 & icmp_ln105) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4 & icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_interlaced, i32 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:194]   --->   Operation 144 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_standards, i32 0)" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:207]   --->   Operation 145 'write' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.06ns)   --->   "br label %._crit_edge" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:212]   --->   Operation 146 'br' <Predicate = (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 8) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 7 & empty_7) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 6) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 5) | (and_ln61 & !or_ln77 & !tmp_9 & vsync_read == 4)> <Delay = 1.06>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %._crit_edge36 ], [ false, %0 ], [ false, %._crit_edge27 ], [ false, %_ifconv ], [ false, %1 ], [ false, %5 ]"   --->   Operation 147 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i1 %p_0 to i32" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:213]   --->   Operation 148 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "ret i32 %zext_ln213" [extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:213]   --->   Operation 149 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hfreq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsync]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ active_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ polarities]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ interlaced]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fmt_bt_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_hfrontporch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_vfrontporch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_hsync]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_vsync]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_hbackporch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_vbackporch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_il_vbackporch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_il_vfrontporch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_il_vsync]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_pixelclock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fmt_bt_flags]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fmt_bt_standards]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_interlaced]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_bt_polarities]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fmt_type]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
spectopmodule_ln0 (spectopmodule ) [ 00000]
interlaced_read   (read          ) [ 00000]
polarities_read   (read          ) [ 00000]
active_width_read (read          ) [ 01111]
vsync_read        (read          ) [ 01111]
hfreq_read        (read          ) [ 00000]
frame_height_read (read          ) [ 00111]
tmp               (partselect    ) [ 00000]
icmp_ln58         (icmp          ) [ 00000]
icmp_ln58_1       (icmp          ) [ 00000]
icmp_ln61         (icmp          ) [ 00000]
and_ln61_1        (and           ) [ 00000]
and_ln61          (and           ) [ 01111]
br_ln58           (br            ) [ 01111]
tmp_3             (partselect    ) [ 00000]
icmp_ln74         (icmp          ) [ 00000]
icmp_ln77         (icmp          ) [ 00000]
or_ln77           (or            ) [ 01111]
br_ln74           (br            ) [ 01111]
v_bp              (sub           ) [ 00000]
trunc_ln99        (trunc         ) [ 00000]
tmp_6             (bitselect     ) [ 00000]
xor_ln101         (xor           ) [ 00000]
and_ln101         (and           ) [ 00000]
zext_ln101        (zext          ) [ 00000]
icmp_ln105        (icmp          ) [ 00111]
add_ln108         (add           ) [ 00000]
sub_ln108         (sub           ) [ 00000]
sub_ln108_1       (sub           ) [ 00000]
trunc_ln106       (trunc         ) [ 00000]
shl_ln            (bitconcatenate) [ 00000]
zext_ln106        (zext          ) [ 00000]
shl_ln106_1       (bitconcatenate) [ 00000]
zext_ln106_1      (zext          ) [ 00000]
sub_ln106         (sub           ) [ 00111]
sub_ln106_1       (sub           ) [ 00000]
tmp_1             (partselect    ) [ 00000]
tmp_2             (partselect    ) [ 00000]
select_ln105      (select        ) [ 00010]
image_height      (bitconcatenate) [ 00111]
tmp_9             (bitselect     ) [ 01111]
br_ln110          (br            ) [ 01111]
switch_ln114      (switch        ) [ 01111]
empty             (icmp          ) [ 00000]
empty_6           (icmp          ) [ 00000]
empty_7           (or            ) [ 00001]
br_ln106          (br            ) [ 01101]
trunc_ln122       (trunc         ) [ 00000]
shl_ln3           (bitconcatenate) [ 00000]
sext_ln122        (sext          ) [ 00000]
mul_ln122         (mul           ) [ 00001]
tmp_19            (bitselect     ) [ 00001]
tmp_21            (partselect    ) [ 00001]
trunc_ln119       (trunc         ) [ 00000]
shl_ln2           (bitconcatenate) [ 00000]
sext_ln119        (sext          ) [ 00000]
mul_ln119         (mul           ) [ 00001]
tmp_16            (bitselect     ) [ 00001]
tmp_18            (partselect    ) [ 00001]
trunc_ln116       (trunc         ) [ 00000]
shl_ln1           (bitconcatenate) [ 00000]
sext_ln116        (sext          ) [ 00000]
mul_ln116         (mul           ) [ 00001]
tmp_13            (bitselect     ) [ 00001]
tmp_15            (partselect    ) [ 00001]
sub_ln122         (sub           ) [ 00000]
tmp_20            (partselect    ) [ 00000]
sext_ln122_1      (sext          ) [ 00000]
sext_ln122_2      (sext          ) [ 00000]
select_ln122      (select        ) [ 00000]
sub_ln122_1       (sub           ) [ 00000]
image_width_3     (select        ) [ 00000]
br_ln123          (br            ) [ 00000]
sub_ln119         (sub           ) [ 00000]
tmp_17            (partselect    ) [ 00000]
sext_ln119_1      (sext          ) [ 00000]
sext_ln119_2      (sext          ) [ 00000]
select_ln119      (select        ) [ 00000]
sub_ln119_1       (sub           ) [ 00000]
image_width_2     (select        ) [ 00000]
br_ln120          (br            ) [ 00000]
sub_ln116         (sub           ) [ 00000]
tmp_14            (partselect    ) [ 00000]
sext_ln116_1      (sext          ) [ 00000]
sext_ln116_2      (sext          ) [ 00000]
select_ln116      (select        ) [ 00000]
sub_ln116_1       (sub           ) [ 00000]
image_width       (select        ) [ 00000]
br_ln117          (br            ) [ 00000]
image_width_1     (phi           ) [ 00001]
tmp_s             (partselect    ) [ 00000]
image_width_5     (bitconcatenate) [ 00000]
write_ln182       (write         ) [ 00000]
write_ln183       (write         ) [ 00000]
write_ln184       (write         ) [ 00000]
write_ln185       (write         ) [ 00000]
write_ln186       (write         ) [ 00000]
write_ln187       (write         ) [ 00000]
write_ln188       (write         ) [ 00000]
write_ln189       (write         ) [ 00000]
write_ln190       (write         ) [ 00000]
br_ln192          (br            ) [ 00000]
sub_ln196         (sub           ) [ 00000]
lshr_ln           (partselect    ) [ 00000]
zext_ln196        (zext          ) [ 00000]
write_ln196       (write         ) [ 00000]
sub_ln198         (sub           ) [ 00000]
write_ln198       (write         ) [ 00000]
write_ln200       (write         ) [ 00000]
write_ln201       (write         ) [ 00000]
br_ln0            (br            ) [ 00000]
sub_ln193         (sub           ) [ 00000]
sub_ln193_1       (sub           ) [ 00000]
write_ln193       (write         ) [ 00000]
br_ln195          (br            ) [ 00000]
write_ln194       (write         ) [ 00000]
write_ln207       (write         ) [ 00000]
br_ln212          (br            ) [ 00000]
p_0               (phi           ) [ 00001]
zext_ln213        (zext          ) [ 00000]
ret_ln213         (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hfreq">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hfreq"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vsync">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsync"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="active_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="active_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="polarities">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="polarities"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="interlaced">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interlaced"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fmt_bt_width">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_width"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fmt_bt_height">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_height"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fmt_bt_hfrontporch">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_hfrontporch"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fmt_bt_vfrontporch">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_vfrontporch"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fmt_bt_hsync">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_hsync"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fmt_bt_vsync">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_vsync"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fmt_bt_hbackporch">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_hbackporch"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fmt_bt_vbackporch">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_vbackporch"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fmt_bt_il_vbackporch">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_il_vbackporch"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fmt_bt_il_vfrontporch">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_il_vfrontporch"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fmt_bt_il_vsync">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_il_vsync"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fmt_bt_pixelclock">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_pixelclock"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fmt_bt_flags">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_flags"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fmt_bt_standards">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_standards"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="fmt_bt_interlaced">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_interlaced"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="fmt_bt_polarities">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_bt_polarities"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="fmt_type">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmt_type"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="v4l2_detect_cvt_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="interlaced_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="interlaced_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="polarities_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="polarities_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="active_width_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="active_width_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="vsync_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsync_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="hfreq_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hfreq_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="frame_height_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_height_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln182_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln182/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln183_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln183/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln184_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln184/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="write_ln185_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="2"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln185/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln186_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln186/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln187_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln187/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln188_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln188/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln189_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="2"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln189/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln190_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln190/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_write_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln196/4 write_ln193/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_ln198_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln198/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_ln200_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln200/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="write_ln201_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="2"/>
<pin id="271" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln201/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln194_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln194/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln207_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln207/4 "/>
</bind>
</comp>

<comp id="290" class="1005" name="image_width_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_width_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="image_width_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="31" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="4" bw="32" slack="0"/>
<pin id="300" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="6" bw="32" slack="2"/>
<pin id="302" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="8" bw="12" slack="1"/>
<pin id="304" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="image_width_1/4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="p_0_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="2"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="4" bw="1" slack="2"/>
<pin id="317" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="6" bw="1" slack="2"/>
<pin id="319" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="8" bw="1" slack="2"/>
<pin id="321" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="10" bw="1" slack="1"/>
<pin id="323" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="31" slack="1"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/3 tmp_16/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="30" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln58_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="30" slack="0"/>
<pin id="350" dir="0" index="1" bw="30" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln58_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln61_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="and_ln61_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61_1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln61_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="29" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln74_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="29" slack="0"/>
<pin id="390" dir="0" index="1" bw="29" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln77_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="or_ln77_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="v_bp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v_bp/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln99_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln101_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="and_ln101_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln101_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln105_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln108_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln108_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sub_ln108_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108_1/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln106_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="shl_ln_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="3" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln106_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="shl_ln106_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln106_1/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln106_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sub_ln106_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln106/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sub_ln106_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln106_1/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="31" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="0" index="3" bw="6" slack="0"/>
<pin id="509" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="31" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln105_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="31" slack="0"/>
<pin id="527" dir="0" index="2" bw="31" slack="0"/>
<pin id="528" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="image_height_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="31" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="image_height/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_9_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="31" slack="0"/>
<pin id="543" dir="0" index="2" bw="6" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="empty_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="empty_6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_6/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="empty_7_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln122_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="31" slack="1"/>
<pin id="566" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="shl_ln3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="27" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln122_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="mul_ln122_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="34" slack="0"/>
<pin id="582" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_21_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="29" slack="0"/>
<pin id="587" dir="0" index="1" bw="65" slack="0"/>
<pin id="588" dir="0" index="2" bw="7" slack="0"/>
<pin id="589" dir="0" index="3" bw="8" slack="0"/>
<pin id="590" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln119_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="1"/>
<pin id="597" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="shl_ln2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="27" slack="0"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln119_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="mul_ln119_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="34" slack="0"/>
<pin id="613" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_18_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="29" slack="0"/>
<pin id="618" dir="0" index="1" bw="65" slack="0"/>
<pin id="619" dir="0" index="2" bw="7" slack="0"/>
<pin id="620" dir="0" index="3" bw="8" slack="0"/>
<pin id="621" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln116_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="31" slack="1"/>
<pin id="628" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="shl_ln1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="29" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln116_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="mul_ln116_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="34" slack="0"/>
<pin id="644" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln116/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_13_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="31" slack="1"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_15_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="31" slack="0"/>
<pin id="656" dir="0" index="1" bw="65" slack="0"/>
<pin id="657" dir="0" index="2" bw="7" slack="0"/>
<pin id="658" dir="0" index="3" bw="8" slack="0"/>
<pin id="659" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sub_ln122_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="65" slack="1"/>
<pin id="667" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln122/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_20_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="29" slack="0"/>
<pin id="671" dir="0" index="1" bw="65" slack="0"/>
<pin id="672" dir="0" index="2" bw="7" slack="0"/>
<pin id="673" dir="0" index="3" bw="8" slack="0"/>
<pin id="674" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln122_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="29" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sext_ln122_2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="29" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_2/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln122_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sub_ln122_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="29" slack="0"/>
<pin id="696" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln122_1/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="image_width_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="32" slack="0"/>
<pin id="703" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="image_width_3/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sub_ln119_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="65" slack="1"/>
<pin id="710" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln119/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_17_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="29" slack="0"/>
<pin id="714" dir="0" index="1" bw="65" slack="0"/>
<pin id="715" dir="0" index="2" bw="7" slack="0"/>
<pin id="716" dir="0" index="3" bw="8" slack="0"/>
<pin id="717" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sext_ln119_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="29" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119_1/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sext_ln119_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="29" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119_2/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln119_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="32" slack="0"/>
<pin id="733" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sub_ln119_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="29" slack="0"/>
<pin id="739" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln119_1/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="image_width_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="32" slack="0"/>
<pin id="746" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="image_width_2/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sub_ln116_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="65" slack="1"/>
<pin id="753" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_14_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="31" slack="0"/>
<pin id="757" dir="0" index="1" bw="65" slack="0"/>
<pin id="758" dir="0" index="2" bw="7" slack="0"/>
<pin id="759" dir="0" index="3" bw="8" slack="0"/>
<pin id="760" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln116_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="31" slack="0"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sext_ln116_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="31" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_2/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="select_ln116_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="0" index="2" bw="32" slack="0"/>
<pin id="776" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sub_ln116_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="31" slack="0"/>
<pin id="782" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116_1/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="image_width_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="0" index="2" bw="32" slack="0"/>
<pin id="789" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="image_width/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_s_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="29" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="3" slack="0"/>
<pin id="797" dir="0" index="3" bw="6" slack="0"/>
<pin id="798" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="image_width_5_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="29" slack="0"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="image_width_5/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sub_ln196_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="0" index="1" bw="32" slack="2"/>
<pin id="815" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln196/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="lshr_ln_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="31" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="0" index="3" bw="6" slack="0"/>
<pin id="821" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln196_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="31" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="sub_ln198_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="31" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln198/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sub_ln193_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="2"/>
<pin id="840" dir="0" index="1" bw="32" slack="2"/>
<pin id="841" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln193/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sub_ln193_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="2"/>
<pin id="845" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln193_1/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln213_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/4 "/>
</bind>
</comp>

<comp id="852" class="1005" name="active_width_read_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="2"/>
<pin id="854" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="active_width_read "/>
</bind>
</comp>

<comp id="857" class="1005" name="vsync_read_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vsync_read "/>
</bind>
</comp>

<comp id="864" class="1005" name="frame_height_read_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="2"/>
<pin id="866" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="frame_height_read "/>
</bind>
</comp>

<comp id="869" class="1005" name="and_ln61_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="2"/>
<pin id="871" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61 "/>
</bind>
</comp>

<comp id="873" class="1005" name="or_ln77_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="2"/>
<pin id="875" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln77 "/>
</bind>
</comp>

<comp id="877" class="1005" name="icmp_ln105_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="2"/>
<pin id="879" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="881" class="1005" name="sub_ln106_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="2"/>
<pin id="883" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln106 "/>
</bind>
</comp>

<comp id="886" class="1005" name="select_ln105_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="31" slack="1"/>
<pin id="888" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln105 "/>
</bind>
</comp>

<comp id="895" class="1005" name="image_height_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_height "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_9_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="2"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="908" class="1005" name="empty_7_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_7 "/>
</bind>
</comp>

<comp id="912" class="1005" name="mul_ln122_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="65" slack="1"/>
<pin id="914" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln122 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_19_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_21_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="29" slack="1"/>
<pin id="925" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="928" class="1005" name="mul_ln119_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="65" slack="1"/>
<pin id="930" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln119 "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_16_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="939" class="1005" name="tmp_18_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="29" slack="1"/>
<pin id="941" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="944" class="1005" name="mul_ln116_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="65" slack="1"/>
<pin id="946" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln116 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_13_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_15_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="31" slack="1"/>
<pin id="957" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="138" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="138" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="138" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="138" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="138" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="138" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="138" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="138" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="138" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="138" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="138" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="138" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="138" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="138" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="138" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="136" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="306"><net_src comp="290" pin="1"/><net_sink comp="294" pin=8"/></net>

<net id="310"><net_src comp="80" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="327"><net_src comp="307" pin="1"/><net_sink comp="311" pin=4"/></net>

<net id="328"><net_src comp="307" pin="1"/><net_sink comp="311" pin=6"/></net>

<net id="329"><net_src comp="307" pin="1"/><net_sink comp="311" pin=8"/></net>

<net id="330"><net_src comp="307" pin="1"/><net_sink comp="311" pin=10"/></net>

<net id="336"><net_src comp="88" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="112" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="158" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="60" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="352"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="158" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="146" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="348" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="354" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="158" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="68" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="392"><net_src comp="378" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="164" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="388" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="158" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="74" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="406" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="76" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="412" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="140" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="72" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="170" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="158" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="436" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="158" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="78" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="80" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="430" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="170" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="476" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="488" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="84" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="458" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="72" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="60" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="520"><net_src comp="84" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="498" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="72" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="60" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="529"><net_src comp="440" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="504" pin="4"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="514" pin="4"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="524" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="80" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="545"><net_src comp="88" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="524" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="90" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="102" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="104" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="548" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="572"><net_src comp="106" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="564" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="108" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="110" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="591"><net_src comp="114" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="579" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="116" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="118" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="603"><net_src comp="106" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="108" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="120" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="114" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="116" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="118" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="634"><net_src comp="122" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="124" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="126" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="88" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="128" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="660"><net_src comp="130" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="641" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="132" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="118" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="668"><net_src comp="134" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="675"><net_src comp="114" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="116" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="118" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="682"><net_src comp="669" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="691"><net_src comp="679" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="683" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="48" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="686" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="683" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="706"><net_src comp="699" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="711"><net_src comp="134" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="718"><net_src comp="114" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="707" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="116" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="118" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="725"><net_src comp="712" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="734"><net_src comp="722" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="726" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="740"><net_src comp="48" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="729" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="726" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="749"><net_src comp="742" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="754"><net_src comp="134" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="761"><net_src comp="130" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="750" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="132" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="118" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="768"><net_src comp="755" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="777"><net_src comp="765" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="778"><net_src comp="769" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="783"><net_src comp="48" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="772" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="779" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="769" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="792"><net_src comp="785" pin="3"/><net_sink comp="294" pin=4"/></net>

<net id="799"><net_src comp="66" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="294" pin="10"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="68" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="60" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="808"><net_src comp="122" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="793" pin="4"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="124" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="811"><net_src comp="803" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="822"><net_src comp="84" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="812" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="824"><net_src comp="72" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="825"><net_src comp="60" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="829"><net_src comp="816" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="835"><net_src comp="812" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="826" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="837"><net_src comp="831" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="846"><net_src comp="838" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="842" pin="2"/><net_sink comp="245" pin=2"/></net>

<net id="851"><net_src comp="311" pin="12"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="152" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="294" pin=6"/></net>

<net id="860"><net_src comp="158" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="867"><net_src comp="170" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="872"><net_src comp="372" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="400" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="440" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="492" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="889"><net_src comp="524" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="898"><net_src comp="532" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="902"><net_src comp="895" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="903"><net_src comp="895" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="907"><net_src comp="540" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="558" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="579" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="920"><net_src comp="331" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="926"><net_src comp="585" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="931"><net_src comp="610" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="936"><net_src comp="331" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="942"><net_src comp="616" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="947"><net_src comp="641" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="952"><net_src comp="647" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="958"><net_src comp="654" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="769" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fmt_bt_width | {4 }
	Port: fmt_bt_height | {4 }
	Port: fmt_bt_hfrontporch | {4 }
	Port: fmt_bt_vfrontporch | {4 }
	Port: fmt_bt_hsync | {4 }
	Port: fmt_bt_vsync | {4 }
	Port: fmt_bt_hbackporch | {4 }
	Port: fmt_bt_vbackporch | {4 }
	Port: fmt_bt_il_vbackporch | {4 }
	Port: fmt_bt_il_vfrontporch | {4 }
	Port: fmt_bt_il_vsync | {4 }
	Port: fmt_bt_standards | {4 }
	Port: fmt_bt_interlaced | {4 }
	Port: fmt_bt_polarities | {4 }
	Port: fmt_type | {4 }
 - Input state : 
	Port: v4l2_detect_cvt : frame_height | {1 }
	Port: v4l2_detect_cvt : hfreq | {1 }
	Port: v4l2_detect_cvt : vsync | {1 }
	Port: v4l2_detect_cvt : active_width | {1 }
	Port: v4l2_detect_cvt : polarities | {1 }
	Port: v4l2_detect_cvt : interlaced | {1 }
  - Chain level:
	State 1
		icmp_ln58 : 1
		and_ln61_1 : 2
		and_ln61 : 2
		br_ln58 : 2
		icmp_ln74 : 1
		or_ln77 : 2
		br_ln74 : 2
		trunc_ln99 : 1
		tmp_6 : 1
		xor_ln101 : 2
		and_ln101 : 2
		zext_ln101 : 2
		sub_ln108 : 1
		sub_ln108_1 : 3
		shl_ln : 1
		zext_ln106 : 2
		shl_ln106_1 : 2
		zext_ln106_1 : 3
		sub_ln106 : 3
		sub_ln106_1 : 4
		tmp_1 : 4
		tmp_2 : 5
		select_ln105 : 6
		image_height : 7
		tmp_9 : 7
		br_ln110 : 8
	State 2
		empty_7 : 1
		br_ln106 : 1
	State 3
		shl_ln3 : 1
		sext_ln122 : 2
		mul_ln122 : 3
		tmp_21 : 4
		shl_ln2 : 1
		sext_ln119 : 2
		mul_ln119 : 3
		tmp_18 : 4
		shl_ln1 : 1
		sext_ln116 : 2
		mul_ln116 : 3
		tmp_15 : 4
	State 4
		tmp_20 : 1
		sext_ln122_1 : 2
		select_ln122 : 3
		sub_ln122_1 : 4
		image_width_3 : 5
		tmp_17 : 1
		sext_ln119_1 : 2
		select_ln119 : 3
		sub_ln119_1 : 4
		image_width_2 : 5
		tmp_14 : 1
		sext_ln116_1 : 2
		select_ln116 : 3
		sub_ln116_1 : 4
		image_width : 5
		image_width_1 : 6
		tmp_s : 7
		image_width_5 : 8
		write_ln184 : 9
		lshr_ln : 1
		zext_ln196 : 2
		write_ln196 : 3
		sub_ln198 : 3
		write_ln198 : 4
		sub_ln193_1 : 1
		write_ln193 : 2
		p_0 : 1
		zext_ln213 : 2
		ret_ln213 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |          v_bp_fu_406          |    0    |    0    |    39   |
|          |        sub_ln108_fu_452       |    0    |    0    |    32   |
|          |       sub_ln108_1_fu_458      |    0    |    0    |    32   |
|          |        sub_ln106_fu_492       |    0    |    0    |    39   |
|          |       sub_ln106_1_fu_498      |    0    |    0    |    39   |
|          |        sub_ln122_fu_664       |    0    |    0    |    72   |
|          |       sub_ln122_1_fu_693      |    0    |    0    |    36   |
|    sub   |        sub_ln119_fu_707       |    0    |    0    |    72   |
|          |       sub_ln119_1_fu_736      |    0    |    0    |    36   |
|          |        sub_ln116_fu_750       |    0    |    0    |    72   |
|          |       sub_ln116_1_fu_779      |    0    |    0    |    38   |
|          |        sub_ln196_fu_812       |    0    |    0    |    39   |
|          |        sub_ln198_fu_831       |    0    |    0    |    39   |
|          |        sub_ln193_fu_838       |    0    |    0    |    32   |
|          |       sub_ln193_1_fu_842      |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln105_fu_524      |    0    |    0    |    31   |
|          |      select_ln122_fu_686      |    0    |    0    |    32   |
|          |      image_width_3_fu_699     |    0    |    0    |    32   |
|  select  |      select_ln119_fu_729      |    0    |    0    |    32   |
|          |      image_width_2_fu_742     |    0    |    0    |    32   |
|          |      select_ln116_fu_772      |    0    |    0    |    32   |
|          |       image_width_fu_785      |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln58_fu_348       |    0    |    0    |    18   |
|          |       icmp_ln58_1_fu_354      |    0    |    0    |    18   |
|          |        icmp_ln61_fu_360       |    0    |    0    |    18   |
|   icmp   |        icmp_ln74_fu_388       |    0    |    0    |    18   |
|          |        icmp_ln77_fu_394       |    0    |    0    |    18   |
|          |       icmp_ln105_fu_440       |    0    |    0    |    18   |
|          |          empty_fu_548         |    0    |    0    |    18   |
|          |         empty_6_fu_553        |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|          |        mul_ln122_fu_579       |    4    |    0    |    23   |
|    mul   |        mul_ln119_fu_610       |    4    |    0    |    23   |
|          |        mul_ln116_fu_641       |    4    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln108_fu_446       |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |       and_ln61_1_fu_366       |    0    |    0    |    6    |
|    and   |        and_ln61_fu_372        |    0    |    0    |    6    |
|          |        and_ln101_fu_430       |    0    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln77_fu_400        |    0    |    0    |    6    |
|          |         empty_7_fu_558        |    0    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln101_fu_424       |    0    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|          |  interlaced_read_read_fu_140  |    0    |    0    |    0    |
|          |  polarities_read_read_fu_146  |    0    |    0    |    0    |
|   read   | active_width_read_read_fu_152 |    0    |    0    |    0    |
|          |     vsync_read_read_fu_158    |    0    |    0    |    0    |
|          |     hfreq_read_read_fu_164    |    0    |    0    |    0    |
|          | frame_height_read_read_fu_170 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    write_ln182_write_fu_176   |    0    |    0    |    0    |
|          |    write_ln183_write_fu_184   |    0    |    0    |    0    |
|          |    write_ln184_write_fu_192   |    0    |    0    |    0    |
|          |    write_ln185_write_fu_199   |    0    |    0    |    0    |
|          |    write_ln186_write_fu_206   |    0    |    0    |    0    |
|          |    write_ln187_write_fu_214   |    0    |    0    |    0    |
|          |    write_ln188_write_fu_222   |    0    |    0    |    0    |
|   write  |    write_ln189_write_fu_230   |    0    |    0    |    0    |
|          |    write_ln190_write_fu_237   |    0    |    0    |    0    |
|          |        grp_write_fu_245       |    0    |    0    |    0    |
|          |    write_ln198_write_fu_252   |    0    |    0    |    0    |
|          |    write_ln200_write_fu_259   |    0    |    0    |    0    |
|          |    write_ln201_write_fu_267   |    0    |    0    |    0    |
|          |    write_ln194_write_fu_274   |    0    |    0    |    0    |
|          |    write_ln207_write_fu_282   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_331          |    0    |    0    |    0    |
| bitselect|          tmp_6_fu_416         |    0    |    0    |    0    |
|          |          tmp_9_fu_540         |    0    |    0    |    0    |
|          |         tmp_13_fu_647         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_338          |    0    |    0    |    0    |
|          |          tmp_3_fu_378         |    0    |    0    |    0    |
|          |          tmp_1_fu_504         |    0    |    0    |    0    |
|          |          tmp_2_fu_514         |    0    |    0    |    0    |
|          |         tmp_21_fu_585         |    0    |    0    |    0    |
|partselect|         tmp_18_fu_616         |    0    |    0    |    0    |
|          |         tmp_15_fu_654         |    0    |    0    |    0    |
|          |         tmp_20_fu_669         |    0    |    0    |    0    |
|          |         tmp_17_fu_712         |    0    |    0    |    0    |
|          |         tmp_14_fu_755         |    0    |    0    |    0    |
|          |          tmp_s_fu_793         |    0    |    0    |    0    |
|          |         lshr_ln_fu_816        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln99_fu_412       |    0    |    0    |    0    |
|          |       trunc_ln106_fu_464      |    0    |    0    |    0    |
|   trunc  |       trunc_ln122_fu_564      |    0    |    0    |    0    |
|          |       trunc_ln119_fu_595      |    0    |    0    |    0    |
|          |       trunc_ln116_fu_626      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln101_fu_436       |    0    |    0    |    0    |
|          |       zext_ln106_fu_476       |    0    |    0    |    0    |
|   zext   |      zext_ln106_1_fu_488      |    0    |    0    |    0    |
|          |       zext_ln196_fu_826       |    0    |    0    |    0    |
|          |       zext_ln213_fu_848       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_468         |    0    |    0    |    0    |
|          |       shl_ln106_1_fu_480      |    0    |    0    |    0    |
|          |      image_height_fu_532      |    0    |    0    |    0    |
|bitconcatenate|         shl_ln3_fu_567        |    0    |    0    |    0    |
|          |         shl_ln2_fu_598        |    0    |    0    |    0    |
|          |         shl_ln1_fu_629        |    0    |    0    |    0    |
|          |      image_width_5_fu_803     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln122_fu_575       |    0    |    0    |    0    |
|          |       sext_ln119_fu_606       |    0    |    0    |    0    |
|          |       sext_ln116_fu_637       |    0    |    0    |    0    |
|          |      sext_ln122_1_fu_679      |    0    |    0    |    0    |
|   sext   |      sext_ln122_2_fu_683      |    0    |    0    |    0    |
|          |      sext_ln119_1_fu_722      |    0    |    0    |    0    |
|          |      sext_ln119_2_fu_726      |    0    |    0    |    0    |
|          |      sext_ln116_1_fu_765      |    0    |    0    |    0    |
|          |      sext_ln116_2_fu_769      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    12   |    0    |   1160  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|active_width_read_reg_852|   32   |
|     and_ln61_reg_869    |    1   |
|     empty_7_reg_908     |    1   |
|frame_height_read_reg_864|   32   |
|    icmp_ln105_reg_877   |    1   |
|   image_height_reg_895  |   32   |
|  image_width_1_reg_290  |   32   |
|    mul_ln116_reg_944    |   65   |
|    mul_ln119_reg_928    |   65   |
|    mul_ln122_reg_912    |   65   |
|     or_ln77_reg_873     |    1   |
|       p_0_reg_307       |    1   |
|   select_ln105_reg_886  |   31   |
|    sub_ln106_reg_881    |   32   |
|      tmp_13_reg_949     |    1   |
|      tmp_15_reg_955     |   31   |
|      tmp_16_reg_933     |    1   |
|      tmp_18_reg_939     |   29   |
|      tmp_19_reg_917     |    1   |
|      tmp_21_reg_923     |   29   |
|      tmp_9_reg_904      |    1   |
|    vsync_read_reg_857   |   32   |
+-------------------------+--------+
|          Total          |   516  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_245 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.061  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |  1160  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   516  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    1   |   516  |  1169  |
+-----------+--------+--------+--------+--------+
