ProjectInfo:
  - ProjectName: TEST39
    ProjectRoot: ./
    ProjectType: unknown
    ChiselMajorVersion: 3
    ChiselMinorVersion: 0
Registers:
  - RegName: TEST39.0.reg
    Width: 64
    Index: 0
    PseudoName: pseudoreg.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.1.reg
    Width: 64
    Index: 1
    PseudoName: pseudoreg.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.2.reg
    Width: 64
    Index: 2
    PseudoName: pseudoreg.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.3.reg
    Width: 64
    Index: 3
    PseudoName: pseudoreg.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.4.reg
    Width: 64
    Index: 4
    PseudoName: pseudoreg.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.5.reg
    Width: 64
    Index: 5
    PseudoName: pseudoreg.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.6.reg
    Width: 64
    Index: 6
    PseudoName: pseudoreg.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.7.reg
    Width: 64
    Index: 7
    PseudoName: pseudoreg.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.8.reg
    Width: 64
    Index: 8
    PseudoName: pseudoreg.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.9.reg
    Width: 64
    Index: 9
    PseudoName: pseudoreg.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.10.reg
    Width: 64
    Index: 10
    PseudoName: pseudoreg.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.11.reg
    Width: 64
    Index: 11
    PseudoName: pseudoreg.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.12.reg
    Width: 64
    Index: 12
    PseudoName: pseudoreg.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.13.reg
    Width: 64
    Index: 13
    PseudoName: pseudoreg.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.14.reg
    Width: 64
    Index: 14
    PseudoName: pseudoreg.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.15.reg
    Width: 64
    Index: 15
    PseudoName: pseudoreg.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.0.csr
    Width: 64
    Index: 0
    PseudoName: csr.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.1.csr
    Width: 64
    Index: 1
    PseudoName: csr.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.2.csr
    Width: 64
    Index: 2
    PseudoName: csr.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.3.csr
    Width: 64
    Index: 3
    PseudoName: csr.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.4.csr
    Width: 64
    Index: 4
    PseudoName: csr.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.5.csr
    Width: 64
    Index: 5
    PseudoName: csr.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.6.csr
    Width: 64
    Index: 6
    PseudoName: csr.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.7.csr
    Width: 64
    Index: 7
    PseudoName: csr.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.8.csr
    Width: 64
    Index: 8
    PseudoName: csr.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.9.csr
    Width: 64
    Index: 9
    PseudoName: csr.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.10.csr
    Width: 64
    Index: 10
    PseudoName: csr.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.11.csr
    Width: 64
    Index: 11
    PseudoName: csr.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.12.csr
    Width: 64
    Index: 12
    PseudoName: csr.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.13.csr
    Width: 64
    Index: 13
    PseudoName: csr.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.14.csr
    Width: 64
    Index: 14
    PseudoName: csr.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST39.15.csr
    Width: 64
    Index: 15
    PseudoName: csr.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
RegClasses:
  - RegisterClassName: TEST39.regclass
    Registers:
      - TEST39.0.reg
      - TEST39.1.reg
      - TEST39.2.reg
      - TEST39.3.reg
      - TEST39.4.reg
      - TEST39.5.reg
      - TEST39.6.reg
      - TEST39.7.reg
      - TEST39.8.reg
      - TEST39.9.reg
      - TEST39.10.reg
      - TEST39.11.reg
      - TEST39.12.reg
      - TEST39.13.reg
      - TEST39.14.reg
      - TEST39.15.reg
  - RegisterClassName: TEST39.csrregclass
    Registers:
      - TEST39.0.csr
      - TEST39.1.csr
      - TEST39.2.csr
      - TEST39.3.csr
      - TEST39.4.csr
      - TEST39.5.csr
      - TEST39.6.csr
      - TEST39.7.csr
      - TEST39.8.csr
      - TEST39.9.csr
      - TEST39.10.csr
      - TEST39.11.csr
      - TEST39.12.csr
      - TEST39.13.csr
      - TEST39.14.csr
      - TEST39.15.csr
ISAs:
  - ISAName: TEST39.isa
InstFormats:
  - InstFormatName: TEST39.if
    ISA: TEST39.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: TEST39.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: TEST39.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: TEST39.csrregclass
Insts:
  - Inst: TEST39.inst0
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
  - Inst: TEST39.inst1
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
  - Inst: TEST39.inst2
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
  - Inst: TEST39.inst3
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
  - Inst: TEST39.inst4
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
  - Inst: TEST39.inst5
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
  - Inst: TEST39.inst6
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
  - Inst: TEST39.inst7
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
  - Inst: TEST39.inst8
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
  - Inst: TEST39.inst9
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
  - Inst: TEST39.inst10
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
  - Inst: TEST39.inst11
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
  - Inst: TEST39.inst12
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
  - Inst: TEST39.inst13
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
  - Inst: TEST39.inst14
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
  - Inst: TEST39.inst15
    ISA: TEST39.isa
    InstFormat: TEST39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
PseudoInsts:
  - PseudoInst: TEST39.pinst0
    ISA: TEST39.isa
    Inst: TEST39.inst0
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 0
  - PseudoInst: TEST39.pinst1
    ISA: TEST39.isa
    Inst: TEST39.inst1
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 1
  - PseudoInst: TEST39.pinst2
    ISA: TEST39.isa
    Inst: TEST39.inst2
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 2
  - PseudoInst: TEST39.pinst3
    ISA: TEST39.isa
    Inst: TEST39.inst3
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 3
  - PseudoInst: TEST39.pinst4
    ISA: TEST39.isa
    Inst: TEST39.inst4
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 4
  - PseudoInst: TEST39.pinst5
    ISA: TEST39.isa
    Inst: TEST39.inst5
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 5
  - PseudoInst: TEST39.pinst6
    ISA: TEST39.isa
    Inst: TEST39.inst6
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 6
  - PseudoInst: TEST39.pinst7
    ISA: TEST39.isa
    Inst: TEST39.inst7
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 7
  - PseudoInst: TEST39.pinst8
    ISA: TEST39.isa
    Inst: TEST39.inst8
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 8
  - PseudoInst: TEST39.pinst9
    ISA: TEST39.isa
    Inst: TEST39.inst9
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 9
  - PseudoInst: TEST39.pinst10
    ISA: TEST39.isa
    Inst: TEST39.inst10
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 10
  - PseudoInst: TEST39.pinst11
    ISA: TEST39.isa
    Inst: TEST39.inst11
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 11
  - PseudoInst: TEST39.pinst12
    ISA: TEST39.isa
    Inst: TEST39.inst12
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 12
  - PseudoInst: TEST39.pinst13
    ISA: TEST39.isa
    Inst: TEST39.inst13
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 13
  - PseudoInst: TEST39.pinst14
    ISA: TEST39.isa
    Inst: TEST39.inst14
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 14
  - PseudoInst: TEST39.pinst15
    ISA: TEST39.isa
    Inst: TEST39.inst15
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 15
Caches:
  - Cache: TEST39.L2.cache
    Sets: 2
    Ways: 8
  - Cache: TEST39.core0.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core1.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core2.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core3.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core4.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core5.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core6.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core7.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core8.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core9.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core10.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core11.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core12.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core13.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core14.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core15.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core16.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core17.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core18.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core19.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core20.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core21.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core22.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core23.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core24.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core25.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core26.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core27.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core28.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core29.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core30.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core31.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core32.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core33.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core34.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core35.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core36.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core37.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core38.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core39.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core40.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core41.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core42.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core43.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core44.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core45.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core46.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core47.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core48.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core49.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core50.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core51.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core52.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core53.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core54.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core55.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core56.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core57.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core58.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core59.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core60.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core61.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core62.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
  - Cache: TEST39.core63.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST39.L2.cache
Cores:
  - Core: TEST39.core0
    ThreadUnits: 1
    Cache: TEST39.core0.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core1
    ThreadUnits: 1
    Cache: TEST39.core1.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core2
    ThreadUnits: 1
    Cache: TEST39.core2.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core3
    ThreadUnits: 1
    Cache: TEST39.core3.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core4
    ThreadUnits: 1
    Cache: TEST39.core4.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core5
    ThreadUnits: 1
    Cache: TEST39.core5.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core6
    ThreadUnits: 1
    Cache: TEST39.core6.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core7
    ThreadUnits: 1
    Cache: TEST39.core7.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core8
    ThreadUnits: 1
    Cache: TEST39.core8.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core9
    ThreadUnits: 1
    Cache: TEST39.core9.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core10
    ThreadUnits: 1
    Cache: TEST39.core10.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core11
    ThreadUnits: 1
    Cache: TEST39.core11.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core12
    ThreadUnits: 1
    Cache: TEST39.core12.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core13
    ThreadUnits: 1
    Cache: TEST39.core13.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core14
    ThreadUnits: 1
    Cache: TEST39.core14.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core15
    ThreadUnits: 1
    Cache: TEST39.core15.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core16
    ThreadUnits: 1
    Cache: TEST39.core16.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core17
    ThreadUnits: 1
    Cache: TEST39.core17.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core18
    ThreadUnits: 1
    Cache: TEST39.core18.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core19
    ThreadUnits: 1
    Cache: TEST39.core19.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core20
    ThreadUnits: 1
    Cache: TEST39.core20.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core21
    ThreadUnits: 1
    Cache: TEST39.core21.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core22
    ThreadUnits: 1
    Cache: TEST39.core22.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core23
    ThreadUnits: 1
    Cache: TEST39.core23.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core24
    ThreadUnits: 1
    Cache: TEST39.core24.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core25
    ThreadUnits: 1
    Cache: TEST39.core25.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core26
    ThreadUnits: 1
    Cache: TEST39.core26.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core27
    ThreadUnits: 1
    Cache: TEST39.core27.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core28
    ThreadUnits: 1
    Cache: TEST39.core28.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core29
    ThreadUnits: 1
    Cache: TEST39.core29.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core30
    ThreadUnits: 1
    Cache: TEST39.core30.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core31
    ThreadUnits: 1
    Cache: TEST39.core31.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core32
    ThreadUnits: 1
    Cache: TEST39.core32.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core33
    ThreadUnits: 1
    Cache: TEST39.core33.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core34
    ThreadUnits: 1
    Cache: TEST39.core34.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core35
    ThreadUnits: 1
    Cache: TEST39.core35.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core36
    ThreadUnits: 1
    Cache: TEST39.core36.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core37
    ThreadUnits: 1
    Cache: TEST39.core37.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core38
    ThreadUnits: 1
    Cache: TEST39.core38.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core39
    ThreadUnits: 1
    Cache: TEST39.core39.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core40
    ThreadUnits: 1
    Cache: TEST39.core40.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core41
    ThreadUnits: 1
    Cache: TEST39.core41.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core42
    ThreadUnits: 1
    Cache: TEST39.core42.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core43
    ThreadUnits: 1
    Cache: TEST39.core43.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core44
    ThreadUnits: 1
    Cache: TEST39.core44.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core45
    ThreadUnits: 1
    Cache: TEST39.core45.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core46
    ThreadUnits: 1
    Cache: TEST39.core46.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core47
    ThreadUnits: 1
    Cache: TEST39.core47.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core48
    ThreadUnits: 1
    Cache: TEST39.core48.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core49
    ThreadUnits: 1
    Cache: TEST39.core49.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core50
    ThreadUnits: 1
    Cache: TEST39.core50.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core51
    ThreadUnits: 1
    Cache: TEST39.core51.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core52
    ThreadUnits: 1
    Cache: TEST39.core52.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core53
    ThreadUnits: 1
    Cache: TEST39.core53.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core54
    ThreadUnits: 1
    Cache: TEST39.core54.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core55
    ThreadUnits: 1
    Cache: TEST39.core55.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core56
    ThreadUnits: 1
    Cache: TEST39.core56.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core57
    ThreadUnits: 1
    Cache: TEST39.core57.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core58
    ThreadUnits: 1
    Cache: TEST39.core58.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core59
    ThreadUnits: 1
    Cache: TEST39.core59.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core60
    ThreadUnits: 1
    Cache: TEST39.core60.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core61
    ThreadUnits: 1
    Cache: TEST39.core61.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core62
    ThreadUnits: 1
    Cache: TEST39.core62.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
  - Core: TEST39.core63
    ThreadUnits: 1
    Cache: TEST39.core63.L1.cache
    ISA: TEST39.isa
    RegisterClasses:
      - RegClass: TEST39.regclass
      - RegClass: TEST39.csrregclass
Socs:
  - Soc: TEST39.soc
    Cores:
      - Core: TEST39.core0
      - Core: TEST39.core1
      - Core: TEST39.core2
      - Core: TEST39.core3
      - Core: TEST39.core4
      - Core: TEST39.core5
      - Core: TEST39.core6
      - Core: TEST39.core7
      - Core: TEST39.core8
      - Core: TEST39.core9
      - Core: TEST39.core10
      - Core: TEST39.core11
      - Core: TEST39.core12
      - Core: TEST39.core13
      - Core: TEST39.core14
      - Core: TEST39.core15
      - Core: TEST39.core16
      - Core: TEST39.core17
      - Core: TEST39.core18
      - Core: TEST39.core19
      - Core: TEST39.core20
      - Core: TEST39.core21
      - Core: TEST39.core22
      - Core: TEST39.core23
      - Core: TEST39.core24
      - Core: TEST39.core25
      - Core: TEST39.core26
      - Core: TEST39.core27
      - Core: TEST39.core28
      - Core: TEST39.core29
      - Core: TEST39.core30
      - Core: TEST39.core31
      - Core: TEST39.core32
      - Core: TEST39.core33
      - Core: TEST39.core34
      - Core: TEST39.core35
      - Core: TEST39.core36
      - Core: TEST39.core37
      - Core: TEST39.core38
      - Core: TEST39.core39
      - Core: TEST39.core40
      - Core: TEST39.core41
      - Core: TEST39.core42
      - Core: TEST39.core43
      - Core: TEST39.core44
      - Core: TEST39.core45
      - Core: TEST39.core46
      - Core: TEST39.core47
      - Core: TEST39.core48
      - Core: TEST39.core49
      - Core: TEST39.core50
      - Core: TEST39.core51
      - Core: TEST39.core52
      - Core: TEST39.core53
      - Core: TEST39.core54
      - Core: TEST39.core55
      - Core: TEST39.core56
      - Core: TEST39.core57
      - Core: TEST39.core58
      - Core: TEST39.core59
      - Core: TEST39.core60
      - Core: TEST39.core61
      - Core: TEST39.core62
      - Core: TEST39.core63