{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 22:16:20 2009 " "Info: Processing started: Sun Mar 08 22:16:20 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub1_vhdl -c nBitAddSub1_vhdl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub1_vhdl -c nBitAddSub1_vhdl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "m sum\[1\] 14.692 ns Longest " "Info: Longest tpd from source pin \"m\" to destination pin \"sum\[1\]\" is 14.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns m 1 PIN PIN_L16 13 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L16; Fanout = 13; PIN Node = 'm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "nBitAddSub1_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub1_vhdl/nBitAddSub1_vhdl.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.977 ns) + CELL(1.189 ns) 9.635 ns lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[0\]~COUTCOUT1 2 COMB LC_X12_Y1_N0 2 " "Info: 2: + IC(6.977 ns) + CELL(1.189 ns) = 9.635 ns; Loc. = LC_X12_Y1_N0; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[0\]~COUTCOUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.166 ns" { m lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[0]~COUTCOUT1 } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 10.243 ns lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|result\[1\] 3 COMB LC_X12_Y1_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 10.243 ns; Loc. = LC_X12_Y1_N1; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|result\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[0]~COUTCOUT1 lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|result[1] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(2.108 ns) 14.692 ns sum\[1\] 4 PIN PIN_V12 0 " "Info: 4: + IC(2.341 ns) + CELL(2.108 ns) = 14.692 ns; Loc. = PIN_V12; Fanout = 0; PIN Node = 'sum\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|result[1] sum[1] } "NODE_NAME" } } { "nBitAddSub1_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub1_vhdl/nBitAddSub1_vhdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.374 ns ( 36.58 % ) " "Info: Total cell delay = 5.374 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.318 ns ( 63.42 % ) " "Info: Total interconnect delay = 9.318 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.692 ns" { m lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[0]~COUTCOUT1 lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|result[1] sum[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.692 ns" { m {} m~out0 {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[0]~COUTCOUT1 {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|result[1] {} sum[1] {} } { 0.000ns 0.000ns 6.977ns 0.000ns 2.341ns } { 0.000ns 1.469ns 1.189ns 0.608ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 22:16:22 2009 " "Info: Processing ended: Sun Mar 08 22:16:22 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
