Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (64bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (64bit) 03/04/2010 14:24:46 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (64bit) Apr  8 2010 03:29:23 (Linux 2.6.9-78.0.25.ELlargesmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Wed Mar  4 18:19:05 2015 (mem=59.9M) ---
--- Running on ecegrid-thin6.ecn.purdue.edu (x86_64 w/Linux 2.6.32-504.8.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:12 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Wed Mar  4 18:32:23 2015
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Wed Mar  4 18:32:23 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/lab7_layout_design.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 381.758M, initial mem = 59.902M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=381.8M) ***
Set top cell to lab7_layout_design.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.90min, fe_mem=382.1M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lab7_layout_design ...
*** Netlist is unique.
** info: there are 56 modules.
** info: there are 838 stdCell insts.
** info: there are 18 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 383.562M, initial mem = 59.902M) ***
*info - Done with setDoAssign with 1 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.1 mem=392.5M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 404.8M)
Number of Loop : 0
Start delay calculation (mem=404.848M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=409.078M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 409.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 67 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=409.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=409.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=409.1M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=771 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=799 #term=2553 #term/net=3.20, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 771 single + 0 double + 0 multi
Total standard cell length = 11.2704 (mm), area = 0.3381 (mm^2)
Average module density = 0.392.
Density for the design = 0.392.
       = stdcell_area 4696 (338112 um^2) / alloc_area 11988 (863136 um^2).
Pin Density = 0.544.
            = total # of pins 2553 / total Instance area 4696.
Iteration  1: Total net bbox = 2.198e+04 (1.36e+04 8.40e+03)
              Est.  stn bbox = 2.198e+04 (1.36e+04 8.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 409.3M
Iteration  2: Total net bbox = 2.198e+04 (1.36e+04 8.40e+03)
              Est.  stn bbox = 2.198e+04 (1.36e+04 8.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 409.3M
Iteration  3: Total net bbox = 2.310e+04 (1.46e+04 8.51e+03)
              Est.  stn bbox = 2.310e+04 (1.46e+04 8.51e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 409.4M
Iteration  4: Total net bbox = 5.560e+04 (2.49e+04 3.07e+04)
              Est.  stn bbox = 5.560e+04 (2.49e+04 3.07e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 409.4M
Iteration  5: Total net bbox = 7.360e+04 (3.58e+04 3.78e+04)
              Est.  stn bbox = 7.360e+04 (3.58e+04 3.78e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 409.4M
Iteration  6: Total net bbox = 8.095e+04 (3.83e+04 4.26e+04)
              Est.  stn bbox = 8.095e+04 (3.83e+04 4.26e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 409.4M
Iteration  7: Total net bbox = 8.359e+04 (4.02e+04 4.33e+04)
              Est.  stn bbox = 9.964e+04 (4.74e+04 5.22e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 409.3M
Iteration  8: Total net bbox = 8.359e+04 (4.02e+04 4.33e+04)
              Est.  stn bbox = 9.964e+04 (4.74e+04 5.22e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 409.3M
Iteration  9: Total net bbox = 8.910e+04 (4.36e+04 4.55e+04)
              Est.  stn bbox = 1.044e+05 (5.06e+04 5.38e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 409.3M
Iteration 10: Total net bbox = 9.362e+04 (4.75e+04 4.61e+04)
              Est.  stn bbox = 1.092e+05 (5.48e+04 5.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 409.3M
*** cost = 9.362e+04 (4.75e+04 4.61e+04) (cpu for global=0:00:01.7) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.4 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 87 insts, mean move: 5.24 um, max move: 36.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3]): (1046.40, 501.00) --> (1082.40, 501.00)
Placement tweakage begins.
wire length = 9.344e+04 = 4.736e+04 H + 4.609e+04 V
wire length = 8.930e+04 = 4.355e+04 H + 4.575e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 154 insts, mean move: 26.28 um, max move: 52.80 um
	max move on inst (I0/LD/T_SR_0/U16): (393.60, 1281.00) --> (446.40, 1281.00)
move report: rPlace moves 226 insts, mean move: 19.65 um, max move: 52.80 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124): (784.80, 711.00) --> (837.60, 711.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        52.80 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124) with max move: (784.8, 711) -> (837.6, 711)
  mean    (X+Y) =        19.65 um
Total instances flipped for WireLenOpt: 30
Total instances flipped, including legalization: 372
Total instances moved : 226
*** cpu=0:00:00.1   mem=409.3M  mem(used)=0.0M***
Total net length = 8.933e+04 (4.355e+04 4.578e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:02.0, real=0:00:02.0, mem=409.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 12 )
*** Free Virtual Timing Model ...(mem=402.5M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 402.5M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=403.7M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1780500)
coreBox:    (350400 351000) (1150050 1431000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/2

Phase 1a route (0:00:00.0 405.1M):
Est net length = 1.106e+05um = 5.458e+04H + 5.599e+04V
Usage: (20.1%H 30.5%V) = (6.724e+04um 1.214e+05um) = (5471 4047)
Obstruct: 2321 = 1088 (27.5%H) + 1233 (31.2%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.79% V)

Phase 1b route (0:00:00.0 407.6M):
Usage: (20.0%H 30.5%V) = (6.705e+04um 1.214e+05um) = (5455 4047)
Overflow: 20 = 0 (0.00% H) + 20 (0.75% V)

Phase 1c route (0:00:00.0 407.6M):
Usage: (19.9%H 30.6%V) = (6.680e+04um 1.215e+05um) = (5434 4051)
Overflow: 17 = 0 (0.00% H) + 17 (0.64% V)

Phase 1d route (0:00:00.0 407.6M):
Usage: (19.9%H 30.6%V) = (6.683e+04um 1.216e+05um) = (5437 4053)
Overflow: 14 = 0 (0.00% H) + 14 (0.53% V)

Phase 1e route (0:00:00.0 408.2M):
Usage: (19.9%H 30.6%V) = (6.676e+04um 1.216e+05um) = (5431 4054)
Overflow: 14 = 0 (0.00% H) + 14 (0.51% V)

Phase 1f route (0:00:00.0 408.2M):
Usage: (20.0%H 30.6%V) = (6.693e+04um 1.218e+05um) = (5445 4060)
Overflow: 5 = 0 (0.00% H) + 5 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 0.18%
--------------------------------------
  0:	2	 0.07%	204	 7.50%
  1:	95	 3.32%	250	 9.19%
  2:	13	 0.45%	386	14.20%
  3:	98	 3.42%	527	19.38%
  4:	56	 1.96%	494	18.17%
  5:	146	 5.10%	750	27.58%
  6:	329	11.49%	25	 0.92%
  7:	577	20.15%	10	 0.37%
  8:	601	20.98%	11	 0.40%
  9:	440	15.36%	13	 0.48%
 10:	375	13.09%	44	 1.62%
 13:	1	 0.03%	0	 0.00%
 14:	65	 2.27%	0	 0.00%
 15:	66	 2.30%	0	 0.00%


Global route (cpu=0.1s real=1.0s 405.7M)


*** After '-updateRemainTrks' operation: 

Usage: (20.0%H 30.6%V) = (6.693e+04um 1.218e+05um) = (5445 4060)
Overflow: 5 = 0 (0.00% H) + 5 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 0.18%
--------------------------------------
  0:	2	 0.07%	204	 7.50%
  1:	95	 3.32%	250	 9.19%
  2:	13	 0.45%	386	14.20%
  3:	98	 3.42%	527	19.38%
  4:	56	 1.96%	494	18.17%
  5:	146	 5.10%	750	27.58%
  6:	329	11.49%	25	 0.92%
  7:	577	20.15%	10	 0.37%
  8:	601	20.98%	11	 0.40%
  9:	440	15.36%	13	 0.48%
 10:	375	13.09%	44	 1.62%
 13:	1	 0.03%	0	 0.00%
 14:	65	 2.27%	0	 0.00%
 15:	66	 2.30%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 403.8M) ***


Total length: 1.136e+05um, number of vias: 4886
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 5.990e+04um, number of vias: 2381
M3(H) length: 5.373e+04um
*** Completed Phase 2 route (0:00:00.1 404.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=404.9M) ***
Peak Memory Usage was 403.8M 
*** Finished trialRoute (cpu=0:00:00.2 mem=404.9M) ***

Extraction called for design 'lab7_layout_design' of instances=815 and nets=803 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 404.918M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 411.6M)
Number of Loop : 0
Start delay calculation (mem=411.570M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=411.801M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 411.8M) ***
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:57.4 mem=413.1M) ***
*** Finished delays update (0:00:57.5 mem=413.1M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 412.9M **
*info: Start fixing DRV (Mem = 412.96M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (413.0M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=413.0M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.391725
Start fixing design rules ... (0:00:00.1 413.0M)
Done fixing design rule (0:00:00.2 413.2M)

Summary:
12 buffers added on 12 nets (with 0 driver resized)

Density after buffering = 0.394811
*** Completed dpFixDRCViolation (0:00:00.3 413.2M)

Re-routed 24 nets
Extraction called for design 'lab7_layout_design' of instances=827 and nets=815 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 413.172M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 412.9M)
Number of Loop : 0
Start delay calculation (mem=412.941M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=413.172M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 413.2M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 413.17M).
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 413.2M **
*** Starting optFanout (413.2M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=413.2M) ***
Start fixing timing ... (0:00:00.1 413.2M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 413.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.394811
*** Completed optFanout (0:00:00.2 413.2M)

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 413.2M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 39.481% **

*** starting 1-st reclaim pass: 648 instances 
*** starting 2-nd reclaim pass: 622 instances 
*** starting 3-rd reclaim pass: 189 instances 


** Area Reclaim Summary: Buffer Deletion = 2 Declone = 24 Downsize = 21 **
** Density Change = 0.792% **
** Density after area reclaim = 38.689% **
*** Finished Area Reclaim (0:00:00.4) ***
density before resizing = 38.689%
* summary of transition time violation fixes:
*summary:      4 instances changed cell type
density after resizing = 38.722%
*** Starting trialRoute (mem=413.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1780500)
coreBox:    (350400 351000) (1150050 1431000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/2

Phase 1a route (0:00:00.0 414.9M):
Est net length = 1.107e+05um = 5.476e+04H + 5.590e+04V
Usage: (20.1%H 30.4%V) = (6.729e+04um 1.209e+05um) = (5474 4028)
Obstruct: 2321 = 1088 (27.5%H) + 1233 (31.2%V)
Overflow: 22 = 0 (0.00% H) + 22 (0.82% V)

Phase 1b route (0:00:00.0 417.4M):
Usage: (20.0%H 30.4%V) = (6.709e+04um 1.209e+05um) = (5457 4028)
Overflow: 20 = 0 (0.00% H) + 20 (0.75% V)

Phase 1c route (0:00:00.0 417.4M):
Usage: (19.9%H 30.4%V) = (6.679e+04um 1.210e+05um) = (5432 4033)
Overflow: 17 = 0 (0.00% H) + 17 (0.64% V)

Phase 1d route (0:00:00.0 417.4M):
Usage: (19.9%H 30.5%V) = (6.682e+04um 1.211e+05um) = (5435 4036)
Overflow: 14 = 0 (0.00% H) + 14 (0.53% V)

Phase 1e route (0:00:00.0 418.0M):
Usage: (19.9%H 30.5%V) = (6.679e+04um 1.212e+05um) = (5432 4038)
Overflow: 14 = 0 (0.00% H) + 14 (0.51% V)

Phase 1f route (0:00:00.0 418.0M):
Usage: (20.0%H 30.5%V) = (6.696e+04um 1.213e+05um) = (5446 4044)
Overflow: 5 = 0 (0.00% H) + 5 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 0.18%
--------------------------------------
  0:	2	 0.07%	206	 7.58%
  1:	95	 3.32%	243	 8.94%
  2:	12	 0.42%	380	13.98%
  3:	95	 3.32%	532	19.57%
  4:	59	 2.06%	502	18.46%
  5:	158	 5.52%	748	27.51%
  6:	316	11.03%	25	 0.92%
  7:	582	20.32%	10	 0.37%
  8:	597	20.84%	11	 0.40%
  9:	437	15.26%	13	 0.48%
 10:	379	13.23%	44	 1.62%
 13:	1	 0.03%	0	 0.00%
 14:	65	 2.27%	0	 0.00%
 15:	66	 2.30%	0	 0.00%


Global route (cpu=0.0s real=0.0s 415.5M)


*** After '-updateRemainTrks' operation: 

Usage: (20.0%H 30.5%V) = (6.696e+04um 1.213e+05um) = (5446 4044)
Overflow: 5 = 0 (0.00% H) + 5 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 0.18%
--------------------------------------
  0:	2	 0.07%	206	 7.58%
  1:	95	 3.32%	243	 8.94%
  2:	12	 0.42%	380	13.98%
  3:	95	 3.32%	532	19.57%
  4:	59	 2.06%	502	18.46%
  5:	158	 5.52%	748	27.51%
  6:	316	11.03%	25	 0.92%
  7:	582	20.32%	10	 0.37%
  8:	597	20.84%	11	 0.40%
  9:	437	15.26%	13	 0.48%
 10:	379	13.23%	44	 1.62%
 13:	1	 0.03%	0	 0.00%
 14:	65	 2.27%	0	 0.00%
 15:	66	 2.30%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 413.6M) ***


Total length: 1.136e+05um, number of vias: 4833
M1(H) length: 0.000e+00um, number of vias: 2471
M2(V) length: 5.976e+04um, number of vias: 2362
M3(H) length: 5.384e+04um
*** Completed Phase 2 route (0:00:00.1 413.6M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=413.6M) ***
Peak Memory Usage was 413.6M 
*** Finished trialRoute (cpu=0:00:00.1 mem=413.6M) ***

Extraction called for design 'lab7_layout_design' of instances=801 and nets=790 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 406.840M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 413.4M)
Number of Loop : 0
Start delay calculation (mem=413.355M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=413.586M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 413.6M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 413.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 413.8M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=413.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=407.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=407.1M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=757 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=785 #term=2519 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 757 single + 0 double + 0 multi
Total standard cell length = 11.1408 (mm), area = 0.3342 (mm^2)
Average module density = 0.387.
Density for the design = 0.387.
       = stdcell_area 4642 (334224 um^2) / alloc_area 11988 (863136 um^2).
Pin Density = 0.543.
            = total # of pins 2519 / total Instance area 4642.
Iteration 10: Total net bbox = 8.841e+04 (4.37e+04 4.47e+04)
              Est.  stn bbox = 1.040e+05 (5.09e+04 5.31e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 413.9M
Iteration 11: Total net bbox = 9.141e+04 (4.69e+04 4.45e+04)
              Est.  stn bbox = 1.071e+05 (5.44e+04 5.28e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 413.9M
*** cost = 9.141e+04 (4.69e+04 4.45e+04) (cpu for global=0:00:00.3) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.3 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 81 insts, mean move: 5.84 um, max move: 16.80 um
	max move on inst (I0/LD/T_SR_1/curr_val_reg[5]): (396.00, 1191.00) --> (412.80, 1191.00)
Placement tweakage begins.
wire length = 9.141e+04 = 4.694e+04 H + 4.447e+04 V
wire length = 8.727e+04 = 4.308e+04 H + 4.419e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 136 insts, mean move: 26.31 um, max move: 60.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123): (813.60, 741.00) --> (873.60, 741.00)
move report: rPlace moves 207 insts, mean move: 18.81 um, max move: 60.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123): (813.60, 741.00) --> (873.60, 741.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        60.00 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123) with max move: (813.6, 741) -> (873.6, 741)
  mean    (X+Y) =        18.81 um
Total instances flipped for WireLenOpt: 29
Total instances flipped, including legalization: 361
Total instances moved : 207
*** cpu=0:00:00.1   mem=413.9M  mem(used)=0.0M***
Total net length = 8.726e+04 (4.309e+04 4.417e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.8, real=0:00:01.0, mem=413.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 12 )
*** Free Virtual Timing Model ...(mem=407.2M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 6, real = 0: 0: 6, mem = 407.2M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 757
*info: Unplaced = 0
Placement Density:38.72%(334224/863136)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 18:32:30 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.20Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteConnectBlockPin set to false
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 795.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 26 used
Read in 801 components
  757 core components: 0 unplaced, 757 placed, 0 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1516 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 74
  Number of Followpin connections: 37
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 802.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Wed Mar  4 18:32:31 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  4 18:32:31 2015

sroute post-processing starts at Wed Mar  4 18:32:31 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  4 18:32:31 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.50 megs
sroute: Total Peak Memory used = 407.86 megs
<CMD> trialRoute
*** Starting trialRoute (mem=407.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1780500)
coreBox:    (350400 351000) (1150050 1431000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 409.1M):
Est net length = 1.087e+05um = 5.494e+04H + 5.374e+04V
Usage: (20.1%H 30.0%V) = (6.738e+04um 1.191e+05um) = (5482 3969)
Obstruct: 2324 = 1088 (27.5%H) + 1236 (31.3%V)
Overflow: 24 = 0 (0.00% H) + 24 (0.87% V)

Phase 1b route (0:00:00.0 411.6M):
Usage: (20.1%H 30.0%V) = (6.720e+04um 1.191e+05um) = (5467 3969)
Overflow: 22 = 0 (0.00% H) + 22 (0.80% V)

Phase 1c route (0:00:00.0 411.6M):
Usage: (20.0%H 30.0%V) = (6.696e+04um 1.191e+05um) = (5447 3970)
Overflow: 19 = 0 (0.00% H) + 19 (0.70% V)

Phase 1d route (0:00:00.0 411.6M):
Usage: (20.0%H 30.0%V) = (6.701e+04um 1.192e+05um) = (5451 3974)
Overflow: 15 = 0 (0.00% H) + 15 (0.55% V)

Phase 1e route (0:00:00.0 412.3M):
Usage: (20.0%H 30.0%V) = (6.699e+04um 1.193e+05um) = (5450 3975)
Overflow: 14 = 0 (0.00% H) + 14 (0.52% V)

Phase 1f route (0:00:00.0 412.3M):
Usage: (20.0%H 30.0%V) = (6.717e+04um 1.194e+05um) = (5465 3980)
Overflow: 6 = 0 (0.00% H) + 6 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.22%
--------------------------------------
  0:	2	 0.07%	189	 6.96%
  1:	96	 3.35%	246	 9.06%
  2:	10	 0.35%	369	13.59%
  3:	101	 3.53%	551	20.29%
  4:	87	 3.04%	494	18.19%
  5:	172	 6.01%	754	27.76%
  6:	280	 9.78%	30	 1.10%
  7:	538	18.78%	9	 0.33%
  8:	606	21.16%	7	 0.26%
  9:	441	15.40%	19	 0.70%
 10:	399	13.93%	42	 1.55%
 13:	1	 0.03%	0	 0.00%
 14:	65	 2.27%	0	 0.00%
 15:	66	 2.30%	0	 0.00%


Global route (cpu=0.0s real=0.0s 409.8M)


*** After '-updateRemainTrks' operation: 

Usage: (20.0%H 30.0%V) = (6.717e+04um 1.194e+05um) = (5465 3980)
Overflow: 6 = 0 (0.00% H) + 6 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.22%
--------------------------------------
  0:	2	 0.07%	189	 6.96%
  1:	96	 3.35%	246	 9.06%
  2:	10	 0.35%	369	13.59%
  3:	101	 3.53%	551	20.29%
  4:	87	 3.04%	494	18.19%
  5:	172	 6.01%	754	27.76%
  6:	280	 9.78%	30	 1.10%
  7:	538	18.78%	9	 0.33%
  8:	606	21.16%	7	 0.26%
  9:	441	15.40%	19	 0.70%
 10:	399	13.93%	42	 1.55%
 13:	1	 0.03%	0	 0.00%
 14:	65	 2.27%	0	 0.00%
 15:	66	 2.30%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 407.9M) ***


Total length: 1.117e+05um, number of vias: 4846
M1(H) length: 0.000e+00um, number of vias: 2471
M2(V) length: 5.761e+04um, number of vias: 2375
M3(H) length: 5.406e+04um
*** Completed Phase 2 route (0:00:00.1 407.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=407.9M) ***
Peak Memory Usage was 407.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=407.9M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=407.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1780500)
coreBox:    (350400 351000) (1150050 1431000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 409.1M):
Est net length = 1.087e+05um = 5.494e+04H + 5.374e+04V
Usage: (20.1%H 30.0%V) = (6.738e+04um 1.191e+05um) = (5482 3969)
Obstruct: 2324 = 1088 (27.5%H) + 1236 (31.3%V)
Overflow: 24 = 0 (0.00% H) + 24 (0.87% V)

Phase 1b route (0:00:00.0 411.6M):
Usage: (20.1%H 30.0%V) = (6.720e+04um 1.191e+05um) = (5467 3969)
Overflow: 22 = 0 (0.00% H) + 22 (0.80% V)

Phase 1c route (0:00:00.0 411.6M):
Usage: (20.0%H 30.0%V) = (6.696e+04um 1.191e+05um) = (5447 3970)
Overflow: 19 = 0 (0.00% H) + 19 (0.70% V)

Phase 1d route (0:00:00.0 411.6M):
Usage: (20.0%H 30.0%V) = (6.701e+04um 1.192e+05um) = (5451 3974)
Overflow: 15 = 0 (0.00% H) + 15 (0.55% V)

Phase 1e route (0:00:00.0 412.3M):
Usage: (20.0%H 30.0%V) = (6.699e+04um 1.193e+05um) = (5450 3975)
Overflow: 14 = 0 (0.00% H) + 14 (0.52% V)

Phase 1f route (0:00:00.0 412.3M):
Usage: (20.0%H 30.0%V) = (6.717e+04um 1.194e+05um) = (5465 3980)
Overflow: 6 = 0 (0.00% H) + 6 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.22%
--------------------------------------
  0:	2	 0.07%	189	 6.96%
  1:	96	 3.35%	246	 9.06%
  2:	10	 0.35%	369	13.59%
  3:	101	 3.53%	551	20.29%
  4:	87	 3.04%	494	18.19%
  5:	172	 6.01%	754	27.76%
  6:	280	 9.78%	30	 1.10%
  7:	538	18.78%	9	 0.33%
  8:	606	21.16%	7	 0.26%
  9:	441	15.40%	19	 0.70%
 10:	399	13.93%	42	 1.55%
 13:	1	 0.03%	0	 0.00%
 14:	65	 2.27%	0	 0.00%
 15:	66	 2.30%	0	 0.00%


Global route (cpu=0.1s real=0.0s 409.8M)


*** After '-updateRemainTrks' operation: 

Usage: (20.0%H 30.0%V) = (6.717e+04um 1.194e+05um) = (5465 3980)
Overflow: 6 = 0 (0.00% H) + 6 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.22%
--------------------------------------
  0:	2	 0.07%	189	 6.96%
  1:	96	 3.35%	246	 9.06%
  2:	10	 0.35%	369	13.59%
  3:	101	 3.53%	551	20.29%
  4:	87	 3.04%	494	18.19%
  5:	172	 6.01%	754	27.76%
  6:	280	 9.78%	30	 1.10%
  7:	538	18.78%	9	 0.33%
  8:	606	21.16%	7	 0.26%
  9:	441	15.40%	19	 0.70%
 10:	399	13.93%	42	 1.55%
 13:	1	 0.03%	0	 0.00%
 14:	65	 2.27%	0	 0.00%
 15:	66	 2.30%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 407.9M) ***


Total length: 1.117e+05um, number of vias: 4846
M1(H) length: 0.000e+00um, number of vias: 2471
M2(V) length: 5.761e+04um, number of vias: 2375
M3(H) length: 5.406e+04um
*** Completed Phase 2 route (0:00:00.1 407.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=407.9M) ***
Peak Memory Usage was 407.9M 
*** Finished trialRoute (cpu=0:00:00.2 mem=407.9M) ***

Extraction called for design 'lab7_layout_design' of instances=801 and nets=790 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 407.859M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.007  | 95.007  | 95.345  | 97.220  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 38.722%
Routing Overflow: 0.00% H and 0.22% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.66 sec
Total Real time: 1.0 sec
Total Memory Usage: 415.515625 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 415.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=416.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=416.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.007  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 38.722%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 416.6M **
*info: Start fixing DRV (Mem = 416.55M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 416.55M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=416.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.007  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 38.722%
Routing Overflow: 0.00% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 416.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 416.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.007  | 95.007  | 95.345  | 97.220  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 38.722%
Routing Overflow: 0.00% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 416.6M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=416.6M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=426.7M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 427.094M)

Start to trace clock trees ...
*** Begin Tracer (mem=427.1M) ***
Tracing Clock clk ...
*** End Tracer (mem=428.2M) ***
***** Allocate Obstruction Memory  Finished (MEM: 427.215M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 135
Nr.          Rising  Sync Pins  : 135
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U7/YPAD)
Output_Pin: (U7/DI)
Output_Net: (nclk)   
**** CK_START: TopDown Tree Construction for nclk (135-leaf) (mem=427.2M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=90[772,862] N135 B9 G1 A22(22.5) L[3,3] score=3118 cpu=0:00:02.0 mem=427M 

**** CK_END: TopDown Tree Construction for nclk (cpu=0:00:02.1, real=0:00:02.0, mem=427.3M)



**** CK_START: Update Database (mem=427.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=427.3M)
**** CK_START: Macro Models Generation (mem=427.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=427.3M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=427.3M)

Total 0 topdown clustering. 
Trig. Edge Skew=90[774,864] N1 B0 G2 A0(0.0) L[1,1] score=778 cpu=0:00:00.0 mem=427M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=427.3M)



**** CK_START: Update Database (mem=427.3M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=427.3M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 40 insts, mean move: 5.82 um, max move: 33.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37): (880.80, 861.00) --> (847.20, 861.00)
move report: rPlace moves 40 insts, mean move: 5.82 um, max move: 33.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37): (880.80, 861.00) --> (847.20, 861.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        33.60 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37) with max move: (880.8, 861) -> (847.2, 861)
  mean    (X+Y) =         5.82 um
Total instances moved : 40
*** cpu=0:00:00.1   mem=421.6M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 421.613M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_0/curr_val_reg[5]/CLK 861.2(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/CLK 776.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 776.6~861.2(ps)        0~100000(ps)        
Fall Phase Delay               : 742~833(ps)            0~100000(ps)        
Trig. Edge Skew                : 84.6(ps)               300(ps)             
Rise Skew                      : 84.6(ps)               
Fall Skew                      : 91(ps)                 
Max. Rise Buffer Tran.         : 380.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 381.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 331.4(ps)              400(ps)             
Max. Fall Sink Tran.           : 331.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 71.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 64.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 274.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 275.8(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_0/curr_val_reg[5]/CLK 861.2(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/CLK 776.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 776.6~861.2(ps)        0~100000(ps)        
Fall Phase Delay               : 742~833(ps)            0~100000(ps)        
Trig. Edge Skew                : 84.6(ps)               300(ps)             
Rise Skew                      : 84.6(ps)               
Fall Skew                      : 91(ps)                 
Max. Rise Buffer Tran.         : 380.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 381.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 331.4(ps)              400(ps)             
Max. Fall Sink Tran.           : 331.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 71.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 64.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 274.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 275.8(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=421.6M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=421.6M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_0/curr_val_reg[5]/CLK 861.2(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/CLK 776.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 776.6~861.2(ps)        0~100000(ps)        
Fall Phase Delay               : 742~833(ps)            0~100000(ps)        
Trig. Edge Skew                : 84.6(ps)               300(ps)             
Rise Skew                      : 84.6(ps)               
Fall Skew                      : 91(ps)                 
Max. Rise Buffer Tran.         : 380.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 381.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 331.4(ps)              400(ps)             
Max. Fall Sink Tran.           : 331.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 71.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 64.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 274.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 275.8(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:02.5, real=0:00:03.0, mem=421.6M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=421.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1780500)
coreBox:    (350400 351000) (1150050 1431000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 423.0M):
Est net length = 1.111e+05um = 5.558e+04H + 5.551e+04V
Usage: (22.0%H 32.9%V) = (7.364e+04um 1.317e+05um) = (5995 4389)
Obstruct: 2325 = 1088 (27.5%H) + 1237 (31.3%V)
Overflow: 52 = 0 (0.00% H) + 52 (1.90% V)

Phase 1b route (0:00:00.0 425.5M):
Usage: (22.0%H 32.9%V) = (7.351e+04um 1.317e+05um) = (5984 4389)
Overflow: 48 = 0 (0.00% H) + 48 (1.78% V)

Phase 1c route (0:00:00.0 425.5M):
Usage: (21.9%H 32.9%V) = (7.337e+04um 1.318e+05um) = (5972 4395)
Overflow: 42 = 0 (0.00% H) + 42 (1.56% V)

Phase 1d route (0:00:00.0 425.5M):
Usage: (21.9%H 33.0%V) = (7.346e+04um 1.321e+05um) = (5980 4404)
Overflow: 35 = 0 (0.00% H) + 35 (1.28% V)

Phase 1e route (0:00:00.0 426.2M):
Usage: (21.9%H 33.0%V) = (7.350e+04um 1.322e+05um) = (5983 4407)
Overflow: 27 = 0 (0.00% H) + 27 (0.99% V)

Phase 1f route (0:00:00.0 426.2M):
Usage: (22.0%H 33.1%V) = (7.369e+04um 1.324e+05um) = (5999 4415)
Overflow: 18 = 0 (0.00% H) + 18 (0.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.07%
 -1:	0	 0.00%	15	 0.55%
--------------------------------------
  0:	2	 0.07%	231	 8.51%
  1:	99	 3.46%	274	10.09%
  2:	13	 0.45%	368	13.55%
  3:	119	 4.16%	536	19.74%
  4:	112	 3.91%	438	16.13%
  5:	188	 6.56%	745	27.44%
  6:	361	12.60%	29	 1.07%
  7:	543	18.96%	13	 0.48%
  8:	544	18.99%	19	 0.70%
  9:	354	12.36%	14	 0.52%
 10:	397	13.86%	31	 1.14%
 14:	66	 2.30%	0	 0.00%
 15:	66	 2.30%	0	 0.00%


Global route (cpu=0.0s real=0.0s 423.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.0%H 33.1%V) = (7.369e+04um 1.324e+05um) = (5999 4415)
Overflow: 18 = 0 (0.00% H) + 18 (0.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.07%
 -1:	0	 0.00%	15	 0.55%
--------------------------------------
  0:	2	 0.07%	231	 8.51%
  1:	99	 3.46%	274	10.09%
  2:	13	 0.45%	368	13.55%
  3:	119	 4.16%	536	19.74%
  4:	112	 3.91%	438	16.13%
  5:	188	 6.56%	745	27.44%
  6:	361	12.60%	29	 1.07%
  7:	543	18.96%	13	 0.48%
  8:	544	18.99%	19	 0.70%
  9:	354	12.36%	14	 0.52%
 10:	397	13.86%	31	 1.14%
 14:	66	 2.30%	0	 0.00%
 15:	66	 2.30%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 421.7M) ***


Total length: 1.142e+05um, number of vias: 4895
M1(H) length: 0.000e+00um, number of vias: 2489
M2(V) length: 5.938e+04um, number of vias: 2406
M3(H) length: 5.480e+04um
*** Completed Phase 2 route (0:00:00.0 421.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=421.7M) ***
Peak Memory Usage was 421.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=421.7M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=421.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1780500)
coreBox:    (350400 351000) (1150050 1431000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 422.9M):
Est net length = 1.111e+05um = 5.558e+04H + 5.551e+04V
Usage: (22.0%H 32.9%V) = (7.364e+04um 1.317e+05um) = (5995 4389)
Obstruct: 2325 = 1088 (27.5%H) + 1237 (31.3%V)
Overflow: 52 = 0 (0.00% H) + 52 (1.90% V)

Phase 1b route (0:00:00.0 425.5M):
Usage: (22.0%H 32.9%V) = (7.351e+04um 1.317e+05um) = (5984 4389)
Overflow: 48 = 0 (0.00% H) + 48 (1.78% V)

Phase 1c route (0:00:00.0 425.5M):
Usage: (21.9%H 32.9%V) = (7.337e+04um 1.318e+05um) = (5972 4395)
Overflow: 42 = 0 (0.00% H) + 42 (1.56% V)

Phase 1d route (0:00:00.0 425.5M):
Usage: (21.9%H 33.0%V) = (7.346e+04um 1.321e+05um) = (5980 4404)
Overflow: 35 = 0 (0.00% H) + 35 (1.28% V)

Phase 1e route (0:00:00.0 426.1M):
Usage: (21.9%H 33.0%V) = (7.350e+04um 1.322e+05um) = (5983 4407)
Overflow: 27 = 0 (0.00% H) + 27 (0.99% V)

Phase 1f route (0:00:00.0 426.1M):
Usage: (22.0%H 33.1%V) = (7.369e+04um 1.324e+05um) = (5999 4415)
Overflow: 18 = 0 (0.00% H) + 18 (0.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.07%
 -1:	0	 0.00%	15	 0.55%
--------------------------------------
  0:	2	 0.07%	231	 8.51%
  1:	99	 3.46%	274	10.09%
  2:	13	 0.45%	368	13.55%
  3:	119	 4.16%	536	19.74%
  4:	112	 3.91%	438	16.13%
  5:	188	 6.56%	745	27.44%
  6:	361	12.60%	29	 1.07%
  7:	543	18.96%	13	 0.48%
  8:	544	18.99%	19	 0.70%
  9:	354	12.36%	14	 0.52%
 10:	397	13.86%	31	 1.14%
 14:	66	 2.30%	0	 0.00%
 15:	66	 2.30%	0	 0.00%


Global route (cpu=0.0s real=0.0s 423.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.0%H 33.1%V) = (7.369e+04um 1.324e+05um) = (5999 4415)
Overflow: 18 = 0 (0.00% H) + 18 (0.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.07%
 -1:	0	 0.00%	15	 0.55%
--------------------------------------
  0:	2	 0.07%	231	 8.51%
  1:	99	 3.46%	274	10.09%
  2:	13	 0.45%	368	13.55%
  3:	119	 4.16%	536	19.74%
  4:	112	 3.91%	438	16.13%
  5:	188	 6.56%	745	27.44%
  6:	361	12.60%	29	 1.07%
  7:	543	18.96%	13	 0.48%
  8:	544	18.99%	19	 0.70%
  9:	354	12.36%	14	 0.52%
 10:	397	13.86%	31	 1.14%
 14:	66	 2.30%	0	 0.00%
 15:	66	 2.30%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 421.7M) ***


Total length: 1.142e+05um, number of vias: 4895
M1(H) length: 0.000e+00um, number of vias: 2489
M2(V) length: 5.938e+04um, number of vias: 2406
M3(H) length: 5.480e+04um
*** Completed Phase 2 route (0:00:00.1 421.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=421.7M) ***
Peak Memory Usage was 421.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=421.7M) ***

Extraction called for design 'lab7_layout_design' of instances=810 and nets=799 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 421.676M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.884  | 91.884  | 93.040  | 96.319  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.097%
Routing Overflow: 0.00% H and 0.66% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.7 sec
Total Real time: 1.0 sec
Total Memory Usage: 428.421875 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=810 and nets=799 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 428.422M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 421.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=421.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=421.7M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:06, mem=421.7M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 428.2M)
Number of Loop : 0
Start delay calculation (mem=428.191M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=428.422M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 428.4M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:01:06, mem=428.7M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=421.7M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 9.615e+04 (4.784e+04 4.831e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 12 )
*** Starting trialRoute (mem=421.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1780500)
coreBox:    (350400 351000) (1150050 1431000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 423.0M):
Est net length = 1.111e+05um = 5.558e+04H + 5.551e+04V
Usage: (22.0%H 32.9%V) = (7.364e+04um 1.317e+05um) = (5995 4389)
Obstruct: 2325 = 1088 (27.5%H) + 1237 (31.3%V)
Overflow: 52 = 0 (0.00% H) + 52 (1.90% V)

Phase 1b route (0:00:00.0 425.5M):
Usage: (22.0%H 32.9%V) = (7.351e+04um 1.317e+05um) = (5984 4389)
Overflow: 48 = 0 (0.00% H) + 48 (1.78% V)

Phase 1c route (0:00:00.0 425.5M):
Usage: (21.9%H 32.9%V) = (7.337e+04um 1.318e+05um) = (5972 4395)
Overflow: 42 = 0 (0.00% H) + 42 (1.56% V)

Phase 1d route (0:00:00.0 425.5M):
Usage: (21.9%H 33.0%V) = (7.346e+04um 1.321e+05um) = (5980 4404)
Overflow: 35 = 0 (0.00% H) + 35 (1.28% V)

Phase 1e route (0:00:00.0 426.2M):
Usage: (21.9%H 33.0%V) = (7.350e+04um 1.322e+05um) = (5983 4407)
Overflow: 27 = 0 (0.00% H) + 27 (0.99% V)

Phase 1f route (0:00:00.0 426.2M):
Usage: (22.0%H 33.1%V) = (7.369e+04um 1.324e+05um) = (5999 4415)
Overflow: 18 = 0 (0.00% H) + 18 (0.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.07%
 -1:	0	 0.00%	15	 0.55%
--------------------------------------
  0:	2	 0.07%	231	 8.51%
  1:	99	 3.46%	274	10.09%
  2:	13	 0.45%	368	13.55%
  3:	119	 4.16%	536	19.74%
  4:	112	 3.91%	438	16.13%
  5:	188	 6.56%	745	27.44%
  6:	361	12.60%	29	 1.07%
  7:	543	18.96%	13	 0.48%
  8:	544	18.99%	19	 0.70%
  9:	354	12.36%	14	 0.52%
 10:	397	13.86%	31	 1.14%
 14:	66	 2.30%	0	 0.00%
 15:	66	 2.30%	0	 0.00%


Global route (cpu=0.1s real=0.0s 423.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.0%H 33.1%V) = (7.369e+04um 1.324e+05um) = (5999 4415)
Overflow: 18 = 0 (0.00% H) + 18 (0.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.07%
 -1:	0	 0.00%	15	 0.55%
--------------------------------------
  0:	2	 0.07%	231	 8.51%
  1:	99	 3.46%	274	10.09%
  2:	13	 0.45%	368	13.55%
  3:	119	 4.16%	536	19.74%
  4:	112	 3.91%	438	16.13%
  5:	188	 6.56%	745	27.44%
  6:	361	12.60%	29	 1.07%
  7:	543	18.96%	13	 0.48%
  8:	544	18.99%	19	 0.70%
  9:	354	12.36%	14	 0.52%
 10:	397	13.86%	31	 1.14%
 14:	66	 2.30%	0	 0.00%
 15:	66	 2.30%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 421.7M) ***


Total length: 1.142e+05um, number of vias: 4895
M1(H) length: 0.000e+00um, number of vias: 2489
M2(V) length: 5.938e+04um, number of vias: 2406
M3(H) length: 5.480e+04um
*** Completed Phase 2 route (0:00:00.1 421.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=421.7M) ***
Peak Memory Usage was 421.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=421.7M) ***

Extraction called for design 'lab7_layout_design' of instances=810 and nets=799 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 421.738M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 428.3M)
Number of Loop : 0
Start delay calculation (mem=428.254M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=428.484M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 428.5M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 428.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 428.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.393  | 91.393  | 92.748  | 96.193  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.122  |  0.459  |  0.122  |  3.431  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.097%
Routing Overflow: 0.00% H and 0.66% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 421.7M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 421.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=422.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=422.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.393  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.097%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 429.5M **
*** Starting optimizing excluded clock nets MEM= 429.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 429.5M) ***
*** Starting optimizing excluded clock nets MEM= 429.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 429.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 429.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.393  | 91.393  | 92.748  | 96.193  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.097%
Routing Overflow: 0.00% H and 0.66% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 429.5M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_1/curr_val_reg[6]/CLK 879.9(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]/CLK 800(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 800~879.9(ps)          0~100000(ps)        
Fall Phase Delay               : 764.3~844.5(ps)        0~100000(ps)        
Trig. Edge Skew                : 79.9(ps)               300(ps)             
Rise Skew                      : 79.9(ps)               
Fall Skew                      : 80.2(ps)               
Max. Rise Buffer Tran.         : 409.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 413.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 438.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 437.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 92.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 82.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 321.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 321.8(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 78.9(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]/CLK(R)->
  I0/LD/T_SR_1/curr_val_reg[1]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=431.5M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 7301 filler insts (cell FILL / prefix FILLER).
*INFO: Total 7301 filler insts added - prefix FILLER (CPU: 0:00:00.1).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 18:32:40 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteFollowPadPin set to true
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 822.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 8111 components
  8067 core components: 0 unplaced, 7923 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 16136 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 831.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.12 megs
sroute: Total Peak Memory used = 433.65 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Mar  4 18:32:40 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 433.00 (Mb)
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Mar  4 18:32:41 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  4 18:32:41 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1748      63.27%
#  Metal 2        V        1748      60.07%
#  Metal 3        H        1748      43.59%
#  ------------------------------------------
#  Total                   5244      55.64%
#
#  11 nets (1.38%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 450.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 451.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 451.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 451.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      3(0.43%)      0(0.00%)      2(0.29%)   (0.72%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      3(0.12%)      0(0.00%)      2(0.08%)   (0.20%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total wire length = 120978 um.
#Total half perimeter of net bounding box = 96101 um.
#Total wire length on LAYER metal1 = 78 um.
#Total wire length on LAYER metal2 = 63024 um.
#Total wire length on LAYER metal3 = 57876 um.
#Total number of vias = 3808
#Up-Via Summary (total 3808):
#           
#-----------------------
#  Metal 1         2175
#  Metal 2         1633
#-----------------------
#                  3808 
#
#Max overcon = 3 tracks.
#Total overcon = 0.20%.
#Worst layer Gcell overcon rate = 0.72%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.00 (Mb)
#Total memory = 451.00 (Mb)
#Peak memory = 483.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 454.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 454.00 (Mb)
#Complete Detail Routing.
#Total wire length = 121251 um.
#Total half perimeter of net bounding box = 96101 um.
#Total wire length on LAYER metal1 = 15955 um.
#Total wire length on LAYER metal2 = 62126 um.
#Total wire length on LAYER metal3 = 43170 um.
#Total number of vias = 4595
#Up-Via Summary (total 4595):
#           
#-----------------------
#  Metal 1         2655
#  Metal 2         1940
#-----------------------
#                  4595 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 1.00 (Mb)
#Total memory = 452.00 (Mb)
#Peak memory = 483.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 11.00 (Mb)
#Total memory = 444.00 (Mb)
#Peak memory = 483.00 (Mb)
#Number of warnings = 20
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  4 18:32:47 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=8111 and nets=799 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 444.1M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0229% (CPU Time= 0:00:00.0  MEM= 448.1M)
Extracted 20.0267% (CPU Time= 0:00:00.0  MEM= 448.1M)
Extracted 30.0305% (CPU Time= 0:00:00.0  MEM= 448.1M)
Extracted 40.0343% (CPU Time= 0:00:00.1  MEM= 448.1M)
Extracted 50.0381% (CPU Time= 0:00:00.1  MEM= 448.1M)
Extracted 60.0229% (CPU Time= 0:00:00.1  MEM= 448.1M)
Extracted 70.0267% (CPU Time= 0:00:00.1  MEM= 448.1M)
Extracted 80.0305% (CPU Time= 0:00:00.1  MEM= 448.1M)
Extracted 90.0343% (CPU Time= 0:00:00.1  MEM= 448.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 448.1M)
Nr. Extracted Resistors     : 9879
Nr. Extracted Ground Cap.   : 10635
Nr. Extracted Coupling Cap. : 21736
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 448.1M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 794 times net's RC data read were performed.
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 444.105M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 444.1M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 799 NETS and 0 SPECIALNETS signatures
#Created 8112 instance signatures
Begin checking placement ...
*info: Placed = 7923
*info: Unplaced = 0
Placement Density:100.00%(863136/863136)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=8111 and nets=799 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 454.2M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0229% (CPU Time= 0:00:00.1  MEM= 458.3M)
Extracted 20.0267% (CPU Time= 0:00:00.1  MEM= 458.3M)
Extracted 30.0305% (CPU Time= 0:00:00.1  MEM= 458.3M)
Extracted 40.0343% (CPU Time= 0:00:00.1  MEM= 458.3M)
Extracted 50.0381% (CPU Time= 0:00:00.1  MEM= 458.3M)
Extracted 60.0229% (CPU Time= 0:00:00.1  MEM= 458.3M)
Extracted 70.0267% (CPU Time= 0:00:00.1  MEM= 458.3M)
Extracted 80.0305% (CPU Time= 0:00:00.1  MEM= 458.3M)
Extracted 90.0343% (CPU Time= 0:00:00.1  MEM= 458.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 458.3M)
Nr. Extracted Resistors     : 9879
Nr. Extracted Ground Cap.   : 10635
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 454.250M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 460.8M)
Number of Loop : 0
Start delay calculation (mem=460.766M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 465.8M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 794 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=462.000M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 462.0M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.469  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 462.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 462.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.469  | 91.469  | 92.857  | 96.294  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 462.2M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  4 18:32:50 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1780.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1169.850 1451.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Wed Mar  4 18:32:50 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 462.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.8  MEM: 21.1M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           8111

Ports/Pins                             0

Nets                                5321
    metal layer metal1              1401
    metal layer metal2              2824
    metal layer metal3              1096

    Via Instances                   4595

Special Nets                         120
    metal layer metal1               116
    metal layer metal2                 4

    Via Instances                     82

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 28 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.2  MEM= 485.4M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 794 times net's RC data read were performed.
<CMD> selectInst c03
<CMD> fit
<CMD> deselectAll
<CMD> selectInst c01
<CMD> uiSetTool ruler
<CMD> fit
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I6 to match row orient.
Flip instance nclk__L2_I5 to match row orient.
Flip instance nclk__L2_I4 to match row orient.
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I1 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance I0/LD/OCTRL/d_plus_reg_reg to match row orient.
Flip instance I0/LD/ENC/last_bit_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[2] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[2] to match row orient.
Flip instance nclk__L2_I7 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 494.1M)
Number of Loop : 0
Start delay calculation (mem=494.070M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=494.301M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 494.3M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 10 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=494.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=494.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=494.3M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=8057 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=784 #term=2517 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 8057 single + 0 double + 0 multi
Total standard cell length = 28.6992 (mm), area = 0.8610 (mm^2)
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 11958 (860976 um^2) / alloc_area 17102 (1231308 um^2).
Pin Density = 0.210.
            = total # of pins 2517 / total Instance area 11958.
Identified 7301 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.091e+05 (4.13e+04 6.78e+04)
              Est.  stn bbox = 1.091e+05 (4.13e+04 6.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 495.2M
Iteration  2: Total net bbox = 1.091e+05 (4.13e+04 6.78e+04)
              Est.  stn bbox = 1.091e+05 (4.13e+04 6.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 495.2M
Iteration  3: Total net bbox = 1.091e+05 (4.13e+04 6.78e+04)
              Est.  stn bbox = 1.091e+05 (4.13e+04 6.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 495.2M
Iteration  4: Total net bbox = 1.091e+05 (4.13e+04 6.78e+04)
              Est.  stn bbox = 1.091e+05 (4.13e+04 6.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 495.2M
Iteration  5: Total net bbox = 8.756e+04 (3.55e+04 5.21e+04)
              Est.  stn bbox = 8.756e+04 (3.55e+04 5.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 495.2M
Iteration  6: Total net bbox = 8.465e+04 (3.43e+04 5.03e+04)
              Est.  stn bbox = 8.465e+04 (3.43e+04 5.03e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 495.2M
Iteration  7: Total net bbox = 9.809e+04 (3.98e+04 5.83e+04)
              Est.  stn bbox = 1.171e+05 (4.70e+04 7.01e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 494.3M
Iteration  8: Total net bbox = 9.809e+04 (3.98e+04 5.83e+04)
              Est.  stn bbox = 1.171e+05 (4.70e+04 7.01e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 494.3M
Iteration  9: Total net bbox = 9.431e+04 (3.79e+04 5.64e+04)
              Est.  stn bbox = 9.431e+04 (3.79e+04 5.64e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 495.2M
Iteration 10: Total net bbox = 1.079e+05 (4.35e+04 6.44e+04)
              Est.  stn bbox = 1.285e+05 (5.15e+04 7.70e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 494.4M
Iteration 11: Total net bbox = 1.079e+05 (4.35e+04 6.44e+04)
              Est.  stn bbox = 1.285e+05 (5.15e+04 7.70e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 494.4M
Iteration 12: Total net bbox = 1.089e+05 (4.35e+04 6.54e+04)
              Est.  stn bbox = 1.296e+05 (5.16e+04 7.80e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 494.4M
*** cost = 1.089e+05 (4.35e+04 6.54e+04) (cpu for global=0:00:01.9) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.1 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.8, real=0:00:02.0)
move report: preRPlace moves 2720 insts, mean move: 8.84 um, max move: 46.80 um
	max move on inst (FILLER_2811): (1164.00, 2001.00) --> (1147.20, 1971.00)
Placement tweakage begins.
wire length = 1.095e+05 = 4.376e+04 H + 6.578e+04 V
wire length = 1.046e+05 = 3.899e+04 H + 6.559e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 986 insts, mean move: 11.91 um, max move: 51.60 um
	max move on inst (I0/LD/U3): (756.00, 1551.00) --> (734.40, 1521.00)
move report: rPlace moves 3350 insts, mean move: 10.36 um, max move: 56.40 um
	max move on inst (I0/LD/ENC/U5): (765.60, 1431.00) --> (792.00, 1401.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        56.40 um
  inst (I0/LD/ENC/U5) with max move: (765.6, 1431) -> (792, 1401)
  mean    (X+Y) =        10.96 um
Total instances flipped for WireLenOpt: 13
Total instances flipped, including legalization: 122
Total instances moved : 425
*** cpu=0:00:02.8   mem=494.6M  mem(used)=0.1M***
Total net length = 1.043e+05 (3.898e+04 6.533e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:05.1, real=0:00:05.0, mem=494.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 18 )
*** Free Virtual Timing Model ...(mem=487.7M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 487.7M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=487.7M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1556400 2380500)
coreBox:    (350400 351000) (1206750 2031000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 489.2M):
Est net length = 1.258e+05um = 5.290e+04H + 7.292e+04V
Usage: (12.7%H 16.1%V) = (7.070e+04um 1.451e+05um) = (5764 4836)
Obstruct: 2188 = 1164 (20.0%H) + 1024 (17.6%V)
Overflow: 62 = 0 (0.00% H) + 62 (1.28% V)

Phase 1b route (0:00:00.0 491.8M):
Usage: (12.7%H 16.1%V) = (7.057e+04um 1.451e+05um) = (5753 4836)
Overflow: 59 = 0 (0.00% H) + 59 (1.23% V)

Phase 1c route (0:00:00.0 491.8M):
Usage: (12.6%H 16.2%V) = (7.042e+04um 1.453e+05um) = (5741 4843)
Overflow: 56 = 0 (0.00% H) + 56 (1.17% V)

Phase 1d route (0:00:00.0 491.8M):
Usage: (12.6%H 16.2%V) = (7.050e+04um 1.455e+05um) = (5747 4849)
Overflow: 49 = 0 (0.00% H) + 49 (1.03% V)

Phase 1e route (0:00:00.0 492.4M):
Usage: (12.6%H 16.2%V) = (7.051e+04um 1.456e+05um) = (5748 4852)
Overflow: 42 = 0 (0.00% H) + 42 (0.87% V)

Phase 1f route (0:00:00.0 492.4M):
Usage: (12.7%H 16.2%V) = (7.090e+04um 1.460e+05um) = (5780 4866)
Overflow: 23 = 0 (0.00% H) + 23 (0.49% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	22	 0.46%
--------------------------------------
  0:	0	 0.00%	245	 5.10%
  1:	81	 1.74%	430	 8.94%
  2:	10	 0.21%	360	 7.49%
  3:	149	 3.19%	579	12.04%
  4:	56	 1.20%	780	16.22%
  5:	125	 2.68%	1967	40.91%
  6:	263	 5.63%	44	 0.92%
  7:	523	11.20%	12	 0.25%
  8:	747	16.00%	24	 0.50%
  9:	798	17.10%	18	 0.37%
 10:	1754	37.57%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%


Global route (cpu=0.0s real=0.0s 489.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.7%H 16.2%V) = (7.090e+04um 1.460e+05um) = (5780 4866)
Overflow: 23 = 0 (0.00% H) + 23 (0.49% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	22	 0.46%
--------------------------------------
  0:	0	 0.00%	245	 5.10%
  1:	81	 1.74%	430	 8.94%
  2:	10	 0.21%	360	 7.49%
  3:	149	 3.19%	579	12.04%
  4:	56	 1.20%	780	16.22%
  5:	125	 2.68%	1967	40.91%
  6:	263	 5.63%	44	 0.92%
  7:	523	11.20%	12	 0.25%
  8:	747	16.00%	24	 0.50%
  9:	798	17.10%	18	 0.37%
 10:	1754	37.57%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%



*** Completed Phase 1 route (0:00:00.1 487.8M) ***


Total length: 1.291e+05um, number of vias: 4509
M1(H) length: 0.000e+00um, number of vias: 2469
M2(V) length: 7.693e+04um, number of vias: 2040
M3(H) length: 5.222e+04um
*** Completed Phase 2 route (0:00:00.1 487.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=487.8M) ***
Peak Memory Usage was 488.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=487.8M) ***

Extraction called for design 'lab7_layout_design' of instances=8101 and nets=789 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 487.836M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 494.4M)
Number of Loop : 0
Start delay calculation (mem=494.352M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=494.582M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 494.6M) ***
*info: Start fixing DRV (Mem = 494.58M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (494.6M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=494.6M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.599819
Start fixing design rules ... (0:00:00.1 494.6M)
Done fixing design rule (0:00:00.3 494.6M)

Summary:
19 buffers added on 19 nets (with 0 driver resized)

Density after buffering = 0.602779
*** Completed dpFixDRCViolation (0:00:00.4 494.6M)

Re-routed 38 nets
Extraction called for design 'lab7_layout_design' of instances=8120 and nets=808 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 494.582M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 494.4M)
Number of Loop : 0
Start delay calculation (mem=494.352M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=494.582M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 494.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    10
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 494.58M).
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 494.6M **
*** Starting optFanout (494.6M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=494.6M) ***
Start fixing timing ... (0:00:00.1 494.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 494.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.602779
*** Completed optFanout (0:00:00.3 494.6M)

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 494.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.278% **

*** starting 1-st reclaim pass: 631 instances 
*** starting 2-nd reclaim pass: 626 instances 
*** starting 3-rd reclaim pass: 13 instances 


** Area Reclaim Summary: Buffer Deletion = 5 Declone = 0 Downsize = 1 **
** Density Change = 0.080% **
** Density after area reclaim = 60.198% **
*** Finished Area Reclaim (0:00:00.3) ***
density before resizing = 60.198%
density after resizing = 60.198%
*** Starting trialRoute (mem=494.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1556400 2380500)
coreBox:    (350400 351000) (1206750 2031000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 496.0M):
Est net length = 1.259e+05um = 5.284e+04H + 7.307e+04V
Usage: (12.7%H 16.3%V) = (7.068e+04um 1.462e+05um) = (5762 4871)
Obstruct: 2188 = 1164 (20.0%H) + 1024 (17.6%V)
Overflow: 63 = 0 (0.00% H) + 63 (1.30% V)

Phase 1b route (0:00:00.0 498.5M):
Usage: (12.6%H 16.3%V) = (7.054e+04um 1.462e+05um) = (5751 4871)
Overflow: 58 = 0 (0.00% H) + 58 (1.20% V)

Phase 1c route (0:00:00.0 498.5M):
Usage: (12.6%H 16.3%V) = (7.041e+04um 1.462e+05um) = (5740 4874)
Overflow: 56 = 0 (0.00% H) + 56 (1.16% V)

Phase 1d route (0:00:00.0 498.5M):
Usage: (12.6%H 16.3%V) = (7.048e+04um 1.464e+05um) = (5746 4879)
Overflow: 49 = 0 (0.00% H) + 49 (1.03% V)

Phase 1e route (0:00:00.0 499.2M):
Usage: (12.6%H 16.3%V) = (7.048e+04um 1.465e+05um) = (5746 4883)
Overflow: 44 = 0 (0.00% H) + 44 (0.91% V)

Phase 1f route (0:00:00.0 499.2M):
Usage: (12.7%H 16.3%V) = (7.086e+04um 1.469e+05um) = (5777 4896)
Overflow: 26 = 0 (0.00% H) + 26 (0.55% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	25	 0.52%
--------------------------------------
  0:	0	 0.00%	245	 5.10%
  1:	81	 1.74%	434	 9.03%
  2:	8	 0.17%	360	 7.49%
  3:	149	 3.19%	579	12.04%
  4:	60	 1.29%	769	15.99%
  5:	114	 2.44%	1971	40.99%
  6:	274	 5.87%	44	 0.92%
  7:	518	11.10%	12	 0.25%
  8:	764	16.37%	24	 0.50%
  9:	779	16.69%	18	 0.37%
 10:	1759	37.68%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%


Global route (cpu=0.1s real=0.0s 496.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.7%H 16.3%V) = (7.086e+04um 1.469e+05um) = (5777 4896)
Overflow: 26 = 0 (0.00% H) + 26 (0.55% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	25	 0.52%
--------------------------------------
  0:	0	 0.00%	245	 5.10%
  1:	81	 1.74%	434	 9.03%
  2:	8	 0.17%	360	 7.49%
  3:	149	 3.19%	579	12.04%
  4:	60	 1.29%	769	15.99%
  5:	114	 2.44%	1971	40.99%
  6:	274	 5.87%	44	 0.92%
  7:	518	11.10%	12	 0.25%
  8:	764	16.37%	24	 0.50%
  9:	779	16.69%	18	 0.37%
 10:	1759	37.68%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%



*** Completed Phase 1 route (0:00:00.1 494.6M) ***


Total length: 1.294e+05um, number of vias: 4539
M1(H) length: 0.000e+00um, number of vias: 2497
M2(V) length: 7.718e+04um, number of vias: 2042
M3(H) length: 5.221e+04um
*** Completed Phase 2 route (0:00:00.1 494.6M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=494.6M) ***
Peak Memory Usage was 494.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=494.6M) ***

Extraction called for design 'lab7_layout_design' of instances=8115 and nets=803 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 487.836M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 494.4M)
Number of Loop : 0
Start delay calculation (mem=494.352M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=494.582M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 494.6M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 494.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 494.6M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=494.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=487.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=487.8M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=8071 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=798 #term=2545 #term/net=3.19, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 8071 single + 0 double + 0 multi
Total standard cell length = 28.8024 (mm), area = 0.8641 (mm^2)
Average module density = 0.702.
Density for the design = 0.702.
       = stdcell_area 12001 (864072 um^2) / alloc_area 17102 (1231308 um^2).
Pin Density = 0.212.
            = total # of pins 2545 / total Instance area 12001.
Identified 7301 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.073e+05 (4.07e+04 6.66e+04)
              Est.  stn bbox = 1.278e+05 (4.86e+04 7.92e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 494.6M
Iteration 13: Total net bbox = 1.066e+05 (4.13e+04 6.53e+04)
              Est.  stn bbox = 1.271e+05 (4.92e+04 7.79e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 494.6M
*** cost = 1.066e+05 (4.13e+04 6.53e+04) (cpu for global=0:00:00.1) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.1, real=0:00:02.0)
move report: preRPlace moves 282 insts, mean move: 4.17 um, max move: 32.40 um
	max move on inst (FILLER_6775): (1005.60, 441.00) --> (1008.00, 411.00)
Placement tweakage begins.
wire length = 1.066e+05 = 4.133e+04 H + 6.531e+04 V
wire length = 1.038e+05 = 3.864e+04 H + 6.520e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 475 insts, mean move: 11.37 um, max move: 44.40 um
	max move on inst (I0/LD/CTRL/U142): (940.80, 1371.00) --> (955.20, 1341.00)
move report: rPlace moves 677 insts, mean move: 9.15 um, max move: 58.80 um
	max move on inst (FILLER_6775): (1005.60, 441.00) --> (1034.40, 411.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        44.40 um
  inst (I0/LD/CTRL/U142) with max move: (940.8, 1371) -> (955.2, 1341)
  mean    (X+Y) =         8.03 um
Total instances flipped for WireLenOpt: 18
Total instances flipped, including legalization: 241
Total instances moved : 254
*** cpu=0:00:02.0   mem=494.8M  mem(used)=0.2M***
Total net length = 1.037e+05 (3.864e+04 6.510e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:02.9, real=0:00:03.0, mem=494.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 18 )
*** Free Virtual Timing Model ...(mem=487.9M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:11, real = 0: 0:13, mem = 487.9M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 8071
*info: Unplaced = 0
Placement Density:60.20%(864072/1435392)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 18:34:11 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteConnectBlockPin set to false
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 880.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 8115 components
  8071 core components: 0 unplaced, 7927 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 16144 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 114
  Number of Followpin connections: 57
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 890.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Wed Mar  4 18:34:12 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  4 18:34:12 2015

sroute post-processing starts at Wed Mar  4 18:34:12 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  4 18:34:12 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.10 megs
sroute: Total Peak Memory used = 488.13 megs
<CMD> trialRoute
*** Starting trialRoute (mem=488.1M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1556400 2380500)
coreBox:    (350400 351000) (1206750 2031000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 489.5M):
Est net length = 1.251e+05um = 5.254e+04H + 7.259e+04V
Usage: (12.6%H 16.2%V) = (7.033e+04um 1.454e+05um) = (5732 4845)
Obstruct: 2188 = 1164 (20.0%H) + 1024 (17.6%V)
Overflow: 58 = 0 (0.00% H) + 58 (1.20% V)

Phase 1b route (0:00:00.0 492.0M):
Usage: (12.6%H 16.2%V) = (7.017e+04um 1.454e+05um) = (5719 4845)
Overflow: 50 = 0 (0.00% H) + 50 (1.04% V)

Phase 1c route (0:00:00.0 492.0M):
Usage: (12.5%H 16.2%V) = (6.999e+04um 1.455e+05um) = (5704 4850)
Overflow: 46 = 0 (0.00% H) + 46 (0.96% V)

Phase 1d route (0:00:00.0 492.0M):
Usage: (12.6%H 16.2%V) = (7.009e+04um 1.457e+05um) = (5712 4855)
Overflow: 36 = 0 (0.00% H) + 36 (0.76% V)

Phase 1e route (0:00:00.0 492.7M):
Usage: (12.6%H 16.2%V) = (7.007e+04um 1.459e+05um) = (5711 4863)
Overflow: 26 = 0 (0.00% H) + 26 (0.54% V)

Phase 1f route (0:00:00.0 492.7M):
Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%


Global route (cpu=0.1s real=0.0s 490.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%



*** Completed Phase 1 route (0:00:00.1 488.1M) ***


Total length: 1.289e+05um, number of vias: 4507
M1(H) length: 0.000e+00um, number of vias: 2497
M2(V) length: 7.729e+04um, number of vias: 2010
M3(H) length: 5.164e+04um
*** Completed Phase 2 route (0:00:00.1 488.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=488.1M) ***
Peak Memory Usage was 488.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=488.1M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=488.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1556400 2380500)
coreBox:    (350400 351000) (1206750 2031000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 489.5M):
Est net length = 1.251e+05um = 5.254e+04H + 7.259e+04V
Usage: (12.6%H 16.2%V) = (7.033e+04um 1.454e+05um) = (5732 4845)
Obstruct: 2188 = 1164 (20.0%H) + 1024 (17.6%V)
Overflow: 58 = 0 (0.00% H) + 58 (1.20% V)

Phase 1b route (0:00:00.0 492.0M):
Usage: (12.6%H 16.2%V) = (7.017e+04um 1.454e+05um) = (5719 4845)
Overflow: 50 = 0 (0.00% H) + 50 (1.04% V)

Phase 1c route (0:00:00.0 492.0M):
Usage: (12.5%H 16.2%V) = (6.999e+04um 1.455e+05um) = (5704 4850)
Overflow: 46 = 0 (0.00% H) + 46 (0.96% V)

Phase 1d route (0:00:00.0 492.0M):
Usage: (12.6%H 16.2%V) = (7.009e+04um 1.457e+05um) = (5712 4855)
Overflow: 36 = 0 (0.00% H) + 36 (0.76% V)

Phase 1e route (0:00:00.0 492.7M):
Usage: (12.6%H 16.2%V) = (7.007e+04um 1.459e+05um) = (5711 4863)
Overflow: 26 = 0 (0.00% H) + 26 (0.54% V)

Phase 1f route (0:00:00.0 492.7M):
Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%


Global route (cpu=0.1s real=0.0s 490.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%



*** Completed Phase 1 route (0:00:00.1 488.1M) ***


Total length: 1.289e+05um, number of vias: 4507
M1(H) length: 0.000e+00um, number of vias: 2497
M2(V) length: 7.729e+04um, number of vias: 2010
M3(H) length: 5.164e+04um
*** Completed Phase 2 route (0:00:00.1 488.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=488.1M) ***
Peak Memory Usage was 488.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=488.1M) ***

Extraction called for design 'lab7_layout_design' of instances=8115 and nets=803 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 488.129M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.765  | 94.765  | 95.026  | 97.226  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.198%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.89 sec
Total Real time: 1.0 sec
Total Memory Usage: 494.875 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 494.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=494.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=494.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.765  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.198%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 494.9M **
*info: Start fixing DRV (Mem = 494.88M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 494.88M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=494.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.765  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.198%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 494.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 494.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.765  | 94.765  | 95.026  | 97.226  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.198%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 494.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=494.9M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=494.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 495.004M)

Start to trace clock trees ...
*** Begin Tracer (mem=495.0M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=495.0M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:01.0, mem=495.0M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=495.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1556400 2380500)
coreBox:    (350400 351000) (1206750 2031000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 496.4M):
Est net length = 1.251e+05um = 5.254e+04H + 7.259e+04V
Usage: (12.6%H 16.2%V) = (7.033e+04um 1.454e+05um) = (5732 4845)
Obstruct: 2188 = 1164 (20.0%H) + 1024 (17.6%V)
Overflow: 58 = 0 (0.00% H) + 58 (1.20% V)

Phase 1b route (0:00:00.0 498.9M):
Usage: (12.6%H 16.2%V) = (7.017e+04um 1.454e+05um) = (5719 4845)
Overflow: 50 = 0 (0.00% H) + 50 (1.04% V)

Phase 1c route (0:00:00.0 498.9M):
Usage: (12.5%H 16.2%V) = (6.999e+04um 1.455e+05um) = (5704 4850)
Overflow: 46 = 0 (0.00% H) + 46 (0.96% V)

Phase 1d route (0:00:00.0 498.9M):
Usage: (12.6%H 16.2%V) = (7.009e+04um 1.457e+05um) = (5712 4855)
Overflow: 36 = 0 (0.00% H) + 36 (0.76% V)

Phase 1e route (0:00:00.0 499.6M):
Usage: (12.6%H 16.2%V) = (7.007e+04um 1.459e+05um) = (5711 4863)
Overflow: 26 = 0 (0.00% H) + 26 (0.54% V)

Phase 1f route (0:00:00.0 499.6M):
Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%


Global route (cpu=0.1s real=0.0s 497.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%



*** Completed Phase 1 route (0:00:00.1 495.0M) ***


Total length: 1.289e+05um, number of vias: 4507
M1(H) length: 0.000e+00um, number of vias: 2497
M2(V) length: 7.729e+04um, number of vias: 2010
M3(H) length: 5.164e+04um
*** Completed Phase 2 route (0:00:00.1 495.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=495.0M) ***
Peak Memory Usage was 495.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=495.0M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=488.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1556400 2380500)
coreBox:    (350400 351000) (1206750 2031000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 489.7M):
Est net length = 1.251e+05um = 5.254e+04H + 7.259e+04V
Usage: (12.6%H 16.2%V) = (7.033e+04um 1.454e+05um) = (5732 4845)
Obstruct: 2188 = 1164 (20.0%H) + 1024 (17.6%V)
Overflow: 58 = 0 (0.00% H) + 58 (1.20% V)

Phase 1b route (0:00:00.0 492.2M):
Usage: (12.6%H 16.2%V) = (7.017e+04um 1.454e+05um) = (5719 4845)
Overflow: 50 = 0 (0.00% H) + 50 (1.04% V)

Phase 1c route (0:00:00.0 492.2M):
Usage: (12.5%H 16.2%V) = (6.999e+04um 1.455e+05um) = (5704 4850)
Overflow: 46 = 0 (0.00% H) + 46 (0.96% V)

Phase 1d route (0:00:00.0 492.2M):
Usage: (12.6%H 16.2%V) = (7.009e+04um 1.457e+05um) = (5712 4855)
Overflow: 36 = 0 (0.00% H) + 36 (0.76% V)

Phase 1e route (0:00:00.0 492.8M):
Usage: (12.6%H 16.2%V) = (7.007e+04um 1.459e+05um) = (5711 4863)
Overflow: 26 = 0 (0.00% H) + 26 (0.54% V)

Phase 1f route (0:00:00.0 492.8M):
Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%


Global route (cpu=0.1s real=0.0s 490.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%



*** Completed Phase 1 route (0:00:00.1 488.3M) ***


Total length: 1.289e+05um, number of vias: 4507
M1(H) length: 0.000e+00um, number of vias: 2497
M2(V) length: 7.729e+04um, number of vias: 2010
M3(H) length: 5.164e+04um
*** Completed Phase 2 route (0:00:00.1 488.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=488.3M) ***
Peak Memory Usage was 488.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=488.3M) ***

Extraction called for design 'lab7_layout_design' of instances=8115 and nets=803 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 488.258M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.133  | 91.133  | 92.457  | 96.224  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.198%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.88 sec
Total Real time: 1.0 sec
Total Memory Usage: 495.003906 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=8115 and nets=803 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 495.004M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 488.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=488.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=488.3M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:44, mem=488.3M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.3, REAL=0:00:01.0, totSessionCpu=0:01:45, mem=495.4M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.7, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.8   mem=488.5M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 1.074e+05 (4.069e+04 6.668e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 18 )
*** Starting trialRoute (mem=488.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1556400 2380500)
coreBox:    (350400 351000) (1206750 2031000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 489.8M):
Est net length = 1.251e+05um = 5.254e+04H + 7.259e+04V
Usage: (12.6%H 16.2%V) = (7.033e+04um 1.454e+05um) = (5732 4845)
Obstruct: 2188 = 1164 (20.0%H) + 1024 (17.6%V)
Overflow: 58 = 0 (0.00% H) + 58 (1.20% V)

Phase 1b route (0:00:00.0 492.3M):
Usage: (12.6%H 16.2%V) = (7.017e+04um 1.454e+05um) = (5719 4845)
Overflow: 50 = 0 (0.00% H) + 50 (1.04% V)

Phase 1c route (0:00:00.0 492.3M):
Usage: (12.5%H 16.2%V) = (6.999e+04um 1.455e+05um) = (5704 4850)
Overflow: 46 = 0 (0.00% H) + 46 (0.96% V)

Phase 1d route (0:00:00.0 492.3M):
Usage: (12.6%H 16.2%V) = (7.009e+04um 1.457e+05um) = (5712 4855)
Overflow: 36 = 0 (0.00% H) + 36 (0.76% V)

Phase 1e route (0:00:00.0 493.0M):
Usage: (12.6%H 16.2%V) = (7.007e+04um 1.459e+05um) = (5711 4863)
Overflow: 26 = 0 (0.00% H) + 26 (0.54% V)

Phase 1f route (0:00:00.0 493.0M):
Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%


Global route (cpu=0.1s real=0.0s 490.5M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 16.3%V) = (7.031e+04um 1.461e+05um) = (5731 4870)
Overflow: 15 = 0 (0.00% H) + 15 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	14	 0.29%
--------------------------------------
  0:	0	 0.00%	297	 6.18%
  1:	81	 1.74%	410	 8.53%
  2:	7	 0.15%	357	 7.43%
  3:	147	 3.15%	519	10.79%
  4:	57	 1.22%	778	16.18%
  5:	141	 3.02%	2008	41.76%
  6:	285	 6.11%	44	 0.92%
  7:	447	 9.58%	12	 0.25%
  8:	744	15.94%	24	 0.50%
  9:	847	18.14%	18	 0.37%
 10:	1750	37.49%	18	 0.37%
 11:	0	 0.00%	4	 0.08%
 12:	0	 0.00%	4	 0.08%
 14:	81	 1.74%	0	 0.00%
 15:	81	 1.74%	1	 0.02%
 16:	0	 0.00%	4	 0.08%
 17:	0	 0.00%	11	 0.23%
 18:	0	 0.00%	7	 0.15%
 19:	0	 0.00%	13	 0.27%
 20:	0	 0.00%	264	 5.49%



*** Completed Phase 1 route (0:00:00.1 488.4M) ***


Total length: 1.289e+05um, number of vias: 4507
M1(H) length: 0.000e+00um, number of vias: 2497
M2(V) length: 7.729e+04um, number of vias: 2010
M3(H) length: 5.164e+04um
*** Completed Phase 2 route (0:00:00.1 488.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=488.4M) ***
Peak Memory Usage was 488.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=488.4M) ***

Extraction called for design 'lab7_layout_design' of instances=8115 and nets=803 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 488.383M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 494.9M)
Number of Loop : 0
Start delay calculation (mem=494.898M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=495.129M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 495.1M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 495.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 495.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.133  | 91.133  | 92.457  | 96.224  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.458  |  0.051  |  3.461  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.198%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 488.4M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 488.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=488.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=488.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.133  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.198%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 495.1M **
*** Starting optimizing excluded clock nets MEM= 495.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 495.1M) ***
*** Starting optimizing excluded clock nets MEM= 495.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 495.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 495.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.133  | 91.133  | 92.457  | 96.224  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.198%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 495.1M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_1/curr_val_reg[3]/CLK 962.7(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]/CLK 842.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 842.3~962.7(ps)        0~100000(ps)        
Fall Phase Delay               : 806.4~928.2(ps)        0~100000(ps)        
Trig. Edge Skew                : 120.4(ps)              300(ps)             
Rise Skew                      : 120.4(ps)              
Fall Skew                      : 121.8(ps)              
Max. Rise Buffer Tran.         : 429.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 432.3(ps)              400(ps)             
Max. Rise Sink Tran.           : 505.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 507.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 109.6(ps)              0(ps)               
Min. Fall Buffer Tran.         : 100.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 332.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 332.4(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 118.3(ps)              
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]/CLK(R)->
  I0/LD/T_SR_1/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=495.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 7935 filler insts (cell FILL / prefix FILLER).
*INFO: Total 7935 filler insts added - prefix FILLER (CPU: 0:00:00.1).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 18:34:22 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteFollowPadPin set to true
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 890.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 16050 components
  16006 core components: 0 unplaced, 15862 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 32014 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 901.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 496.28 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Mar  4 18:34:24 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Mar  4 18:34:25 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  4 18:34:25 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        2440      43.69%
#  Metal 2        V        2440      38.16%
#  Metal 3        H        2440      32.13%
#  ------------------------------------------
#  Total                   7320      37.99%
#
#  11 nets (1.37%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 498.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 498.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 498.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 498.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      2(0.13%)   (0.13%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 133341 um.
#Total half perimeter of net bounding box = 108054 um.
#Total wire length on LAYER metal1 = 1287 um.
#Total wire length on LAYER metal2 = 80886 um.
#Total wire length on LAYER metal3 = 51168 um.
#Total number of vias = 3428
#Up-Via Summary (total 3428):
#           
#-----------------------
#  Metal 1         2129
#  Metal 2         1299
#-----------------------
#                  3428 
#
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.13%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 498.00 (Mb)
#Peak memory = 531.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 500.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.00 (Mb)
#Complete Detail Routing.
#Total wire length = 135955 um.
#Total half perimeter of net bounding box = 108054 um.
#Total wire length on LAYER metal1 = 13284 um.
#Total wire length on LAYER metal2 = 80588 um.
#Total wire length on LAYER metal3 = 42084 um.
#Total number of vias = 4539
#Up-Via Summary (total 4539):
#           
#-----------------------
#  Metal 1         2700
#  Metal 2         1839
#-----------------------
#                  4539 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 498.00 (Mb)
#Peak memory = 531.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -7.00 (Mb)
#Total memory = 489.00 (Mb)
#Peak memory = 531.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  4 18:34:32 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=16050 and nets=803 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 489.5M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0341% (CPU Time= 0:00:00.0  MEM= 493.6M)
Extracted 20.0281% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 30.0221% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 40.0361% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 50.0301% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 60.0241% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 70.0381% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 80.0321% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 90.0261% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 493.6M)
Nr. Extracted Resistors     : 9565
Nr. Extracted Ground Cap.   : 10325
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 489.531M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 489.5M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 15862
*info: Unplaced = 0
Placement Density:100.00%(1435392/1435392)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=16050 and nets=803 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 489.5M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0341% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 20.0281% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 30.0221% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 40.0361% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 50.0301% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 60.0241% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 70.0381% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 80.0321% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 90.0261% (CPU Time= 0:00:00.1  MEM= 493.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 493.6M)
Nr. Extracted Resistors     : 9565
Nr. Extracted Ground Cap.   : 10325
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 489.531M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 496.0M)
Number of Loop : 0
Start delay calculation (mem=496.047M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 501.1M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 798 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=497.281M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 497.3M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.087  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 497.3M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 497.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.087  | 92.087  | 93.685  | 96.270  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 497.3M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  4 18:34:35 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1556.7000, 2380.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1225.800 2051.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Wed Mar  4 18:34:35 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 497.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.1  MEM: 14.1M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          16050

Ports/Pins                             0

Nets                                5054
    metal layer metal1              1147
    metal layer metal2              2866
    metal layer metal3              1041

    Via Instances                   4539

Special Nets                         180
    metal layer metal1               176
    metal layer metal2                 4

    Via Instances                    122

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 57 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.2  MEM= 502.3M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 798 times net's RC data read were performed.
<CMD> fit
<CMD> zoomIn
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I1 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance nclk__L1_I0 to match row orient.
Flip instance I0/LD/OCTRL/d_minus_reg_reg to match row orient.
Flip instance I0/LD/OCTRL/d_plus_reg_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[1] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 499.3M)
Number of Loop : 0
Start delay calculation (mem=499.266M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=499.496M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 499.5M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 14 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=499.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=499.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=499.5M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=15992 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=784 #term=2517 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 15992 single + 0 double + 0 multi
Total standard cell length = 47.7432 (mm), area = 1.4323 (mm^2)
Average module density = 0.419.
Density for the design = 0.419.
       = stdcell_area 19893 (1432296 um^2) / alloc_area 47450 (3416411 um^2).
Pin Density = 0.127.
            = total # of pins 2517 / total Instance area 19893.
Identified 15236 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.667e+05 (9.20e+04 7.47e+04)
              Est.  stn bbox = 1.667e+05 (9.20e+04 7.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 501.5M
Iteration  2: Total net bbox = 1.667e+05 (9.20e+04 7.47e+04)
              Est.  stn bbox = 1.667e+05 (9.20e+04 7.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 501.5M
Iteration  3: Total net bbox = 1.667e+05 (9.20e+04 7.47e+04)
              Est.  stn bbox = 1.667e+05 (9.20e+04 7.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 501.5M
Iteration  4: Total net bbox = 1.667e+05 (9.20e+04 7.47e+04)
              Est.  stn bbox = 1.667e+05 (9.20e+04 7.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 501.5M
Iteration  5: Total net bbox = 1.667e+05 (9.20e+04 7.47e+04)
              Est.  stn bbox = 1.667e+05 (9.20e+04 7.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 501.5M
Iteration  6: Total net bbox = 1.284e+05 (7.11e+04 5.72e+04)
              Est.  stn bbox = 1.284e+05 (7.11e+04 5.72e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 501.5M
Iteration  7: Total net bbox = 1.488e+05 (8.24e+04 6.64e+04)
              Est.  stn bbox = 1.788e+05 (9.89e+04 8.00e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 499.5M
Iteration  8: Total net bbox = 1.488e+05 (8.24e+04 6.64e+04)
              Est.  stn bbox = 1.788e+05 (9.89e+04 8.00e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 499.5M
Iteration  9: Total net bbox = 1.480e+05 (8.18e+04 6.62e+04)
              Est.  stn bbox = 1.786e+05 (9.85e+04 8.01e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 499.6M
Iteration 10: Total net bbox = 1.480e+05 (8.18e+04 6.62e+04)
              Est.  stn bbox = 1.786e+05 (9.85e+04 8.01e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 499.6M
Iteration 11: Total net bbox = 1.564e+05 (8.64e+04 7.00e+04)
              Est.  stn bbox = 1.873e+05 (1.03e+05 8.41e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 499.6M
Iteration 12: Total net bbox = 1.573e+05 (8.61e+04 7.12e+04)
              Est.  stn bbox = 1.883e+05 (1.03e+05 8.53e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 499.6M
*** cost = 1.573e+05 (8.61e+04 7.12e+04) (cpu for global=0:00:02.8) real=0:00:03.0***
Core Placement runtime cpu: 0:00:01.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.5, real=0:00:04.0)
move report: preRPlace moves 1646 insts, mean move: 11.05 um, max move: 44.40 um
	max move on inst (FILLER_4366): (1082.40, 2211.00) --> (1068.00, 2181.00)
Placement tweakage begins.
wire length = 1.574e+05 = 8.615e+04 H + 7.121e+04 V
wire length = 1.515e+05 = 8.035e+04 H + 7.112e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 997 insts, mean move: 14.44 um, max move: 57.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269): (775.20, 951.00) --> (832.80, 951.00)
move report: rPlace moves 2575 insts, mean move: 12.55 um, max move: 57.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269): (775.20, 951.00) --> (832.80, 951.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        57.60 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269) with max move: (775.2, 951) -> (832.8, 951)
  mean    (X+Y) =        14.41 um
Total instances flipped for WireLenOpt: 11
Total instances flipped, including legalization: 173
Total instances moved : 347
*** cpu=0:00:05.6   mem=500.0M  mem(used)=0.4M***
Total net length = 1.513e+05 (8.035e+04 7.094e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:09.1, real=0:00:10.0, mem=499.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 49 )
*** Free Virtual Timing Model ...(mem=492.9M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 492.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=492.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2598000 2590500)
coreBox:    (350400 351000) (2249100 2241000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 494.8M):
Est net length = 1.866e+05um = 9.751e+04H + 8.914e+04V
Usage: (7.8%H 8.0%V) = (1.199e+05um 1.671e+05um) = (9910 5569)
Obstruct: 2210 = 1104 (8.3%H) + 1106 (8.3%V)
Overflow: 38 = 0 (0.00% H) + 38 (0.31% V)

Phase 1b route (0:00:00.0 497.3M):
Usage: (7.8%H 8.0%V) = (1.196e+05um 1.671e+05um) = (9884 5569)
Overflow: 37 = 0 (0.00% H) + 37 (0.31% V)

Phase 1c route (0:00:00.0 497.3M):
Usage: (7.8%H 8.0%V) = (1.194e+05um 1.678e+05um) = (9867 5593)
Overflow: 36 = 0 (0.00% H) + 36 (0.30% V)

Phase 1d route (0:00:00.0 497.3M):
Usage: (7.8%H 8.0%V) = (1.195e+05um 1.680e+05um) = (9872 5600)
Overflow: 28 = 0 (0.00% H) + 28 (0.23% V)

Phase 1e route (0:00:00.0 497.9M):
Usage: (7.8%H 8.0%V) = (1.195e+05um 1.681e+05um) = (9875 5603)
Overflow: 22 = 0 (0.00% H) + 22 (0.18% V)

Phase 1f route (0:00:00.0 497.9M):
Usage: (7.8%H 8.0%V) = (1.197e+05um 1.684e+05um) = (9891 5611)
Overflow: 14 = 0 (0.00% H) + 14 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	11	 0.09%
--------------------------------------
  0:	2	 0.02%	216	 1.78%
  1:	122	 1.00%	252	 2.07%
  2:	21	 0.17%	419	 3.44%
  3:	108	 0.89%	908	 7.46%
  4:	81	 0.67%	1509	12.40%
  5:	176	 1.45%	8250	67.81%
  6:	418	 3.44%	75	 0.62%
  7:	827	 6.80%	7	 0.06%
  8:	1318	10.83%	11	 0.09%
  9:	2086	17.14%	16	 0.13%
 10:	5445	44.75%	44	 0.36%
 12:	41	 0.34%	0	 0.00%
 14:	667	 5.48%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.30%


Global route (cpu=0.1s real=0.0s 495.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 8.0%V) = (1.197e+05um 1.684e+05um) = (9891 5611)
Overflow: 14 = 0 (0.00% H) + 14 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	11	 0.09%
--------------------------------------
  0:	2	 0.02%	216	 1.78%
  1:	122	 1.00%	252	 2.07%
  2:	21	 0.17%	419	 3.44%
  3:	108	 0.89%	908	 7.46%
  4:	81	 0.67%	1509	12.40%
  5:	176	 1.45%	8250	67.81%
  6:	418	 3.44%	75	 0.62%
  7:	827	 6.80%	7	 0.06%
  8:	1318	10.83%	11	 0.09%
  9:	2086	17.14%	16	 0.13%
 10:	5445	44.75%	44	 0.36%
 12:	41	 0.34%	0	 0.00%
 14:	667	 5.48%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.30%



*** Completed Phase 1 route (0:00:00.1 493.2M) ***


Total length: 1.896e+05um, number of vias: 4627
M1(H) length: 0.000e+00um, number of vias: 2469
M2(V) length: 9.253e+04um, number of vias: 2158
M3(H) length: 9.705e+04um
*** Completed Phase 2 route (0:00:00.1 493.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=493.2M) ***
Peak Memory Usage was 493.5M 
*** Finished trialRoute (cpu=0:00:00.3 mem=493.2M) ***

Extraction called for design 'lab7_layout_design' of instances=16036 and nets=789 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 493.199M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 499.7M)
Number of Loop : 0
Start delay calculation (mem=499.715M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=499.945M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 499.9M) ***
*info: Start fixing DRV (Mem = 499.95M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (499.9M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=499.9M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.399193
Start fixing design rules ... (0:00:00.2 499.9M)
Done fixing design rule (0:00:00.4 499.9M)

Summary:
24 buffers added on 24 nets (with 5 drivers resized)

Density after buffering = 0.400738
*** Completed dpFixDRCViolation (0:00:00.6 499.9M)

Re-routed 53 nets
Extraction called for design 'lab7_layout_design' of instances=16060 and nets=813 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 499.945M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 499.7M)
Number of Loop : 0
Start delay calculation (mem=499.715M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=499.945M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 499.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    18
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 499.95M).
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 499.9M **
*** Starting optFanout (499.9M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=499.9M) ***
Start fixing timing ... (0:00:00.3 499.9M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.3 499.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.400738
*** Completed optFanout (0:00:00.6 499.9M)

**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 499.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 40.074% **

*** starting 1-st reclaim pass: 636 instances 
*** starting 2-nd reclaim pass: 634 instances 
*** starting 3-rd reclaim pass: 10 instances 


** Area Reclaim Summary: Buffer Deletion = 2 Declone = 0 Downsize = 1 **
** Density Change = 0.014% **
** Density after area reclaim = 40.060% **
*** Finished Area Reclaim (0:00:00.6) ***
density before resizing = 40.060%
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 40.072%
*** Starting trialRoute (mem=499.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2598000 2590500)
coreBox:    (350400 351000) (2249100 2241000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 501.5M):
Est net length = 1.866e+05um = 9.733e+04H + 8.923e+04V
Usage: (7.8%H 8.0%V) = (1.198e+05um 1.684e+05um) = (9897 5612)
Obstruct: 2210 = 1104 (8.3%H) + 1106 (8.3%V)
Overflow: 46 = 0 (0.00% H) + 46 (0.37% V)

Phase 1b route (0:00:00.0 504.0M):
Usage: (7.8%H 8.0%V) = (1.194e+05um 1.684e+05um) = (9868 5612)
Overflow: 42 = 0 (0.00% H) + 42 (0.35% V)

Phase 1c route (0:00:00.0 504.0M):
Usage: (7.8%H 8.0%V) = (1.192e+05um 1.690e+05um) = (9851 5631)
Overflow: 42 = 0 (0.00% H) + 42 (0.34% V)

Phase 1d route (0:00:00.0 504.0M):
Usage: (7.8%H 8.1%V) = (1.193e+05um 1.692e+05um) = (9857 5639)
Overflow: 33 = 0 (0.00% H) + 33 (0.27% V)

Phase 1e route (0:00:00.0 504.7M):
Usage: (7.8%H 8.1%V) = (1.194e+05um 1.693e+05um) = (9862 5642)
Overflow: 26 = 0 (0.00% H) + 26 (0.21% V)

Phase 1f route (0:00:00.0 504.7M):
Usage: (7.8%H 8.1%V) = (1.196e+05um 1.696e+05um) = (9880 5652)
Overflow: 15 = 0 (0.00% H) + 15 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.02%
 -1:	0	 0.00%	11	 0.09%
--------------------------------------
  0:	2	 0.02%	226	 1.86%
  1:	122	 1.00%	259	 2.13%
  2:	22	 0.18%	418	 3.44%
  3:	110	 0.90%	886	 7.28%
  4:	96	 0.79%	1507	12.39%
  5:	177	 1.45%	8257	67.87%
  6:	430	 3.53%	75	 0.62%
  7:	785	 6.45%	7	 0.06%
  8:	1318	10.83%	11	 0.09%
  9:	2038	16.75%	16	 0.13%
 10:	5504	45.23%	44	 0.36%
 12:	40	 0.33%	0	 0.00%
 14:	668	 5.49%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.30%


Global route (cpu=0.1s real=0.0s 502.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 8.1%V) = (1.196e+05um 1.696e+05um) = (9880 5652)
Overflow: 15 = 0 (0.00% H) + 15 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.02%
 -1:	0	 0.00%	11	 0.09%
--------------------------------------
  0:	2	 0.02%	226	 1.86%
  1:	122	 1.00%	259	 2.13%
  2:	22	 0.18%	418	 3.44%
  3:	110	 0.90%	886	 7.28%
  4:	96	 0.79%	1507	12.39%
  5:	177	 1.45%	8257	67.87%
  6:	430	 3.53%	75	 0.62%
  7:	785	 6.45%	7	 0.06%
  8:	1318	10.83%	11	 0.09%
  9:	2038	16.75%	16	 0.13%
 10:	5504	45.23%	44	 0.36%
 12:	40	 0.33%	0	 0.00%
 14:	668	 5.49%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.30%



*** Completed Phase 1 route (0:00:00.1 499.9M) ***


Total length: 1.896e+05um, number of vias: 4670
M1(H) length: 0.000e+00um, number of vias: 2511
M2(V) length: 9.274e+04um, number of vias: 2159
M3(H) length: 9.687e+04um
*** Completed Phase 2 route (0:00:00.1 499.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=499.9M) ***
Peak Memory Usage was 500.3M 
*** Finished trialRoute (cpu=0:00:00.3 mem=499.9M) ***

Extraction called for design 'lab7_layout_design' of instances=16058 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 493.199M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 499.7M)
Number of Loop : 0
Start delay calculation (mem=499.715M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=499.945M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 499.9M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 499.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 499.9M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=499.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=493.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=493.2M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=16014 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=806 #term=2561 #term/net=3.18, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 16014 single + 0 double + 0 multi
Total standard cell length = 47.9256 (mm), area = 1.4378 (mm^2)
Average module density = 0.421.
Density for the design = 0.421.
       = stdcell_area 19969 (1437768 um^2) / alloc_area 47450 (3416411 um^2).
Pin Density = 0.128.
            = total # of pins 2561 / total Instance area 19969.
Identified 15236 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.555e+05 (8.34e+04 7.22e+04)
              Est.  stn bbox = 1.859e+05 (1.00e+05 8.60e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 499.9M
Iteration 13: Total net bbox = 1.600e+05 (8.79e+04 7.21e+04)
              Est.  stn bbox = 1.906e+05 (1.05e+05 8.60e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 499.9M
Iteration 14: Total net bbox = 1.607e+05 (8.75e+04 7.32e+04)
              Est.  stn bbox = 1.914e+05 (1.04e+05 8.72e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 499.9M
*** cost = 1.607e+05 (8.75e+04 7.32e+04) (cpu for global=0:00:01.4) real=0:00:02.0***
Core Placement runtime cpu: 0:00:00.4 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.7, real=0:00:02.0)
move report: preRPlace moves 98 insts, mean move: 3.50 um, max move: 14.40 um
	max move on inst (FILLER_560): (1579.20, 1371.00) --> (1564.80, 1371.00)
Placement tweakage begins.
wire length = 1.607e+05 = 8.744e+04 H + 7.324e+04 V
wire length = 1.545e+05 = 8.125e+04 H + 7.320e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 951 insts, mean move: 14.56 um, max move: 61.20 um
	max move on inst (I0/LD/CTRL/U113): (1754.40, 1731.00) --> (1785.60, 1761.00)
move report: rPlace moves 1021 insts, mean move: 13.78 um, max move: 61.20 um
	max move on inst (I0/LD/CTRL/U113): (1754.40, 1731.00) --> (1785.60, 1761.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        61.20 um
  inst (I0/LD/CTRL/U113) with max move: (1754.4, 1731) -> (1785.6, 1761)
  mean    (X+Y) =        14.14 um
Total instances flipped for WireLenOpt: 12
Total instances flipped, including legalization: 219
Total instances moved : 321
*** cpu=0:00:03.7   mem=500.3M  mem(used)=0.4M***
Total net length = 1.542e+05 (8.124e+04 7.297e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:06.2, real=0:00:07.0, mem=499.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 49 )
*** Free Virtual Timing Model ...(mem=493.2M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:20, real = 0: 0:22, mem = 493.2M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 16014
*info: Unplaced = 0
Placement Density:40.07%(1437768/3587976)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 18:41:38 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteConnectBlockPin set to false
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 901.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 30 used
Read in 16058 components
  16014 core components: 0 unplaced, 15870 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 32030 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 128
  Number of Followpin connections: 64
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 901.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Wed Mar  4 18:41:39 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  4 18:41:39 2015

sroute post-processing starts at Wed Mar  4 18:41:39 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  4 18:41:39 2015


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.11 megs
sroute: Total Peak Memory used = 493.31 megs
<CMD> trialRoute
*** Starting trialRoute (mem=493.3M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2598000 2590500)
coreBox:    (350400 351000) (2249100 2241000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 494.9M):
Est net length = 1.889e+05um = 9.669e+04H + 9.220e+04V
Usage: (7.8%H 8.2%V) = (1.196e+05um 1.714e+05um) = (9883 5714)
Obstruct: 2214 = 1104 (8.3%H) + 1110 (8.4%V)
Overflow: 35 = 0 (0.00% H) + 35 (0.28% V)

Phase 1b route (0:00:00.0 497.4M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.714e+05um) = (9853 5714)
Overflow: 34 = 0 (0.00% H) + 34 (0.28% V)

Phase 1c route (0:00:00.0 497.4M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9834 5732)
Overflow: 28 = 0 (0.00% H) + 28 (0.23% V)

Phase 1d route (0:00:00.0 497.4M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9835 5732)
Overflow: 27 = 0 (0.00% H) + 27 (0.23% V)

Phase 1e route (0:00:00.0 498.1M):
Usage: (7.8%H 8.2%V) = (1.191e+05um 1.721e+05um) = (9841 5736)
Overflow: 23 = 0 (0.00% H) + 23 (0.19% V)

Phase 1f route (0:00:00.0 498.1M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%


Global route (cpu=0.1s real=0.0s 495.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%



*** Completed Phase 1 route (0:00:00.1 493.3M) ***


Total length: 1.914e+05um, number of vias: 4730
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.544e+04um, number of vias: 2217
M3(H) length: 9.593e+04um
*** Completed Phase 2 route (0:00:00.1 493.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=493.3M) ***
Peak Memory Usage was 493.6M 
*** Finished trialRoute (cpu=0:00:00.3 mem=493.3M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=493.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2598000 2590500)
coreBox:    (350400 351000) (2249100 2241000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 494.9M):
Est net length = 1.889e+05um = 9.669e+04H + 9.220e+04V
Usage: (7.8%H 8.2%V) = (1.196e+05um 1.714e+05um) = (9883 5714)
Obstruct: 2214 = 1104 (8.3%H) + 1110 (8.4%V)
Overflow: 35 = 0 (0.00% H) + 35 (0.28% V)

Phase 1b route (0:00:00.0 497.4M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.714e+05um) = (9853 5714)
Overflow: 34 = 0 (0.00% H) + 34 (0.28% V)

Phase 1c route (0:00:00.0 497.4M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9834 5732)
Overflow: 28 = 0 (0.00% H) + 28 (0.23% V)

Phase 1d route (0:00:00.0 497.4M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9835 5732)
Overflow: 27 = 0 (0.00% H) + 27 (0.23% V)

Phase 1e route (0:00:00.0 498.1M):
Usage: (7.8%H 8.2%V) = (1.191e+05um 1.721e+05um) = (9841 5736)
Overflow: 23 = 0 (0.00% H) + 23 (0.19% V)

Phase 1f route (0:00:00.0 498.1M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%


Global route (cpu=0.1s real=0.0s 495.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%



*** Completed Phase 1 route (0:00:00.1 493.3M) ***


Total length: 1.914e+05um, number of vias: 4730
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.544e+04um, number of vias: 2217
M3(H) length: 9.593e+04um
*** Completed Phase 2 route (0:00:00.1 493.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=493.3M) ***
Peak Memory Usage was 493.6M 
*** Finished trialRoute (cpu=0:00:00.3 mem=493.3M) ***

Extraction called for design 'lab7_layout_design' of instances=16058 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 493.312M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.649  | 94.649  | 95.341  | 97.264  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.072%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.1 sec
Total Real time: 2.0 sec
Total Memory Usage: 500.058594 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 500.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=500.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=500.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.649  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.072%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 500.1M **
*info: Start fixing DRV (Mem = 500.06M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 500.06M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=500.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.649  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.072%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 500.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 500.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.649  | 94.649  | 95.341  | 97.264  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.072%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 500.1M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=500.1M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=500.2M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 500.188M)

Start to trace clock trees ...
*** Begin Tracer (mem=500.2M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=500.2M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.2, real=0:00:00.0, mem=500.2M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=500.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2598000 2590500)
coreBox:    (350400 351000) (2249100 2241000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 501.8M):
Est net length = 1.889e+05um = 9.669e+04H + 9.220e+04V
Usage: (7.8%H 8.2%V) = (1.196e+05um 1.714e+05um) = (9883 5714)
Obstruct: 2214 = 1104 (8.3%H) + 1110 (8.4%V)
Overflow: 35 = 0 (0.00% H) + 35 (0.28% V)

Phase 1b route (0:00:00.0 504.3M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.714e+05um) = (9853 5714)
Overflow: 34 = 0 (0.00% H) + 34 (0.28% V)

Phase 1c route (0:00:00.0 504.3M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9834 5732)
Overflow: 28 = 0 (0.00% H) + 28 (0.23% V)

Phase 1d route (0:00:00.0 504.3M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9835 5732)
Overflow: 27 = 0 (0.00% H) + 27 (0.23% V)

Phase 1e route (0:00:00.0 504.9M):
Usage: (7.8%H 8.2%V) = (1.191e+05um 1.721e+05um) = (9841 5736)
Overflow: 23 = 0 (0.00% H) + 23 (0.19% V)

Phase 1f route (0:00:00.0 504.9M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%


Global route (cpu=0.1s real=1.0s 502.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%



*** Completed Phase 1 route (0:00:00.1 500.2M) ***


Total length: 1.914e+05um, number of vias: 4730
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.544e+04um, number of vias: 2217
M3(H) length: 9.593e+04um
*** Completed Phase 2 route (0:00:00.1 500.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=500.2M) ***
Peak Memory Usage was 500.5M 
*** Finished trialRoute (cpu=0:00:00.3 mem=500.2M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=493.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2598000 2590500)
coreBox:    (350400 351000) (2249100 2241000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 495.1M):
Est net length = 1.889e+05um = 9.669e+04H + 9.220e+04V
Usage: (7.8%H 8.2%V) = (1.196e+05um 1.714e+05um) = (9883 5714)
Obstruct: 2214 = 1104 (8.3%H) + 1110 (8.4%V)
Overflow: 35 = 0 (0.00% H) + 35 (0.28% V)

Phase 1b route (0:00:00.0 497.6M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.714e+05um) = (9853 5714)
Overflow: 34 = 0 (0.00% H) + 34 (0.28% V)

Phase 1c route (0:00:00.0 497.6M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9834 5732)
Overflow: 28 = 0 (0.00% H) + 28 (0.23% V)

Phase 1d route (0:00:00.0 497.6M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9835 5732)
Overflow: 27 = 0 (0.00% H) + 27 (0.23% V)

Phase 1e route (0:00:00.0 498.2M):
Usage: (7.8%H 8.2%V) = (1.191e+05um 1.721e+05um) = (9841 5736)
Overflow: 23 = 0 (0.00% H) + 23 (0.19% V)

Phase 1f route (0:00:00.0 498.2M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%


Global route (cpu=0.1s real=0.0s 495.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%



*** Completed Phase 1 route (0:00:00.2 493.5M) ***


Total length: 1.914e+05um, number of vias: 4730
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.544e+04um, number of vias: 2217
M3(H) length: 9.593e+04um
*** Completed Phase 2 route (0:00:00.1 493.5M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=493.5M) ***
Peak Memory Usage was 493.8M 
*** Finished trialRoute (cpu=0:00:00.3 mem=493.5M) ***

Extraction called for design 'lab7_layout_design' of instances=16058 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 493.484M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.262  | 93.262  | 95.136  | 96.132  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.072%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.17 sec
Total Real time: 1.0 sec
Total Memory Usage: 500.230469 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=16058 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 500.230M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 493.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=493.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=493.5M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:03:02, mem=493.5M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.091 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.3, REAL=0:00:01.0, totSessionCpu=0:03:02, mem=500.7M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   93.263 ns     93.263 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 93.263 ns 
 reg2reg WS  : 93.263 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 93.263 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.8, REAL=0:00:01.0, totSessionCpu=0:03:03, mem=500.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.262  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):|  0.122  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.072%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.9, REAL=0:00:01.0, totSessionCpu=0:03:03, mem=500.8M)
Density before buffering = 0.401 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.091 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:15.3
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.091 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:15.4
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.465 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 93.263 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D 
--------------------------------------------------- 
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.091 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:15.4
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.091 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:15.4
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.465 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 93.263 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.465 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 93.263 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D 
--------------------------------------------------- 
Density after buffering = 0.401 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 0 nets for commit
*info: Added a total of 0 cells to fix/reduce hold violation
*info:
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:01.3, REAL=0:00:02.0, totSessionCpu=0:03:03, mem=500.5M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:01.6, real=0:00:02.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.7   mem=500.7M  mem(used)=0.2M***
Ripped up 0 affected routes.
Total net length = 1.578e+05 (8.328e+04 7.454e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 49 )
*** Starting trialRoute (mem=500.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2598000 2590500)
coreBox:    (350400 351000) (2249100 2241000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 502.2M):
Est net length = 1.889e+05um = 9.669e+04H + 9.220e+04V
Usage: (7.8%H 8.2%V) = (1.196e+05um 1.714e+05um) = (9883 5714)
Obstruct: 2214 = 1104 (8.3%H) + 1110 (8.4%V)
Overflow: 35 = 0 (0.00% H) + 35 (0.28% V)

Phase 1b route (0:00:00.0 504.7M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.714e+05um) = (9853 5714)
Overflow: 34 = 0 (0.00% H) + 34 (0.28% V)

Phase 1c route (0:00:00.0 504.7M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9834 5732)
Overflow: 28 = 0 (0.00% H) + 28 (0.23% V)

Phase 1d route (0:00:00.0 504.7M):
Usage: (7.8%H 8.2%V) = (1.190e+05um 1.720e+05um) = (9835 5732)
Overflow: 27 = 0 (0.00% H) + 27 (0.23% V)

Phase 1e route (0:00:00.0 505.4M):
Usage: (7.8%H 8.2%V) = (1.191e+05um 1.721e+05um) = (9841 5736)
Overflow: 23 = 0 (0.00% H) + 23 (0.19% V)

Phase 1f route (0:00:00.0 505.4M):
Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%


Global route (cpu=0.1s real=0.0s 502.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 8.2%V) = (1.192e+05um 1.722e+05um) = (9851 5740)
Overflow: 18 = 0 (0.00% H) + 18 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	15	 0.12%
--------------------------------------
  0:	1	 0.01%	215	 1.77%
  1:	123	 1.01%	278	 2.29%
  2:	22	 0.18%	408	 3.35%
  3:	108	 0.89%	950	 7.81%
  4:	63	 0.52%	1452	11.94%
  5:	146	 1.20%	8240	67.75%
  6:	305	 2.51%	78	 0.64%
  7:	872	 7.17%	8	 0.07%
  8:	1416	11.64%	9	 0.07%
  9:	2362	19.41%	15	 0.12%
 10:	5186	42.62%	46	 0.38%
 12:	69	 0.57%	0	 0.00%
 14:	639	 5.25%	0	 0.00%
 15:	856	 7.03%	0	 0.00%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	4	 0.03%
 18:	0	 0.00%	10	 0.08%
 19:	0	 0.00%	28	 0.23%
 20:	0	 0.00%	402	 3.31%



*** Completed Phase 1 route (0:00:00.1 500.6M) ***


Total length: 1.914e+05um, number of vias: 4730
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.544e+04um, number of vias: 2217
M3(H) length: 9.593e+04um
*** Completed Phase 2 route (0:00:00.1 500.6M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=500.6M) ***
Peak Memory Usage was 500.9M 
*** Finished trialRoute (cpu=0:00:00.3 mem=500.6M) ***

Extraction called for design 'lab7_layout_design' of instances=16058 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 493.859M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 500.4M)
Number of Loop : 0
Start delay calculation (mem=500.375M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=500.605M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 500.6M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 500.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 500.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.262  | 93.262  | 95.136  | 96.132  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.091  |  0.465  | -0.091  |  3.568  |   N/A   |   N/A   |
|           TNS (ns):| -0.448  |  0.000  | -0.448  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |   11    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.072%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 493.9M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 493.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=493.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=493.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.262  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.072%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 500.6M **
*** Starting optimizing excluded clock nets MEM= 500.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 500.6M) ***
*** Starting optimizing excluded clock nets MEM= 500.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 500.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 500.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.262  | 93.262  | 95.136  | 96.132  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.072%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 500.6M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_0/curr_val_reg[5]/CLK 1153.5(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK 935.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 935.7~1153.5(ps)       0~100000(ps)        
Fall Phase Delay               : 894.6~1115.4(ps)       0~100000(ps)        
Trig. Edge Skew                : 217.8(ps)              300(ps)             
Rise Skew                      : 217.8(ps)              
Fall Skew                      : 220.8(ps)              
Max. Rise Buffer Tran.         : 488.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 491.3(ps)              400(ps)             
Max. Rise Sink Tran.           : 728.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 729.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 129.4(ps)              0(ps)               
Min. Fall Buffer Tran.         : 117.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 417(ps)                0(ps)               
Min. Fall Sink Tran.           : 418.8(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 216.6(ps)              
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK(R)->
  I0/LD/T_SR_1/curr_val_reg[6]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=500.6M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 29864 filler insts (cell FILL / prefix FILLER).
*INFO: Total 29864 filler insts added - prefix FILLER (CPU: 0:00:00.8).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:02.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:02.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 18:41:55 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.00Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteFollowPadPin set to true
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 901.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 30 used
Read in 45922 components
  45878 core components: 0 unplaced, 45734 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 91758 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 925.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:3
sroute: Total Real time used = 0:0:4
sroute: Total Memory used = 0.06 megs
sroute: Total Peak Memory used = 508.07 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Mar  4 18:41:59 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Mar  4 18:42:01 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  4 18:42:01 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        4422      25.60%
#  Metal 2        V        4422      21.60%
#  Metal 3        H        4422      21.21%
#  ------------------------------------------
#  Total                  13266      22.80%
#
#  11 nets (1.36%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 510.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 510.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 510.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 510.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 196482 um.
#Total half perimeter of net bounding box = 159733 um.
#Total wire length on LAYER metal1 = 3354 um.
#Total wire length on LAYER metal2 = 100776 um.
#Total wire length on LAYER metal3 = 92352 um.
#Total number of vias = 3838
#Up-Via Summary (total 3838):
#           
#-----------------------
#  Metal 1         2331
#  Metal 2         1507
#-----------------------
#                  3838 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 510.00 (Mb)
#Peak memory = 543.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 512.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#Complete Detail Routing.
#Total wire length = 199667 um.
#Total half perimeter of net bounding box = 159733 um.
#Total wire length on LAYER metal1 = 26985 um.
#Total wire length on LAYER metal2 = 100020 um.
#Total wire length on LAYER metal3 = 72662 um.
#Total number of vias = 4541
#Up-Via Summary (total 4541):
#           
#-----------------------
#  Metal 1         2771
#  Metal 2         1770
#-----------------------
#                  4541 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 0.00 (Mb)
#Total memory = 510.00 (Mb)
#Peak memory = 543.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:12
#Increased memory = -7.00 (Mb)
#Total memory = 501.00 (Mb)
#Peak memory = 543.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 62
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  4 18:42:11 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=45922 and nets=811 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 501.5M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0237% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 20.0277% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 30.0316% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 40.0356% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 50.0395% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 60.0237% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 70.0277% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 80.0316% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 90.0356% (CPU Time= 0:00:00.2  MEM= 505.6M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 505.6M)
Nr. Extracted Resistors     : 9865
Nr. Extracted Ground Cap.   : 10632
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 501.531M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 501.5M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 45734
*info: Unplaced = 0
Placement Density:100.00%(3587976/3587976)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=45922 and nets=811 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 501.5M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0237% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 20.0277% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 30.0316% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 40.0356% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 50.0395% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 60.0237% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 70.0277% (CPU Time= 0:00:00.1  MEM= 505.6M)
Extracted 80.0316% (CPU Time= 0:00:00.2  MEM= 505.6M)
Extracted 90.0356% (CPU Time= 0:00:00.2  MEM= 505.6M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 505.6M)
Nr. Extracted Resistors     : 9865
Nr. Extracted Ground Cap.   : 10632
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 501.531M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 508.0M)
Number of Loop : 0
Start delay calculation (mem=508.047M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 513.1M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 806 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=509.281M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 509.3M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.483  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 509.3M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 509.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.483  | 93.483  | 95.260  | 96.289  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 509.3M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  4 18:42:17 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2599.0500, 2590.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 2269.050 2261.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Wed Mar  4 18:42:17 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.8  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 509.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.6  MEM: 2.0M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          45922

Ports/Pins                             0

Nets                                5129
    metal layer metal1              1306
    metal layer metal2              2811
    metal layer metal3              1012

    Via Instances                   4541

Special Nets                         201
    metal layer metal1               197
    metal layer metal2                 4

    Via Instances                    136

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF1' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 87 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.2  MEM= 510.3M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 806 times net's RC data read were performed.
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I1 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance I0/LD/OCTRL/d_plus_reg_reg to match row orient.
Flip instance I0/LD/ENC/last_bit_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[2] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[3] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[1] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 504.0M)
Number of Loop : 0
Start delay calculation (mem=504.031M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=504.262M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 504.3M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 22 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=504.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=504.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=504.3M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=45856 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=784 #term=2517 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 45856 single + 0 double + 0 multi
Total standard cell length = 119.4240 (mm), area = 3.5827 (mm^2)
Average module density = 0.404.
Density for the design = 0.404.
       = stdcell_area 49760 (3582720 um^2) / alloc_area 123074 (8861314 um^2).
Pin Density = 0.051.
            = total # of pins 2517 / total Instance area 49760.
Identified 45100 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 2.642e+05 (1.47e+05 1.17e+05)
              Est.  stn bbox = 2.642e+05 (1.47e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 510.3M
Iteration  2: Total net bbox = 2.642e+05 (1.47e+05 1.17e+05)
              Est.  stn bbox = 2.642e+05 (1.47e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 510.3M
Iteration  3: Total net bbox = 2.642e+05 (1.47e+05 1.17e+05)
              Est.  stn bbox = 2.642e+05 (1.47e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 510.3M
Iteration  4: Total net bbox = 2.642e+05 (1.47e+05 1.17e+05)
              Est.  stn bbox = 2.642e+05 (1.47e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 510.3M
Iteration  5: Total net bbox = 2.642e+05 (1.47e+05 1.17e+05)
              Est.  stn bbox = 2.642e+05 (1.47e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 510.3M
Iteration  6: Total net bbox = 2.647e+05 (1.47e+05 1.17e+05)
              Est.  stn bbox = 2.647e+05 (1.47e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 510.3M
Iteration  7: Total net bbox = 2.954e+05 (1.64e+05 1.31e+05)
              Est.  stn bbox = 3.306e+05 (1.84e+05 1.47e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 504.4M
Iteration  8: Total net bbox = 2.954e+05 (1.64e+05 1.31e+05)
              Est.  stn bbox = 3.306e+05 (1.84e+05 1.47e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 504.4M
Iteration  9: Total net bbox = 2.263e+05 (1.27e+05 9.94e+04)
              Est.  stn bbox = 2.737e+05 (1.53e+05 1.21e+05)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 504.5M
Iteration 10: Total net bbox = 2.263e+05 (1.27e+05 9.94e+04)
              Est.  stn bbox = 2.737e+05 (1.53e+05 1.21e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 504.5M
Iteration 11: Total net bbox = 2.263e+05 (1.26e+05 1.00e+05)
              Est.  stn bbox = 2.741e+05 (1.53e+05 1.22e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 504.7M
Iteration 12: Total net bbox = 2.263e+05 (1.26e+05 1.00e+05)
              Est.  stn bbox = 2.741e+05 (1.53e+05 1.22e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 504.7M
Iteration 13: Total net bbox = 2.334e+05 (1.30e+05 1.03e+05)
              Est.  stn bbox = 2.814e+05 (1.56e+05 1.25e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 504.7M
Iteration 14: Total net bbox = 2.344e+05 (1.30e+05 1.05e+05)
              Est.  stn bbox = 2.825e+05 (1.56e+05 1.27e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 504.7M
*** cost = 2.344e+05 (1.30e+05 1.05e+05) (cpu for global=0:00:07.9) real=0:00:09.0***
Core Placement runtime cpu: 0:00:02.7 real: 0:00:03.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:13.8, real=0:00:15.0)
move report: preRPlace moves 3404 insts, mean move: 11.53 um, max move: 46.80 um
	max move on inst (FILLER_3808): (2095.20, 3291.00) --> (2078.40, 3261.00)
Placement tweakage begins.
wire length = 2.345e+05 = 1.295e+05 H + 1.049e+05 V
wire length = 2.292e+05 = 1.242e+05 H + 1.049e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1053 insts, mean move: 12.79 um, max move: 50.40 um
	max move on inst (I0/LD/CTRL/U77): (2697.60, 2451.00) --> (2748.00, 2451.00)
move report: rPlace moves 4320 insts, mean move: 12.09 um, max move: 50.40 um
	max move on inst (I0/LD/CTRL/U77): (2697.60, 2451.00) --> (2748.00, 2451.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        50.40 um
  inst (I0/LD/CTRL/U77) with max move: (2697.6, 2451) -> (2748, 2451)
  mean    (X+Y) =        12.34 um
Total instances flipped for WireLenOpt: 8
Total instances flipped, including legalization: 186
Total instances moved : 323
*** cpu=0:00:26.4   mem=505.7M  mem(used)=1.1M***
Total net length = 2.290e+05 (1.242e+05 1.048e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:36.4, real=0:00:38.0, mem=504.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 110 )
*** Free Virtual Timing Model ...(mem=497.9M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 497.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=497.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3370650 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 500.7M):
Est net length = 2.846e+05um = 1.506e+05H + 1.341e+05V
Usage: (4.9%H 4.5%V) = (1.793e+05um 2.187e+05um) = (14827 7290)
Obstruct: 2221 = 1108 (3.7%H) + 1113 (3.7%V)
Overflow: 23 = 0 (0.00% H) + 23 (0.08% V)

Phase 1b route (0:00:00.0 503.2M):
Usage: (4.9%H 4.5%V) = (1.789e+05um 2.187e+05um) = (14796 7290)
Overflow: 21 = 0 (0.00% H) + 21 (0.07% V)

Phase 1c route (0:00:00.0 503.2M):
Usage: (4.9%H 4.5%V) = (1.787e+05um 2.192e+05um) = (14779 7308)
Overflow: 20 = 0 (0.00% H) + 20 (0.07% V)

Phase 1d route (0:00:00.0 503.2M):
Usage: (4.9%H 4.5%V) = (1.787e+05um 2.193e+05um) = (14782 7310)
Overflow: 16 = 0 (0.00% H) + 16 (0.05% V)

Phase 1e route (0:00:00.0 503.9M):
Usage: (4.9%H 4.5%V) = (1.788e+05um 2.192e+05um) = (14784 7308)
Overflow: 14 = 0 (0.00% H) + 14 (0.05% V)

Phase 1f route (0:00:00.0 503.9M):
Usage: (4.9%H 4.5%V) = (1.788e+05um 2.193e+05um) = (14790 7311)
Overflow: 11 = 0 (0.00% H) + 11 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	8	 0.03%
--------------------------------------
  0:	1	 0.00%	207	 0.72%
  1:	115	 0.40%	237	 0.82%
  2:	22	 0.08%	413	 1.43%
  3:	116	 0.40%	1285	 4.45%
  4:	62	 0.21%	2513	 8.69%
  5:	165	 0.57%	23075	79.84%
  6:	519	 1.80%	284	 0.98%
  7:	1074	 3.72%	0	 0.00%
  8:	2315	 8.01%	8	 0.03%
  9:	3995	13.82%	11	 0.04%
 10:	17468	60.43%	49	 0.17%
 11:	0	 0.00%	12	 0.04%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	1	 0.00%
 18:	0	 0.00%	23	 0.08%
 19:	0	 0.00%	76	 0.26%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 501.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.9%H 4.5%V) = (1.788e+05um 2.193e+05um) = (14790 7311)
Overflow: 11 = 0 (0.00% H) + 11 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	8	 0.03%
--------------------------------------
  0:	1	 0.00%	207	 0.72%
  1:	115	 0.40%	237	 0.82%
  2:	22	 0.08%	413	 1.43%
  3:	116	 0.40%	1285	 4.45%
  4:	62	 0.21%	2513	 8.69%
  5:	165	 0.57%	23075	79.84%
  6:	519	 1.80%	284	 0.98%
  7:	1074	 3.72%	0	 0.00%
  8:	2315	 8.01%	8	 0.03%
  9:	3995	13.82%	11	 0.04%
 10:	17468	60.43%	49	 0.17%
 11:	0	 0.00%	12	 0.04%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	1	 0.00%
 18:	0	 0.00%	23	 0.08%
 19:	0	 0.00%	76	 0.26%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.3 498.7M) ***


Total length: 2.871e+05um, number of vias: 4640
M1(H) length: 0.000e+00um, number of vias: 2469
M2(V) length: 1.370e+05um, number of vias: 2171
M3(H) length: 1.500e+05um
*** Completed Phase 2 route (0:00:00.3 498.5M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=498.5M) ***
Peak Memory Usage was 499.4M 
*** Finished trialRoute (cpu=0:00:00.8 mem=498.5M) ***

Extraction called for design 'lab7_layout_design' of instances=45900 and nets=789 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 498.547M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 505.1M)
Number of Loop : 0
Start delay calculation (mem=505.062M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=505.293M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 505.3M) ***
*info: Start fixing DRV (Mem = 505.29M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (505.3M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.7, MEM=505.3M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.399544
Start fixing design rules ... (0:00:00.8 505.3M)
Done fixing design rule (0:00:01.1 506.3M)

Summary:
35 buffers added on 30 nets (with 6 drivers resized)

Density after buffering = 0.400540
*** Completed dpFixDRCViolation (0:00:01.9 506.3M)

Re-routed 71 nets
Extraction called for design 'lab7_layout_design' of instances=45935 and nets=824 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 506.297M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 506.1M)
Number of Loop : 0
Start delay calculation (mem=506.066M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=506.297M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 506.3M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    25
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:03, Mem = 506.30M).
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 506.3M **
*** Starting optFanout (506.3M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.7, MEM=506.3M) ***
Start fixing timing ... (0:00:00.7 506.3M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.8 506.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.400540
*** Completed optFanout (0:00:01.5 506.3M)

**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 506.3M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 40.054% **

*** starting 1-st reclaim pass: 647 instances 
*** starting 2-nd reclaim pass: 642 instances 


** Area Reclaim Summary: Buffer Deletion = 5 Declone = 0 Downsize = 0 **
** Density Change = 0.012% **
** Density after area reclaim = 40.042% **
*** Finished Area Reclaim (0:00:01.9) ***
density before resizing = 40.042%
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 40.044%
*** Starting trialRoute (mem=506.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3370650 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 508.4M):
Est net length = 2.849e+05um = 1.500e+05H + 1.349e+05V
Usage: (4.9%H 4.6%V) = (1.789e+05um 2.212e+05um) = (14798 7372)
Obstruct: 2221 = 1108 (3.7%H) + 1113 (3.7%V)
Overflow: 26 = 0 (0.00% H) + 26 (0.09% V)

Phase 1b route (0:00:00.0 510.9M):
Usage: (4.9%H 4.6%V) = (1.785e+05um 2.212e+05um) = (14765 7372)
Overflow: 26 = 0 (0.00% H) + 26 (0.09% V)

Phase 1c route (0:00:00.0 510.9M):
Usage: (4.9%H 4.6%V) = (1.783e+05um 2.217e+05um) = (14743 7391)
Overflow: 26 = 0 (0.00% H) + 26 (0.09% V)

Phase 1d route (0:00:00.0 510.9M):
Usage: (4.9%H 4.6%V) = (1.783e+05um 2.218e+05um) = (14747 7392)
Overflow: 23 = 0 (0.00% H) + 23 (0.08% V)

Phase 1e route (0:00:00.0 511.6M):
Usage: (4.9%H 4.6%V) = (1.784e+05um 2.217e+05um) = (14751 7390)
Overflow: 19 = 0 (0.00% H) + 19 (0.07% V)

Phase 1f route (0:00:00.0 511.6M):
Usage: (4.9%H 4.6%V) = (1.785e+05um 2.218e+05um) = (14761 7392)
Overflow: 14 = 0 (0.00% H) + 14 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	11	 0.04%
--------------------------------------
  0:	1	 0.00%	211	 0.73%
  1:	116	 0.40%	239	 0.83%
  2:	20	 0.07%	403	 1.39%
  3:	116	 0.40%	1324	 4.58%
  4:	66	 0.23%	2454	 8.49%
  5:	161	 0.56%	23133	80.04%
  6:	486	 1.68%	247	 0.85%
  7:	1089	 3.77%	0	 0.00%
  8:	2417	 8.36%	2	 0.01%
  9:	3852	13.33%	18	 0.06%
 10:	17528	60.64%	50	 0.17%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	6	 0.02%
 18:	0	 0.00%	10	 0.03%
 19:	0	 0.00%	90	 0.31%
 20:	0	 0.00%	692	 2.39%


Global route (cpu=0.1s real=0.0s 509.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.9%H 4.6%V) = (1.785e+05um 2.218e+05um) = (14761 7392)
Overflow: 14 = 0 (0.00% H) + 14 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	11	 0.04%
--------------------------------------
  0:	1	 0.00%	211	 0.73%
  1:	116	 0.40%	239	 0.83%
  2:	20	 0.07%	403	 1.39%
  3:	116	 0.40%	1324	 4.58%
  4:	66	 0.23%	2454	 8.49%
  5:	161	 0.56%	23133	80.04%
  6:	486	 1.68%	247	 0.85%
  7:	1089	 3.77%	0	 0.00%
  8:	2417	 8.36%	2	 0.01%
  9:	3852	13.33%	18	 0.06%
 10:	17528	60.64%	50	 0.17%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	6	 0.02%
 18:	0	 0.00%	10	 0.03%
 19:	0	 0.00%	90	 0.31%
 20:	0	 0.00%	692	 2.39%



*** Completed Phase 1 route (0:00:00.3 506.5M) ***


Total length: 2.875e+05um, number of vias: 4712
M1(H) length: 0.000e+00um, number of vias: 2522
M2(V) length: 1.379e+05um, number of vias: 2190
M3(H) length: 1.496e+05um
*** Completed Phase 2 route (0:00:00.3 506.3M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=506.3M) ***
Peak Memory Usage was 507.2M 
*** Finished trialRoute (cpu=0:00:00.7 mem=506.3M) ***

Extraction called for design 'lab7_layout_design' of instances=45930 and nets=819 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 499.551M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 506.1M)
Number of Loop : 0
Start delay calculation (mem=506.066M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=506.297M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 506.3M) ***
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 506.3M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 506.3M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=506.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=499.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=499.6M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=45886 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=814 #term=2577 #term/net=3.17, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 45886 single + 0 double + 0 multi
Total standard cell length = 119.6904 (mm), area = 3.5907 (mm^2)
Average module density = 0.405.
Density for the design = 0.405.
       = stdcell_area 49871 (3590712 um^2) / alloc_area 123074 (8861314 um^2).
Pin Density = 0.052.
            = total # of pins 2577 / total Instance area 49871.
Identified 45100 spare or floating instances, with no clusters.
Iteration 14: Total net bbox = 2.382e+05 (1.29e+05 1.09e+05)
              Est.  stn bbox = 2.849e+05 (1.54e+05 1.31e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 508.4M
Iteration 15: Total net bbox = 2.355e+05 (1.29e+05 1.06e+05)
              Est.  stn bbox = 2.821e+05 (1.54e+05 1.28e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 508.4M
Iteration 16: Total net bbox = 2.355e+05 (1.29e+05 1.06e+05)
              Est.  stn bbox = 2.821e+05 (1.54e+05 1.28e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 509.4M
Iteration 17: Total net bbox = 2.394e+05 (1.32e+05 1.07e+05)
              Est.  stn bbox = 2.858e+05 (1.57e+05 1.28e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 510.4M
Iteration 18: Total net bbox = 2.411e+05 (1.32e+05 1.09e+05)
              Est.  stn bbox = 2.876e+05 (1.57e+05 1.30e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 510.4M
*** cost = 2.411e+05 (1.32e+05 1.09e+05) (cpu for global=0:00:05.2) real=0:00:05.0***
Core Placement runtime cpu: 0:00:01.4 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:06.1, real=0:00:06.0)
move report: preRPlace moves 297 insts, mean move: 3.25 um, max move: 7.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290): (564.00, 2061.00) --> (571.20, 2061.00)
Placement tweakage begins.
wire length = 2.411e+05 = 1.320e+05 H + 1.090e+05 V
wire length = 2.356e+05 = 1.265e+05 H + 1.090e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1061 insts, mean move: 13.02 um, max move: 48.00 um
	max move on inst (I0/LD/CTRL/U44): (3060.00, 2361.00) --> (3012.00, 2361.00)
move report: rPlace moves 1266 insts, mean move: 11.38 um, max move: 48.00 um
	max move on inst (I0/LD/CTRL/U44): (3060.00, 2361.00) --> (3012.00, 2361.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.00 um
  inst (I0/LD/CTRL/U44) with max move: (3060, 2361) -> (3012, 2361)
  mean    (X+Y) =        13.27 um
Total instances flipped for WireLenOpt: 12
Total instances flipped, including legalization: 210
Total instances moved : 328
*** cpu=0:00:18.7   mem=511.4M  mem(used)=1.1M***
Total net length = 2.353e+05 (1.265e+05 1.088e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:26.5, real=0:00:27.0, mem=510.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 110 )
*** Free Virtual Timing Model ...(mem=501.6M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1:15, real = 0: 1:19, mem = 501.6M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 45886
*info: Unplaced = 0
Placement Density:40.04%(3590712/8967024)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 18:47:05 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.20Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteConnectBlockPin set to false
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 925.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 45930 components
  45886 core components: 0 unplaced, 45742 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 91774 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 200
  Number of Followpin connections: 100
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 925.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Wed Mar  4 18:47:08 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  4 18:47:08 2015

sroute post-processing starts at Wed Mar  4 18:47:08 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  4 18:47:08 2015


sroute: Total CPU time used = 0:0:3
sroute: Total Real time used = 0:0:3
sroute: Total Memory used = 0.11 megs
sroute: Total Peak Memory used = 501.67 megs
<CMD> trialRoute
*** Starting trialRoute (mem=501.7M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3370650 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 504.5M):
Est net length = 2.860e+05um = 1.509e+05H + 1.351e+05V
Usage: (5.0%H 4.6%V) = (1.809e+05um 2.211e+05um) = (14957 7371)
Obstruct: 2220 = 1108 (3.7%H) + 1112 (3.7%V)
Overflow: 22 = 0 (0.00% H) + 22 (0.08% V)

Phase 1b route (0:00:00.0 507.0M):
Usage: (5.0%H 4.6%V) = (1.806e+05um 2.211e+05um) = (14934 7371)
Overflow: 21 = 0 (0.00% H) + 21 (0.07% V)

Phase 1c route (0:00:00.0 507.0M):
Usage: (5.0%H 4.6%V) = (1.801e+05um 2.216e+05um) = (14895 7388)
Overflow: 18 = 0 (0.00% H) + 18 (0.06% V)

Phase 1d route (0:00:00.0 507.0M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.217e+05um) = (14898 7389)
Overflow: 16 = 0 (0.00% H) + 16 (0.06% V)

Phase 1e route (0:00:00.0 507.7M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.216e+05um) = (14900 7388)
Overflow: 11 = 0 (0.00% H) + 11 (0.04% V)

Phase 1f route (0:00:00.0 507.7M):
Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%


Global route (cpu=0.1s real=0.0s 505.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%



*** Completed Phase 1 route (0:00:00.3 502.5M) ***


Total length: 2.884e+05um, number of vias: 4759
M1(H) length: 0.000e+00um, number of vias: 2529
M2(V) length: 1.380e+05um, number of vias: 2230
M3(H) length: 1.504e+05um
*** Completed Phase 2 route (0:00:00.3 502.4M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=502.4M) ***
Peak Memory Usage was 503.2M 
*** Finished trialRoute (cpu=0:00:00.8 mem=502.4M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=502.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3370650 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 504.5M):
Est net length = 2.860e+05um = 1.509e+05H + 1.351e+05V
Usage: (5.0%H 4.6%V) = (1.809e+05um 2.211e+05um) = (14957 7371)
Obstruct: 2220 = 1108 (3.7%H) + 1112 (3.7%V)
Overflow: 22 = 0 (0.00% H) + 22 (0.08% V)

Phase 1b route (0:00:00.0 507.0M):
Usage: (5.0%H 4.6%V) = (1.806e+05um 2.211e+05um) = (14934 7371)
Overflow: 21 = 0 (0.00% H) + 21 (0.07% V)

Phase 1c route (0:00:00.0 507.0M):
Usage: (5.0%H 4.6%V) = (1.801e+05um 2.216e+05um) = (14895 7388)
Overflow: 18 = 0 (0.00% H) + 18 (0.06% V)

Phase 1d route (0:00:00.0 507.0M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.217e+05um) = (14898 7389)
Overflow: 16 = 0 (0.00% H) + 16 (0.06% V)

Phase 1e route (0:00:00.0 507.7M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.216e+05um) = (14900 7388)
Overflow: 11 = 0 (0.00% H) + 11 (0.04% V)

Phase 1f route (0:00:00.0 507.7M):
Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%


Global route (cpu=0.1s real=0.0s 505.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%



*** Completed Phase 1 route (0:00:00.3 502.5M) ***


Total length: 2.884e+05um, number of vias: 4759
M1(H) length: 0.000e+00um, number of vias: 2529
M2(V) length: 1.380e+05um, number of vias: 2230
M3(H) length: 1.504e+05um
*** Completed Phase 2 route (0:00:00.4 502.4M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=502.4M) ***
Peak Memory Usage was 503.2M 
*** Finished trialRoute (cpu=0:00:00.9 mem=502.4M) ***

Extraction called for design 'lab7_layout_design' of instances=45930 and nets=819 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 502.363M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.262  | 94.262  | 94.735  | 96.885  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.044%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.54 sec
Total Real time: 3.0 sec
Total Memory Usage: 509.109375 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 509.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=509.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=509.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.262  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.044%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 509.1M **
*info: Start fixing DRV (Mem = 509.11M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 509.11M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=509.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.262  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.044%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 509.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 509.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.262  | 94.262  | 94.735  | 96.885  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.044%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 509.1M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=509.1M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.1, real=0:00:01.0, mem=509.1M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 509.109M)

Start to trace clock trees ...
*** Begin Tracer (mem=509.1M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=509.1M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.6, real=0:00:00.0, mem=509.1M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=509.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3370650 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 511.2M):
Est net length = 2.860e+05um = 1.509e+05H + 1.351e+05V
Usage: (5.0%H 4.6%V) = (1.809e+05um 2.211e+05um) = (14957 7371)
Obstruct: 2220 = 1108 (3.7%H) + 1112 (3.7%V)
Overflow: 22 = 0 (0.00% H) + 22 (0.08% V)

Phase 1b route (0:00:00.0 513.8M):
Usage: (5.0%H 4.6%V) = (1.806e+05um 2.211e+05um) = (14934 7371)
Overflow: 21 = 0 (0.00% H) + 21 (0.07% V)

Phase 1c route (0:00:00.0 513.8M):
Usage: (5.0%H 4.6%V) = (1.801e+05um 2.216e+05um) = (14895 7388)
Overflow: 18 = 0 (0.00% H) + 18 (0.06% V)

Phase 1d route (0:00:00.0 513.8M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.217e+05um) = (14898 7389)
Overflow: 16 = 0 (0.00% H) + 16 (0.06% V)

Phase 1e route (0:00:00.0 514.4M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.216e+05um) = (14900 7388)
Overflow: 11 = 0 (0.00% H) + 11 (0.04% V)

Phase 1f route (0:00:00.0 514.4M):
Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%


Global route (cpu=0.1s real=0.0s 511.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%



*** Completed Phase 1 route (0:00:00.3 509.3M) ***


Total length: 2.884e+05um, number of vias: 4759
M1(H) length: 0.000e+00um, number of vias: 2529
M2(V) length: 1.380e+05um, number of vias: 2230
M3(H) length: 1.504e+05um
*** Completed Phase 2 route (0:00:00.3 509.2M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=509.2M) ***
Peak Memory Usage was 510.0M 
*** Finished trialRoute (cpu=0:00:00.8 mem=509.2M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=502.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3370650 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 504.5M):
Est net length = 2.860e+05um = 1.509e+05H + 1.351e+05V
Usage: (5.0%H 4.6%V) = (1.809e+05um 2.211e+05um) = (14957 7371)
Obstruct: 2220 = 1108 (3.7%H) + 1112 (3.7%V)
Overflow: 22 = 0 (0.00% H) + 22 (0.08% V)

Phase 1b route (0:00:00.0 507.1M):
Usage: (5.0%H 4.6%V) = (1.806e+05um 2.211e+05um) = (14934 7371)
Overflow: 21 = 0 (0.00% H) + 21 (0.07% V)

Phase 1c route (0:00:00.0 507.1M):
Usage: (5.0%H 4.6%V) = (1.801e+05um 2.216e+05um) = (14895 7388)
Overflow: 18 = 0 (0.00% H) + 18 (0.06% V)

Phase 1d route (0:00:00.0 507.1M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.217e+05um) = (14898 7389)
Overflow: 16 = 0 (0.00% H) + 16 (0.06% V)

Phase 1e route (0:00:00.0 507.7M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.216e+05um) = (14900 7388)
Overflow: 11 = 0 (0.00% H) + 11 (0.04% V)

Phase 1f route (0:00:00.0 507.7M):
Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%


Global route (cpu=0.1s real=0.0s 505.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%



*** Completed Phase 1 route (0:00:00.3 502.6M) ***


Total length: 2.884e+05um, number of vias: 4759
M1(H) length: 0.000e+00um, number of vias: 2529
M2(V) length: 1.380e+05um, number of vias: 2230
M3(H) length: 1.504e+05um
*** Completed Phase 2 route (0:00:00.3 502.4M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=502.4M) ***
Peak Memory Usage was 503.3M 
*** Finished trialRoute (cpu=0:00:00.8 mem=502.4M) ***

Extraction called for design 'lab7_layout_design' of instances=45930 and nets=819 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 502.406M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.955  | 93.955  | 95.881  | 95.534  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.044%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.3 sec
Total Real time: 3.0 sec
Total Memory Usage: 509.152344 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=45930 and nets=819 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 509.152M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 502.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=502.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=502.4M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:05:18, mem=502.4M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 508.9M)
Number of Loop : 0
Start delay calculation (mem=508.922M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=509.152M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 509.2M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.514 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.6, REAL=0:00:01.0, totSessionCpu=0:05:19, mem=510.1M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   93.955 ns     93.955 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 93.955 ns 
 reg2reg WS  : 93.955 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 93.955 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:01.4, REAL=0:00:01.0, totSessionCpu=0:05:19, mem=510.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.955  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.514  |
|           TNS (ns):| -7.855  |
|    Violating Paths:|   31    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.044%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.9, REAL=0:00:02.0, totSessionCpu=0:05:20, mem=510.2M)
Density before buffering = 0.400 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.514 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:49.4
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.514 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:49.4
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.309 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 93.955 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D 
--------------------------------------------------- 
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.514 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:49.5
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.514 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:49.5
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.309 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 93.955 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.309 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 93.955 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D 
--------------------------------------------------- 
Density after buffering = 0.400 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 0 nets for commit
*info: Added a total of 0 cells to fix/reduce hold violation
*info:
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:03.3, REAL=0:00:04.0, totSessionCpu=0:05:21, mem=509.3M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:05.7, real=0:00:06.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:06.0   mem=510.4M  mem(used)=1.1M***
Ripped up 0 affected routes.
Total net length = 2.390e+05 (1.286e+05 1.104e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 110 )
*** Starting trialRoute (mem=509.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3370650 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 511.4M):
Est net length = 2.860e+05um = 1.509e+05H + 1.351e+05V
Usage: (5.0%H 4.6%V) = (1.809e+05um 2.211e+05um) = (14957 7371)
Obstruct: 2220 = 1108 (3.7%H) + 1112 (3.7%V)
Overflow: 22 = 0 (0.00% H) + 22 (0.08% V)

Phase 1b route (0:00:00.0 513.9M):
Usage: (5.0%H 4.6%V) = (1.806e+05um 2.211e+05um) = (14934 7371)
Overflow: 21 = 0 (0.00% H) + 21 (0.07% V)

Phase 1c route (0:00:00.0 513.9M):
Usage: (5.0%H 4.6%V) = (1.801e+05um 2.216e+05um) = (14895 7388)
Overflow: 18 = 0 (0.00% H) + 18 (0.06% V)

Phase 1d route (0:00:00.0 513.9M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.217e+05um) = (14898 7389)
Overflow: 16 = 0 (0.00% H) + 16 (0.06% V)

Phase 1e route (0:00:00.0 514.6M):
Usage: (5.0%H 4.6%V) = (1.802e+05um 2.216e+05um) = (14900 7388)
Overflow: 11 = 0 (0.00% H) + 11 (0.04% V)

Phase 1f route (0:00:00.0 514.6M):
Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%


Global route (cpu=0.1s real=0.0s 512.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 4.6%V) = (1.803e+05um 2.218e+05um) = (14910 7394)
Overflow: 7 = 0 (0.00% H) + 7 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	1	 0.00%	191	 0.66%
  1:	115	 0.40%	272	 0.94%
  2:	21	 0.07%	402	 1.39%
  3:	119	 0.41%	1222	 4.23%
  4:	82	 0.28%	2663	 9.21%
  5:	209	 0.72%	23018	79.64%
  6:	370	 1.28%	251	 0.87%
  7:	1022	 3.54%	0	 0.00%
  8:	2458	 8.50%	8	 0.03%
  9:	4228	14.63%	16	 0.06%
 10:	17227	59.59%	46	 0.16%
 11:	0	 0.00%	10	 0.03%
 14:	1360	 4.70%	0	 0.00%
 15:	1695	 5.86%	0	 0.00%
 17:	0	 0.00%	7	 0.02%
 18:	0	 0.00%	24	 0.08%
 19:	0	 0.00%	75	 0.26%
 20:	0	 0.00%	692	 2.39%



*** Completed Phase 1 route (0:00:00.3 509.5M) ***


Total length: 2.884e+05um, number of vias: 4759
M1(H) length: 0.000e+00um, number of vias: 2529
M2(V) length: 1.380e+05um, number of vias: 2230
M3(H) length: 1.504e+05um
*** Completed Phase 2 route (0:00:00.3 509.3M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=509.3M) ***
Peak Memory Usage was 510.1M 
*** Finished trialRoute (cpu=0:00:00.8 mem=509.3M) ***

Extraction called for design 'lab7_layout_design' of instances=45930 and nets=819 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 502.531M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 509.0M)
Number of Loop : 0
Start delay calculation (mem=509.047M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=509.277M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 509.3M) ***
**optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 509.3M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 509.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.955  | 93.955  | 95.881  | 95.534  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.514  |  0.453  | -0.514  |  3.852  |   N/A   |   N/A   |
|           TNS (ns):| -7.855  |  0.000  | -7.855  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   31    |    0    |   31    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.044%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:16, mem = 502.5M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 502.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=502.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=502.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.955  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.044%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 509.3M **
*** Starting optimizing excluded clock nets MEM= 509.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 509.3M) ***
*** Starting optimizing excluded clock nets MEM= 509.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 509.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 509.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.955  | 93.955  | 95.881  | 95.534  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.044%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 509.3M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_1/curr_val_reg[6]/CLK 1482.9(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK 1106.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1106.4~1482.9(ps)      0~100000(ps)        
Fall Phase Delay               : 1062.1~1444.4(ps)      0~100000(ps)        
Trig. Edge Skew                : 376.5(ps)              300(ps)             
Rise Skew                      : 376.5(ps)              
Fall Skew                      : 382.3(ps)              
Max. Rise Buffer Tran.         : 582.7(ps)              400(ps)             
Max. Fall Buffer Tran.         : 586.8(ps)              400(ps)             
Max. Rise Sink Tran.           : 1143.1(ps)             400(ps)             
Max. Fall Sink Tran.           : 1143.5(ps)             400(ps)             
Min. Rise Buffer Tran.         : 227.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 217(ps)                0(ps)               
Min. Rise Sink Tran.           : 508.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 511.7(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 376.5(ps)              
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK(R)->
  I0/LD/T_SR_1/curr_val_reg[6]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.2)


*** End reportClockTree (cpu=0:00:00.3, real=0:00:00.0, mem=509.3M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 74671 filler insts (cell FILL / prefix FILLER).
*INFO: Total 74671 filler insts added - prefix FILLER (CPU: 0:00:04.2).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:02.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:03.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 18:47:48 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteFollowPadPin set to true
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:01, peak: 927.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 120601 components
  120557 core components: 0 unplaced, 120413 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 241116 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 1 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:05, real: 0:00:06, peak: 980.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:9
sroute: Total Real time used = 0:0:10
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 535.04 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Mar  4 18:47:58 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Mar  4 18:48:03 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  4 18:48:03 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        8930      12.45%
#  Metal 2        V        8930      10.37%
#  Metal 3        H        8930      10.49%
#  ------------------------------------------
#  Total                  26790      11.10%
#
#  11 nets (1.34%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 550.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 553.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 553.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 553.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 292773 um.
#Total half perimeter of net bounding box = 242944 um.
#Total wire length on LAYER metal1 = 18876 um.
#Total wire length on LAYER metal2 = 142584 um.
#Total wire length on LAYER metal3 = 131313 um.
#Total number of vias = 4030
#Up-Via Summary (total 4030):
#           
#-----------------------
#  Metal 1         2520
#  Metal 2         1510
#-----------------------
#                  4030 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.00 (Mb)
#Total memory = 553.00 (Mb)
#Peak memory = 580.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 5
#cpu time = 00:00:17, elapsed time = 00:00:18, memory = 555.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#Complete Detail Routing.
#Total wire length = 297459 um.
#Total half perimeter of net bounding box = 242944 um.
#Total wire length on LAYER metal1 = 43211 um.
#Total wire length on LAYER metal2 = 143899 um.
#Total wire length on LAYER metal3 = 110349 um.
#Total number of vias = 4704
#Up-Via Summary (total 4704):
#           
#-----------------------
#  Metal 1         2872
#  Metal 2         1832
#-----------------------
#                  4704 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:19
#Increased memory = 0.00 (Mb)
#Total memory = 553.00 (Mb)
#Peak memory = 580.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:25
#Increased memory = -5.00 (Mb)
#Total memory = 530.00 (Mb)
#Peak memory = 580.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 83
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  4 18:48:23 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=120601 and nets=819 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 530.8M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0349% (CPU Time= 0:00:00.1  MEM= 534.8M)
Extracted 20.0311% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 30.0272% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 40.0233% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 50.0388% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 60.0349% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 70.0311% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 80.0272% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 90.0233% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 534.8M)
Nr. Extracted Resistors     : 10538
Nr. Extracted Ground Cap.   : 11315
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 530.777M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 530.8M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 120413
*info: Unplaced = 0
Placement Density:100.00%(8967024/8967024)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=120601 and nets=819 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 530.8M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0349% (CPU Time= 0:00:00.1  MEM= 534.8M)
Extracted 20.0311% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 30.0272% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 40.0233% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 50.0388% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 60.0349% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 70.0311% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 80.0272% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 90.0233% (CPU Time= 0:00:00.2  MEM= 534.8M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 534.8M)
Nr. Extracted Resistors     : 10538
Nr. Extracted Ground Cap.   : 11315
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 530.777M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 537.3M)
Number of Loop : 0
Start delay calculation (mem=537.293M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 542.3M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 814 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=538.527M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 538.5M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.894  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 538.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 538.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.894  | 93.894  | 95.602  | 95.843  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 538.5M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  4 18:48:35 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3720.6001, 3670.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 3390.150 3341.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:02.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Wed Mar  4 18:48:37 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.1  MEM: 10.035M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 538.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 5.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.9  MEM: 19.1M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         120601

Ports/Pins                             0

Nets                                5223
    metal layer metal1              1323
    metal layer metal2              2847
    metal layer metal3              1053

    Via Instances                   4704

Special Nets                         309
    metal layer metal1               305
    metal layer metal2                 4

    Via Instances                    208

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 116 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.4  MEM= 543.6M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 814 times net's RC data read were performed.
<CMD> zoomOut
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 1.0 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 551.0M)
Number of Loop : 0
Start delay calculation (mem=551.043M)...
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=551.273M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 551.3M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 29 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.5) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=551.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=551.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=551.3M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=120528 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=785 #term=2519 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 120528 single + 0 double + 0 multi
Total standard cell length = 298.6656 (mm), area = 8.9600 (mm^2)
Average module density = 1.011.
Density for the design = 1.011.
       = stdcell_area 124444 (8959968 um^2) / alloc_area 123074 (8861314 um^2).
Pin Density = 0.020.
            = total # of pins 2519 / total Instance area 124444.
Identified 119771 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 2.658e+05 (1.47e+05 1.19e+05)
              Est.  stn bbox = 2.658e+05 (1.47e+05 1.19e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 570.3M
Iteration  2: Total net bbox = 2.658e+05 (1.47e+05 1.19e+05)
              Est.  stn bbox = 2.658e+05 (1.47e+05 1.19e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 570.3M
Iteration  3: Total net bbox = 2.658e+05 (1.47e+05 1.19e+05)
              Est.  stn bbox = 2.658e+05 (1.47e+05 1.19e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 570.3M
Iteration  4: Total net bbox = 2.658e+05 (1.47e+05 1.19e+05)
              Est.  stn bbox = 2.658e+05 (1.47e+05 1.19e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 570.3M
Iteration  5: Total net bbox = 2.658e+05 (1.47e+05 1.19e+05)
              Est.  stn bbox = 2.658e+05 (1.47e+05 1.19e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 570.3M
Iteration  6: Total net bbox = 2.658e+05 (1.47e+05 1.19e+05)
              Est.  stn bbox = 2.658e+05 (1.47e+05 1.19e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 570.3M
Iteration  7: Total net bbox = 2.965e+05 (1.64e+05 1.33e+05)
              Est.  stn bbox = 3.317e+05 (1.83e+05 1.48e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 556.4M
Iteration  8: Total net bbox = 2.965e+05 (1.64e+05 1.33e+05)
              Est.  stn bbox = 3.317e+05 (1.83e+05 1.48e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 556.4M
Iteration  9: Total net bbox = 2.965e+05 (1.64e+05 1.33e+05)
              Est.  stn bbox = 3.317e+05 (1.83e+05 1.48e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 556.4M
Iteration 10: Total net bbox = 2.965e+05 (1.64e+05 1.33e+05)
              Est.  stn bbox = 3.317e+05 (1.83e+05 1.48e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 556.4M
Iteration 11: Total net bbox = 2.563e+05 (1.43e+05 1.13e+05)
              Est.  stn bbox = 2.923e+05 (1.63e+05 1.29e+05)
              cpu = 0:00:03.2 real = 0:00:04.0 mem = 557.5M
Iteration 12: Total net bbox = 2.563e+05 (1.43e+05 1.13e+05)
              Est.  stn bbox = 2.923e+05 (1.63e+05 1.29e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 557.5M
Iteration 13: Total net bbox = 2.331e+05 (1.30e+05 1.04e+05)
              Est.  stn bbox = 2.736e+05 (1.52e+05 1.22e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 559.5M
Iteration 14: Total net bbox = 2.348e+05 (1.30e+05 1.05e+05)
              Est.  stn bbox = 2.753e+05 (1.52e+05 1.23e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 559.5M
*** cost = 2.348e+05 (1.30e+05 1.05e+05) (cpu for global=0:00:18.6) real=0:00:20.0***
Core Placement runtime cpu: 0:00:05.4 real: 0:00:04.0
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (99.9%). Stopping detail placement.
Total net length = 2.348e+05 (1.302e+05 1.046e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:24.0, real=0:00:26.0, mem=555.3M) ***
default core: bins with density >  0.75 =  100 % ( 110 / 110 )
*** Free Virtual Timing Model ...(mem=548.5M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 547.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=547.5M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 550.4M):
Est net length = 2.777e+05um = 1.510e+05H + 1.268e+05V
Usage: (5.0%H 4.4%V) = (1.815e+05um 2.152e+05um) = (15012 7173)
Obstruct: 2229 = 1112 (3.7%H) + 1117 (3.7%V)
Overflow: 100 = 4 (0.01% H) + 96 (0.33% V)

Phase 1b route (0:00:00.0 552.9M):
Usage: (5.0%H 4.4%V) = (1.813e+05um 2.152e+05um) = (14989 7173)
Overflow: 96 = 3 (0.01% H) + 93 (0.32% V)

Phase 1c route (0:00:00.0 552.9M):
Usage: (5.0%H 4.4%V) = (1.809e+05um 2.157e+05um) = (14962 7191)
Overflow: 91 = 3 (0.01% H) + 88 (0.30% V)

Phase 1d route (0:00:00.0 552.9M):
Usage: (5.0%H 4.4%V) = (1.810e+05um 2.159e+05um) = (14966 7198)
Overflow: 76 = 1 (0.00% H) + 75 (0.26% V)

Phase 1e route (0:00:00.0 553.5M):
Usage: (5.0%H 4.5%V) = (1.811e+05um 2.163e+05um) = (14972 7211)
Overflow: 56 = 1 (0.00% H) + 55 (0.19% V)

Phase 1f route (0:00:00.0 553.5M):
Usage: (5.0%H 4.5%V) = (1.816e+05um 2.170e+05um) = (15014 7232)
Overflow: 35 = 0 (0.00% H) + 35 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	7	 0.02%
 -1:	0	 0.00%	25	 0.09%
--------------------------------------
  0:	1	 0.00%	297	 1.03%
  1:	123	 0.43%	273	 0.94%
  2:	40	 0.14%	300	 1.04%
  3:	149	 0.52%	1087	 3.76%
  4:	125	 0.43%	2247	 7.78%
  5:	282	 0.98%	23519	81.39%
  6:	468	 1.62%	265	 0.92%
  7:	982	 3.40%	7	 0.02%
  8:	2194	 7.59%	16	 0.06%
  9:	3531	12.22%	16	 0.06%
 10:	17957	62.13%	41	 0.14%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	13	 0.04%
 18:	0	 0.00%	41	 0.14%
 19:	0	 0.00%	46	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 551.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 4.5%V) = (1.816e+05um 2.170e+05um) = (15014 7232)
Overflow: 35 = 0 (0.00% H) + 35 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	7	 0.02%
 -1:	0	 0.00%	25	 0.09%
--------------------------------------
  0:	1	 0.00%	297	 1.03%
  1:	123	 0.43%	273	 0.94%
  2:	40	 0.14%	300	 1.04%
  3:	149	 0.52%	1087	 3.76%
  4:	125	 0.43%	2247	 7.78%
  5:	282	 0.98%	23519	81.39%
  6:	468	 1.62%	265	 0.92%
  7:	982	 3.40%	7	 0.02%
  8:	2194	 7.59%	16	 0.06%
  9:	3531	12.22%	16	 0.06%
 10:	17957	62.13%	41	 0.14%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	13	 0.04%
 18:	0	 0.00%	41	 0.14%
 19:	0	 0.00%	46	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.7 548.4M) ***


Total length: 2.823e+05um, number of vias: 4829
M1(H) length: 0.000e+00um, number of vias: 2464
M2(V) length: 1.319e+05um, number of vias: 2365
M3(H) length: 1.504e+05um
*** Completed Phase 2 route (0:00:01.1 548.2M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=548.2M) ***
Peak Memory Usage was 549.1M 
*** Finished trialRoute (cpu=0:00:02.4 mem=548.2M) ***

Extraction called for design 'lab7_layout_design' of instances=120572 and nets=790 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 548.230M)
************ Recovering area ***************
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 554.7M)
Number of Loop : 0
Start delay calculation (mem=554.746M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=554.977M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 555.0M) ***
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 99.921% **

*** starting 1-st reclaim pass: 613 instances 
*** starting 2-nd reclaim pass: 611 instances 
*** starting 3-rd reclaim pass: 114 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 2 Downsize = 9 **
** Density Change = 0.014% **
** Density after area reclaim = 99.908% **
*** Finished Area Reclaim (0:00:04.9) ***
*** Starting sequential cell resizing ***
density before resizing = 99.908%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.999 > 0.950
density after resizing = 99.908%
*** Finish sequential cell resizing (cpu=0:00:03.3 mem=555.0M) ***
Re-routed 1 nets
Extraction called for design 'lab7_layout_design' of instances=120570 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 554.977M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 554.7M)
Number of Loop : 0
Start delay calculation (mem=554.746M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=554.977M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 555.0M) ***
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 555.0M **
*info: Start fixing DRV (Mem = 554.98M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (555.0M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.4, MEM=555.0M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.999077
Start fixing design rules ... (0:00:02.2 555.0M)
Done fixing design rule (0:00:02.4 555.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.999077 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:04.9 555.0M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    20
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    20
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:05, Mem = 554.98M).
**optDesign ... cpu = 0:00:20, real = 0:00:23, mem = 555.0M **
*** Starting optFanout (555.0M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.3, MEM=555.0M) ***
Start fixing timing ... (0:00:02.2 555.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:02.4 555.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.999077 (> 0.950000); stop prematurally!
*** Completed optFanout (0:00:04.9 555.0M)

**optDesign ... cpu = 0:00:25, real = 0:00:28, mem = 555.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 99.908% **

*** starting 1-st reclaim pass: 611 instances 
*** starting 2-nd reclaim pass: 611 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 99.908% **
*** Finished Area Reclaim (0:00:02.9) ***
*** Starting trialRoute (mem=555.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 557.1M):
Est net length = 2.777e+05um = 1.509e+05H + 1.268e+05V
Usage: (5.0%H 4.4%V) = (1.815e+05um 2.151e+05um) = (15008 7170)
Obstruct: 2229 = 1112 (3.7%H) + 1117 (3.7%V)
Overflow: 100 = 4 (0.01% H) + 96 (0.33% V)

Phase 1b route (0:00:00.0 559.6M):
Usage: (5.0%H 4.4%V) = (1.812e+05um 2.151e+05um) = (14985 7170)
Overflow: 96 = 3 (0.01% H) + 93 (0.32% V)

Phase 1c route (0:00:00.0 559.6M):
Usage: (5.0%H 4.4%V) = (1.809e+05um 2.156e+05um) = (14958 7188)
Overflow: 91 = 3 (0.01% H) + 88 (0.30% V)

Phase 1d route (0:00:00.0 559.6M):
Usage: (5.0%H 4.4%V) = (1.809e+05um 2.158e+05um) = (14962 7195)
Overflow: 76 = 1 (0.00% H) + 75 (0.26% V)

Phase 1e route (0:00:00.0 560.3M):
Usage: (5.0%H 4.5%V) = (1.811e+05um 2.163e+05um) = (14973 7209)
Overflow: 55 = 1 (0.00% H) + 54 (0.19% V)

Phase 1f route (0:00:00.0 560.3M):
Usage: (5.0%H 4.5%V) = (1.816e+05um 2.168e+05um) = (15017 7227)
Overflow: 34 = 0 (0.00% H) + 34 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	7	 0.02%
 -1:	0	 0.00%	24	 0.08%
--------------------------------------
  0:	1	 0.00%	296	 1.02%
  1:	123	 0.43%	269	 0.93%
  2:	39	 0.13%	299	 1.03%
  3:	150	 0.52%	1106	 3.83%
  4:	127	 0.44%	2235	 7.73%
  5:	277	 0.96%	23519	81.39%
  6:	471	 1.63%	265	 0.92%
  7:	987	 3.41%	7	 0.02%
  8:	2189	 7.57%	16	 0.06%
  9:	3531	12.22%	16	 0.06%
 10:	17957	62.13%	41	 0.14%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	13	 0.04%
 18:	0	 0.00%	41	 0.14%
 19:	0	 0.00%	46	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 557.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 4.5%V) = (1.816e+05um 2.168e+05um) = (15017 7227)
Overflow: 34 = 0 (0.00% H) + 34 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	7	 0.02%
 -1:	0	 0.00%	24	 0.08%
--------------------------------------
  0:	1	 0.00%	296	 1.02%
  1:	123	 0.43%	269	 0.93%
  2:	39	 0.13%	299	 1.03%
  3:	150	 0.52%	1106	 3.83%
  4:	127	 0.44%	2235	 7.73%
  5:	277	 0.96%	23519	81.39%
  6:	471	 1.63%	265	 0.92%
  7:	987	 3.41%	7	 0.02%
  8:	2189	 7.57%	16	 0.06%
  9:	3531	12.22%	16	 0.06%
 10:	17957	62.13%	41	 0.14%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	13	 0.04%
 18:	0	 0.00%	41	 0.14%
 19:	0	 0.00%	46	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.8 555.2M) ***


Total length: 2.823e+05um, number of vias: 4824
M1(H) length: 0.000e+00um, number of vias: 2460
M2(V) length: 1.319e+05um, number of vias: 2364
M3(H) length: 1.504e+05um
*** Completed Phase 2 route (0:00:01.0 555.0M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=555.0M) ***
Peak Memory Usage was 555.8M 
*** Finished trialRoute (cpu=0:00:02.3 mem=555.0M) ***

Extraction called for design 'lab7_layout_design' of instances=120570 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 548.230M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 554.7M)
Number of Loop : 0
Start delay calculation (mem=554.746M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=554.977M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 555.0M) ***
**optDesign ... cpu = 0:00:32, real = 0:00:36, mem = 555.0M **
*info: Start fixing DRV (Mem = 554.98M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (555.0M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.1, MEM=555.0M) ***
Start fixing design rules ... (0:00:02.3 555.0M)
Done fixing design rule (0:00:02.5 555.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.999077 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:04.8 555.0M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    20
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    20
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (555.0M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.4, MEM=555.0M) ***
Start fixing design rules ... (0:00:02.2 555.0M)
Done fixing design rule (0:00:02.9 555.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.999077 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:05.3 555.0M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    20
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    20
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:11, Mem = 554.98M).
**optDesign ... cpu = 0:00:42, real = 0:00:48, mem = 555.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.2)
**optDesign ... cpu = 0:00:43, real = 0:00:49, mem = 555.0M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=555.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=548.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=548.2M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=120526 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=783 #term=2515 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 120526 single + 0 double + 0 multi
Total standard cell length = 298.6248 (mm), area = 8.9587 (mm^2)
Average module density = 1.011.
Density for the design = 1.011.
       = stdcell_area 124427 (8958744 um^2) / alloc_area 123074 (8861314 um^2).
Pin Density = 0.020.
            = total # of pins 2515 / total Instance area 124427.
Identified 119771 spare or floating instances, with no clusters.
Iteration 14: Total net bbox = 2.341e+05 (1.30e+05 1.04e+05)
              Est.  stn bbox = 2.747e+05 (1.52e+05 1.23e+05)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 557.1M
Iteration 15: Total net bbox = 2.307e+05 (1.29e+05 1.02e+05)
              Est.  stn bbox = 2.713e+05 (1.51e+05 1.21e+05)
              cpu = 0:00:03.0 real = 0:00:04.0 mem = 558.2M
Iteration 16: Total net bbox = 2.307e+05 (1.29e+05 1.02e+05)
              Est.  stn bbox = 2.713e+05 (1.51e+05 1.21e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 559.2M
Iteration 17: Total net bbox = 2.291e+05 (1.27e+05 1.02e+05)
              Est.  stn bbox = 2.715e+05 (1.50e+05 1.21e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 560.2M
Iteration 18: Total net bbox = 2.307e+05 (1.28e+05 1.03e+05)
              Est.  stn bbox = 2.734e+05 (1.51e+05 1.23e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 560.2M
*** cost = 2.307e+05 (1.28e+05 1.03e+05) (cpu for global=0:00:11.6) real=0:00:12.0***
Core Placement runtime cpu: 0:00:02.6 real: 0:00:03.0
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (99.9%). Stopping detail placement.
Total net length = 2.307e+05 (1.275e+05 1.032e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:18.5, real=0:00:20.0, mem=558.0M) ***
default core: bins with density >  0.75 =  100 % ( 110 / 110 )
*** Free Virtual Timing Model ...(mem=551.2M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1:31, real = 0: 1:41, mem = 550.2M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
Overlapping with other instance:	28372
Orientation Violation:	61757
*info: Placed = 120526
*info: Unplaced = 0
Placement Density:99.91%(8958744/8967024)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 18:58:06 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteConnectBlockPin set to false
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 980.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 120570 components
  120526 core components: 0 unplaced, 120382 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 241054 terminals
Begin power routing ...
CPU time for FollowPin 1 seconds
CPU time for FollowPin 1 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 200
  Number of Followpin connections: 197
End power routing: cpu: 0:00:06, real: 0:00:06, peak: 1000.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Wed Mar  4 18:58:16 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  4 18:58:16 2015

sroute post-processing starts at Wed Mar  4 18:58:16 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  4 18:58:16 2015


sroute: Total CPU time used = 0:0:9
sroute: Total Real time used = 0:0:11
sroute: Total Memory used = 0.11 megs
sroute: Total Peak Memory used = 554.11 megs
<CMD> trialRoute
*** Starting trialRoute (mem=554.1M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 556.9M):
Est net length = 2.765e+05um = 1.463e+05H + 1.302e+05V
Usage: (4.8%H 4.5%V) = (1.759e+05um 2.193e+05um) = (14546 7311)
Obstruct: 2230 = 1112 (3.7%H) + 1118 (3.7%V)
Overflow: 95 = 0 (0.00% H) + 95 (0.33% V)

Phase 1b route (0:00:00.0 559.4M):
Usage: (4.8%H 4.5%V) = (1.756e+05um 2.193e+05um) = (14518 7311)
Overflow: 96 = 0 (0.00% H) + 96 (0.33% V)

Phase 1c route (0:00:00.0 559.4M):
Usage: (4.8%H 4.5%V) = (1.752e+05um 2.197e+05um) = (14487 7324)
Overflow: 91 = 0 (0.00% H) + 91 (0.32% V)

Phase 1d route (0:00:00.0 559.4M):
Usage: (4.8%H 4.5%V) = (1.753e+05um 2.200e+05um) = (14492 7332)
Overflow: 76 = 0 (0.00% H) + 76 (0.26% V)

Phase 1e route (0:00:00.0 560.1M):
Usage: (4.8%H 4.6%V) = (1.753e+05um 2.210e+05um) = (14489 7365)
Overflow: 51 = 0 (0.00% H) + 51 (0.18% V)

Phase 1f route (0:00:00.0 560.1M):
Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=1.0s 557.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.8 555.0M) ***


Total length: 2.809e+05um, number of vias: 4874
M1(H) length: 0.000e+00um, number of vias: 2463
M2(V) length: 1.356e+05um, number of vias: 2411
M3(H) length: 1.453e+05um
*** Completed Phase 2 route (0:00:01.0 554.8M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=554.8M) ***
Peak Memory Usage was 555.7M 
*** Finished trialRoute (cpu=0:00:02.4 mem=554.8M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=554.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 556.9M):
Est net length = 2.765e+05um = 1.463e+05H + 1.302e+05V
Usage: (4.8%H 4.5%V) = (1.759e+05um 2.193e+05um) = (14546 7311)
Obstruct: 2230 = 1112 (3.7%H) + 1118 (3.7%V)
Overflow: 95 = 0 (0.00% H) + 95 (0.33% V)

Phase 1b route (0:00:00.0 559.4M):
Usage: (4.8%H 4.5%V) = (1.756e+05um 2.193e+05um) = (14518 7311)
Overflow: 96 = 0 (0.00% H) + 96 (0.33% V)

Phase 1c route (0:00:00.0 559.4M):
Usage: (4.8%H 4.5%V) = (1.752e+05um 2.197e+05um) = (14487 7324)
Overflow: 91 = 0 (0.00% H) + 91 (0.32% V)

Phase 1d route (0:00:00.0 559.4M):
Usage: (4.8%H 4.5%V) = (1.753e+05um 2.200e+05um) = (14492 7332)
Overflow: 76 = 0 (0.00% H) + 76 (0.26% V)

Phase 1e route (0:00:00.0 560.1M):
Usage: (4.8%H 4.6%V) = (1.753e+05um 2.210e+05um) = (14489 7365)
Overflow: 51 = 0 (0.00% H) + 51 (0.18% V)

Phase 1f route (0:00:00.0 560.1M):
Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 557.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.7 555.0M) ***


Total length: 2.809e+05um, number of vias: 4874
M1(H) length: 0.000e+00um, number of vias: 2463
M2(V) length: 1.356e+05um, number of vias: 2411
M3(H) length: 1.453e+05um
*** Completed Phase 2 route (0:00:00.9 554.8M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=554.8M) ***
Peak Memory Usage was 555.7M 
*** Finished trialRoute (cpu=0:00:02.1 mem=554.8M) ***

Extraction called for design 'lab7_layout_design' of instances=120570 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 554.797M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.574  | 92.574  | 94.800  | 96.089  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.72 sec
Total Real time: 6.0 sec
Total Memory Usage: 562.546875 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 562.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=562.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (2794800 2461500 1) of net I0/LD/CTRL/n8
Net I0/LD/CTRL/n8 is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 564.7M):
Est net length = 2.765e+05um = 1.463e+05H + 1.302e+05V
Usage: (4.8%H 4.5%V) = (1.759e+05um 2.193e+05um) = (14546 7311)
Obstruct: 2230 = 1112 (3.7%H) + 1118 (3.7%V)
Overflow: 95 = 0 (0.00% H) + 95 (0.33% V)

Phase 1b route (0:00:00.0 567.2M):
Usage: (4.8%H 4.5%V) = (1.756e+05um 2.193e+05um) = (14518 7311)
Overflow: 96 = 0 (0.00% H) + 96 (0.33% V)

Phase 1c route (0:00:00.0 567.2M):
Usage: (4.8%H 4.5%V) = (1.752e+05um 2.197e+05um) = (14487 7324)
Overflow: 91 = 0 (0.00% H) + 91 (0.32% V)

Phase 1d route (0:00:00.0 567.2M):
Usage: (4.8%H 4.5%V) = (1.753e+05um 2.200e+05um) = (14492 7332)
Overflow: 76 = 0 (0.00% H) + 76 (0.26% V)

Phase 1e route (0:00:00.0 567.9M):
Usage: (4.8%H 4.6%V) = (1.753e+05um 2.210e+05um) = (14489 7365)
Overflow: 51 = 0 (0.00% H) + 51 (0.18% V)

Phase 1f route (0:00:00.0 567.9M):
Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 565.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.9 562.7M) ***


Total length: 2.809e+05um, number of vias: 4874
M1(H) length: 0.000e+00um, number of vias: 2463
M2(V) length: 1.356e+05um, number of vias: 2411
M3(H) length: 1.453e+05um
*** Completed Phase 2 route (0:00:01.1 562.5M) ***

*** Finished all Phases (cpu=0:00:02.0 mem=562.5M) ***
Peak Memory Usage was 563.4M 
*** Finished trialRoute (cpu=0:00:02.6 mem=562.5M) ***

Extraction called for design 'lab7_layout_design' of instances=120570 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 555.801M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.574  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 562.5M **
*info: Start fixing DRV (Mem = 562.55M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (562.5M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.4, MEM=562.5M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.999077
Start fixing design rules ... (0:00:02.4 562.5M)
Done fixing design rule (0:00:02.6 564.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.999077 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:05.2 564.6M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    20
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    20
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (564.6M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.2, MEM=564.6M) ***
Start fixing design rules ... (0:00:02.4 564.6M)
Done fixing design rule (0:00:03.4 564.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.999077 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:05.7 564.6M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    20
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    20
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:11, Mem = 564.55M).

------------------------------------------------------------
     Summary (cpu=0.19min real=0.22min mem=564.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.574  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:21, mem = 564.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 564.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.574  | 92.574  | 94.800  | 96.089  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:25, mem = 564.6M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=564.6M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=564.7M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 564.715M)

Start to trace clock trees ...
*** Begin Tracer (mem=564.7M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=564.7M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:01.4, real=0:00:02.0, mem=564.7M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=564.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 566.8M):
Est net length = 2.765e+05um = 1.463e+05H + 1.302e+05V
Usage: (4.8%H 4.5%V) = (1.759e+05um 2.193e+05um) = (14546 7311)
Obstruct: 2230 = 1112 (3.7%H) + 1118 (3.7%V)
Overflow: 95 = 0 (0.00% H) + 95 (0.33% V)

Phase 1b route (0:00:00.0 569.4M):
Usage: (4.8%H 4.5%V) = (1.756e+05um 2.193e+05um) = (14518 7311)
Overflow: 96 = 0 (0.00% H) + 96 (0.33% V)

Phase 1c route (0:00:00.0 569.4M):
Usage: (4.8%H 4.5%V) = (1.752e+05um 2.197e+05um) = (14487 7324)
Overflow: 91 = 0 (0.00% H) + 91 (0.32% V)

Phase 1d route (0:00:00.0 569.4M):
Usage: (4.8%H 4.5%V) = (1.753e+05um 2.200e+05um) = (14492 7332)
Overflow: 76 = 0 (0.00% H) + 76 (0.26% V)

Phase 1e route (0:00:00.0 570.0M):
Usage: (4.8%H 4.6%V) = (1.753e+05um 2.210e+05um) = (14489 7365)
Overflow: 51 = 0 (0.00% H) + 51 (0.18% V)

Phase 1f route (0:00:00.0 570.0M):
Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 567.5M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.8 564.9M) ***


Total length: 2.809e+05um, number of vias: 4874
M1(H) length: 0.000e+00um, number of vias: 2463
M2(V) length: 1.356e+05um, number of vias: 2411
M3(H) length: 1.453e+05um
*** Completed Phase 2 route (0:00:01.0 564.8M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=564.8M) ***
Peak Memory Usage was 565.6M 
*** Finished trialRoute (cpu=0:00:02.4 mem=564.8M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=558.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 560.1M):
Est net length = 2.765e+05um = 1.463e+05H + 1.302e+05V
Usage: (4.8%H 4.5%V) = (1.759e+05um 2.193e+05um) = (14546 7311)
Obstruct: 2230 = 1112 (3.7%H) + 1118 (3.7%V)
Overflow: 95 = 0 (0.00% H) + 95 (0.33% V)

Phase 1b route (0:00:00.0 562.7M):
Usage: (4.8%H 4.5%V) = (1.756e+05um 2.193e+05um) = (14518 7311)
Overflow: 96 = 0 (0.00% H) + 96 (0.33% V)

Phase 1c route (0:00:00.0 562.7M):
Usage: (4.8%H 4.5%V) = (1.752e+05um 2.197e+05um) = (14487 7324)
Overflow: 91 = 0 (0.00% H) + 91 (0.32% V)

Phase 1d route (0:00:00.0 562.7M):
Usage: (4.8%H 4.5%V) = (1.753e+05um 2.200e+05um) = (14492 7332)
Overflow: 76 = 0 (0.00% H) + 76 (0.26% V)

Phase 1e route (0:00:00.0 563.3M):
Usage: (4.8%H 4.6%V) = (1.753e+05um 2.210e+05um) = (14489 7365)
Overflow: 51 = 0 (0.00% H) + 51 (0.18% V)

Phase 1f route (0:00:00.0 563.3M):
Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 560.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.8 558.2M) ***


Total length: 2.809e+05um, number of vias: 4874
M1(H) length: 0.000e+00um, number of vias: 2463
M2(V) length: 1.356e+05um, number of vias: 2411
M3(H) length: 1.453e+05um
*** Completed Phase 2 route (0:00:01.0 558.0M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=558.0M) ***
Peak Memory Usage was 558.9M 
*** Finished trialRoute (cpu=0:00:02.4 mem=558.0M) ***

Extraction called for design 'lab7_layout_design' of instances=120570 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 558.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.089  | 92.089  | 95.864  | 94.736  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 6.0 sec
Total Real time: 8.0 sec
Total Memory Usage: 564.757812 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=120570 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 564.758M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 558.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=558.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (2794800 2461500 1) of net I0/LD/CTRL/n8
Net I0/LD/CTRL/n8 is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 560.1M):
Est net length = 2.765e+05um = 1.463e+05H + 1.302e+05V
Usage: (4.8%H 4.5%V) = (1.759e+05um 2.193e+05um) = (14546 7311)
Obstruct: 2230 = 1112 (3.7%H) + 1118 (3.7%V)
Overflow: 95 = 0 (0.00% H) + 95 (0.33% V)

Phase 1b route (0:00:00.0 562.7M):
Usage: (4.8%H 4.5%V) = (1.756e+05um 2.193e+05um) = (14518 7311)
Overflow: 96 = 0 (0.00% H) + 96 (0.33% V)

Phase 1c route (0:00:00.0 562.7M):
Usage: (4.8%H 4.5%V) = (1.752e+05um 2.197e+05um) = (14487 7324)
Overflow: 91 = 0 (0.00% H) + 91 (0.32% V)

Phase 1d route (0:00:00.0 562.7M):
Usage: (4.8%H 4.5%V) = (1.753e+05um 2.200e+05um) = (14492 7332)
Overflow: 76 = 0 (0.00% H) + 76 (0.26% V)

Phase 1e route (0:00:00.0 563.3M):
Usage: (4.8%H 4.6%V) = (1.753e+05um 2.210e+05um) = (14489 7365)
Overflow: 51 = 0 (0.00% H) + 51 (0.18% V)

Phase 1f route (0:00:00.0 563.3M):
Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 560.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.7 558.2M) ***


Total length: 2.809e+05um, number of vias: 4874
M1(H) length: 0.000e+00um, number of vias: 2463
M2(V) length: 1.356e+05um, number of vias: 2411
M3(H) length: 1.453e+05um
*** Completed Phase 2 route (0:00:01.0 558.0M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=558.0M) ***
Peak Memory Usage was 558.9M 
*** Finished trialRoute (cpu=0:00:02.3 mem=558.0M) ***

Extraction called for design 'lab7_layout_design' of instances=120570 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 558.012M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:09:53, mem=558.0M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 564.5M)
Number of Loop : 0
Start delay calculation (mem=564.527M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=564.758M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 564.8M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.618 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.2, REAL=0:00:02.0, totSessionCpu=0:09:55, mem=566.8M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   92.089 ns     92.089 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 92.089 ns 
 reg2reg WS  : 92.089 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 92.089 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:02.7, REAL=0:00:03.0, totSessionCpu=0:09:56, mem=566.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.089  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.617  |
|           TNS (ns):| -17.264 |
|    Violating Paths:|   67    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:04.2, REAL=0:00:05.0, totSessionCpu=0:09:57, mem=566.9M)
Density before buffering = 0.999 (fixHold)
*info:
*info: abort hold fixing due to density exceeding 0.950
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (99.9%). Stopping detail placement.
Total net length = 2.346e+05 (1.297e+05 1.049e+05) (ext = 0.000e+00)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=564.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 567.0M):
Est net length = 2.765e+05um = 1.463e+05H + 1.302e+05V
Usage: (4.8%H 4.5%V) = (1.759e+05um 2.193e+05um) = (14546 7311)
Obstruct: 2230 = 1112 (3.7%H) + 1118 (3.7%V)
Overflow: 95 = 0 (0.00% H) + 95 (0.33% V)

Phase 1b route (0:00:00.0 569.5M):
Usage: (4.8%H 4.5%V) = (1.756e+05um 2.193e+05um) = (14518 7311)
Overflow: 96 = 0 (0.00% H) + 96 (0.33% V)

Phase 1c route (0:00:00.0 569.5M):
Usage: (4.8%H 4.5%V) = (1.752e+05um 2.197e+05um) = (14487 7324)
Overflow: 91 = 0 (0.00% H) + 91 (0.32% V)

Phase 1d route (0:00:00.0 569.5M):
Usage: (4.8%H 4.5%V) = (1.753e+05um 2.200e+05um) = (14492 7332)
Overflow: 76 = 0 (0.00% H) + 76 (0.26% V)

Phase 1e route (0:00:00.0 570.1M):
Usage: (4.8%H 4.6%V) = (1.753e+05um 2.210e+05um) = (14489 7365)
Overflow: 51 = 0 (0.00% H) + 51 (0.18% V)

Phase 1f route (0:00:00.0 570.1M):
Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 567.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.8 565.0M) ***


Total length: 2.809e+05um, number of vias: 4874
M1(H) length: 0.000e+00um, number of vias: 2463
M2(V) length: 1.356e+05um, number of vias: 2411
M3(H) length: 1.453e+05um
*** Completed Phase 2 route (0:00:01.0 564.8M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=564.8M) ***
Peak Memory Usage was 565.7M 
*** Finished trialRoute (cpu=0:00:02.3 mem=564.8M) ***

Extraction called for design 'lab7_layout_design' of instances=120570 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 558.074M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 564.6M)
Number of Loop : 0
Start delay calculation (mem=564.590M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=564.820M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 564.8M) ***
**optDesign ... cpu = 0:00:15, real = 0:00:18, mem = 564.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 564.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.089  | 92.089  | 95.864  | 94.736  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.617  |  0.455  | -0.617  |  4.108  |   N/A   |   N/A   |
|           TNS (ns):| -17.264 |  0.000  | -17.264 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   67    |    0    |   67    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 558.1M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 558.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=558.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (2794800 2461500 1) of net I0/LD/CTRL/n8
Net I0/LD/CTRL/n8 is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3718800 3670500)
coreBox:    (350400 351000) (3369600 3321000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 560.2M):
Est net length = 2.765e+05um = 1.463e+05H + 1.302e+05V
Usage: (4.8%H 4.5%V) = (1.759e+05um 2.193e+05um) = (14546 7311)
Obstruct: 2230 = 1112 (3.7%H) + 1118 (3.7%V)
Overflow: 95 = 0 (0.00% H) + 95 (0.33% V)

Phase 1b route (0:00:00.0 562.7M):
Usage: (4.8%H 4.5%V) = (1.756e+05um 2.193e+05um) = (14518 7311)
Overflow: 96 = 0 (0.00% H) + 96 (0.33% V)

Phase 1c route (0:00:00.0 562.7M):
Usage: (4.8%H 4.5%V) = (1.752e+05um 2.197e+05um) = (14487 7324)
Overflow: 91 = 0 (0.00% H) + 91 (0.32% V)

Phase 1d route (0:00:00.0 562.7M):
Usage: (4.8%H 4.5%V) = (1.753e+05um 2.200e+05um) = (14492 7332)
Overflow: 76 = 0 (0.00% H) + 76 (0.26% V)

Phase 1e route (0:00:00.0 563.4M):
Usage: (4.8%H 4.6%V) = (1.753e+05um 2.210e+05um) = (14489 7365)
Overflow: 51 = 0 (0.00% H) + 51 (0.18% V)

Phase 1f route (0:00:00.0 563.4M):
Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%


Global route (cpu=0.1s real=0.0s 560.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (1.757e+05um 2.216e+05um) = (14524 7385)
Overflow: 25 = 0 (0.00% H) + 25 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.02%
 -1:	0	 0.00%	18	 0.06%
--------------------------------------
  0:	0	 0.00%	327	 1.13%
  1:	117	 0.40%	265	 0.92%
  2:	25	 0.09%	312	 1.08%
  3:	147	 0.51%	1136	 3.93%
  4:	171	 0.59%	2230	 7.72%
  5:	235	 0.81%	23469	81.22%
  6:	489	 1.69%	257	 0.89%
  7:	969	 3.35%	7	 0.02%
  8:	1988	 6.88%	14	 0.05%
  9:	3565	12.33%	17	 0.06%
 10:	18146	62.78%	42	 0.15%
 14:	1358	 4.70%	0	 0.00%
 15:	1693	 5.86%	0	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	42	 0.15%
 19:	0	 0.00%	47	 0.16%
 20:	0	 0.00%	698	 2.42%



*** Completed Phase 1 route (0:00:00.7 558.2M) ***


Total length: 2.809e+05um, number of vias: 4874
M1(H) length: 0.000e+00um, number of vias: 2463
M2(V) length: 1.356e+05um, number of vias: 2411
M3(H) length: 1.453e+05um
*** Completed Phase 2 route (0:00:01.0 558.1M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=558.1M) ***
Peak Memory Usage was 558.9M 
*** Finished trialRoute (cpu=0:00:02.4 mem=558.1M) ***

Extraction called for design 'lab7_layout_design' of instances=120570 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 558.074M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.089  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 564.8M **
*** Starting optimizing excluded clock nets MEM= 564.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 564.8M) ***
*** Starting optimizing excluded clock nets MEM= 564.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 564.8M) ***
*info: Start fixing DRV (Mem = 564.82M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (564.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.3, MEM=564.8M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.999077
Start fixing design rules ... (0:00:02.4 564.8M)
Done fixing design rule (0:00:02.6 564.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.999077 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:05.0 564.8M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    20
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    20
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (564.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.3, MEM=564.8M) ***
Start fixing design rules ... (0:00:02.2 564.8M)
Done fixing design rule (0:00:03.1 564.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.999077 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:05.5 564.8M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    20
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    20
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:11, Mem = 564.82M).

------------------------------------------------------------
     Summary (cpu=0.19min real=0.22min mem=564.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.089  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 564.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 564.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.089  | 92.089  | 95.864  | 94.736  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -1.045   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.908%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:24, mem = 564.8M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_0/curr_val_reg[5]/CLK 1494.8(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK 1107.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1107.4~1494.8(ps)      0~100000(ps)        
Fall Phase Delay               : 1063~1455.7(ps)        0~100000(ps)        
Trig. Edge Skew                : 387.4(ps)              300(ps)             
Rise Skew                      : 387.4(ps)              
Fall Skew                      : 392.7(ps)              
Max. Rise Buffer Tran.         : 583.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 587.9(ps)              400(ps)             
Max. Rise Sink Tran.           : 1162.5(ps)             400(ps)             
Max. Fall Sink Tran.           : 1165.8(ps)             400(ps)             
Min. Rise Buffer Tran.         : 227.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 217(ps)                0(ps)               
Min. Rise Sink Tran.           : 502.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 505.8(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 385.5(ps)              
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK(R)->
  I0/LD/T_SR_1/curr_val_reg[6]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.4)


*** End reportClockTree (cpu=0:00:00.5, real=0:00:01.0, mem=565.0M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 16657 filler insts (cell FILL / prefix FILLER).
*INFO: Total 16657 filler insts added - prefix FILLER (CPU: 0:00:02.6).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 264615 DRC violations (real: 0:00:05.0).
*INFO: Iteration 0-#2, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:02:39 ).
*INFO: Deleted 135192 fillers which had DRC vio's.
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 19:02:35 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteFollowPadPin set to true
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1000.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 2035 components
  1991 core components: 0 unplaced, 1847 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 3984 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-482):	Core rows around (349.800, 650.100) overlap with a CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1000.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.06 megs
sroute: Total Peak Memory used = 600.35 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Mar  4 19:02:35 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Mar  4 19:02:37 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  4 19:02:37 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        8930      12.07%
#  Metal 2        V        8930      10.37%
#  Metal 3        H        8930      10.34%
#  ------------------------------------------
#  Total                  26790      10.93%
#
#  11 nets (1.40%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 288015 um.
#Total half perimeter of net bounding box = 238272 um.
#Total wire length on LAYER metal1 = 25506 um.
#Total wire length on LAYER metal2 = 135681 um.
#Total wire length on LAYER metal3 = 126828 um.
#Total number of vias = 3715
#Up-Via Summary (total 3715):
#           
#-----------------------
#  Metal 1         2274
#  Metal 2         1441
#-----------------------
#                  3715 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 602.00 (Mb)
#Peak memory = 636.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 228
#cpu time = 00:00:19, elapsed time = 00:00:22, memory = 604.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 230
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 604.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 232
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 604.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 228
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 604.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 232
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 604.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 221
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 604.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 229
#cpu time = 00:00:07, elapsed time = 00:00:08, memory = 604.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 221
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 604.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 218
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 604.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 223
#cpu time = 00:00:07, elapsed time = 00:00:08, memory = 604.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 223
#cpu time = 00:00:07, elapsed time = 00:00:08, memory = 604.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 210
#cpu time = 00:00:12, elapsed time = 00:00:13, memory = 604.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 206
#cpu time = 00:00:15, elapsed time = 00:00:17, memory = 604.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 211
#cpu time = 00:00:14, elapsed time = 00:00:16, memory = 604.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 207
#cpu time = 00:00:15, elapsed time = 00:00:17, memory = 604.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 218
#cpu time = 00:00:36, elapsed time = 00:00:41, memory = 604.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 206
#cpu time = 00:00:43, elapsed time = 00:00:50, memory = 604.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 204
#cpu time = 00:00:16, elapsed time = 00:00:17, memory = 604.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 206
#cpu time = 00:00:16, elapsed time = 00:00:17, memory = 604.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 205
#cpu time = 00:00:16, elapsed time = 00:00:17, memory = 604.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 207
#cpu time = 00:00:17, elapsed time = 00:00:18, memory = 604.00 (Mb)
#Complete Detail Routing.
#Total wire length = 296251 um.
#Total half perimeter of net bounding box = 238272 um.
#Total wire length on LAYER metal1 = 41365 um.
#Total wire length on LAYER metal2 = 140260 um.
#Total wire length on LAYER metal3 = 114626 um.
#Total number of vias = 5213
#Up-Via Summary (total 5213):
#           
#-----------------------
#  Metal 1         2808
#  Metal 2         2405
#-----------------------
#                  5213 
#
#Total number of DRC violations = 207
#Total number of violations on LAYER metal1 = 188
#Total number of violations on LAYER metal2 = 19
#Total number of violations on LAYER metal3 = 0
#Cpu time = 00:04:35
#Elapsed time = 00:05:09
#Increased memory = 0.00 (Mb)
#Total memory = 602.00 (Mb)
#Peak memory = 648.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 199
#cpu time = 00:01:43, elapsed time = 00:01:51, memory = 602.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 199
#cpu time = 00:01:46, elapsed time = 00:02:00, memory = 602.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 199
#cpu time = 00:02:27, elapsed time = 00:02:52, memory = 602.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 199
#cpu time = 00:01:43, elapsed time = 00:01:51, memory = 602.00 (Mb)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 199
#cpu time = 00:02:06, elapsed time = 00:02:16, memory = 602.00 (Mb)
#start 6th post routing optimization iteration ...
#    number of DRC violations = 199
#cpu time = 00:01:44, elapsed time = 00:01:52, memory = 602.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:11:28
#Elapsed time = 00:12:42
#Increased memory = 0.00 (Mb)
#Total memory = 602.00 (Mb)
#Peak memory = 648.00 (Mb)
#Total wire length = 296718 um.
#Total half perimeter of net bounding box = 238272 um.
#Total wire length on LAYER metal1 = 41638 um.
#Total wire length on LAYER metal2 = 140546 um.
#Total wire length on LAYER metal3 = 114534 um.
#Total number of vias = 5283
#Up-Via Summary (total 5283):
#           
#-----------------------
#  Metal 1         2832
#  Metal 2         2451
#-----------------------
#                  5283 
#
#Total number of DRC violations = 199
#Total number of violations on LAYER metal1 = 184
#Total number of violations on LAYER metal2 = 15
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:16:03
#Elapsed time = 00:17:51
#Increased memory = 0.00 (Mb)
#Total memory = 602.00 (Mb)
#Peak memory = 648.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:16:05
#Elapsed time = 00:17:53
#Increased memory = -7.00 (Mb)
#Total memory = 593.00 (Mb)
#Peak memory = 648.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 104
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  4 19:20:28 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=2035 and nets=788 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 593.7M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0196% (CPU Time= 0:00:00.1  MEM= 597.7M)
Extracted 20.0214% (CPU Time= 0:00:00.1  MEM= 597.7M)
Extracted 30.0232% (CPU Time= 0:00:00.1  MEM= 597.7M)
Extracted 40.025% (CPU Time= 0:00:00.1  MEM= 597.7M)
Extracted 50.0268% (CPU Time= 0:00:00.1  MEM= 597.7M)
Extracted 60.0286% (CPU Time= 0:00:00.1  MEM= 597.7M)
Extracted 70.0304% (CPU Time= 0:00:00.1  MEM= 597.7M)
Extracted 80.0321% (CPU Time= 0:00:00.1  MEM= 597.7M)
Extracted 90.0339% (CPU Time= 0:00:00.1  MEM= 597.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 597.7M)
Nr. Extracted Resistors     : 11466
Nr. Extracted Ground Cap.   : 12204
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 593.711M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 593.7M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
Overlapping with other instance:	236
Orientation Violation:	337
Placement Blockage Violation:	2
*info: Placed = 1847
*info: Unplaced = 0
Placement Density:4.73%(424224/8967024)
**ERROR: (ENCOPT-306):	Found placement violations in postRoute mode
*Info*: Fix the placement violations and reroute the design
*Info*: Command refinePlace may be used to fix the placement violations
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance I0/LD/ENC/last_bit_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 19 wires.
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 600.2M)
Number of Loop : 0
Start delay calculation (mem=600.227M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=600.457M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 600.5M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=600.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=600.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=600.5M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=1991 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=783 #term=2515 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 1991 single + 0 double + 0 multi
Total standard cell length = 14.1408 (mm), area = 0.4242 (mm^2)
Average module density = 0.483.
Density for the design = 0.483.
       = stdcell_area 5892 (424224 um^2) / alloc_area 12194 (877961 um^2).
Pin Density = 0.427.
            = total # of pins 2515 / total Instance area 5892.
Identified 1236 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 9.140e+04 (5.04e+04 4.10e+04)
              Est.  stn bbox = 9.140e+04 (5.04e+04 4.10e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 600.7M
Iteration  2: Total net bbox = 9.140e+04 (5.04e+04 4.10e+04)
              Est.  stn bbox = 9.140e+04 (5.04e+04 4.10e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 600.7M
Iteration  3: Total net bbox = 7.892e+04 (4.39e+04 3.50e+04)
              Est.  stn bbox = 7.892e+04 (4.39e+04 3.50e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 600.8M
Iteration  4: Total net bbox = 8.147e+04 (4.49e+04 3.66e+04)
              Est.  stn bbox = 8.147e+04 (4.49e+04 3.66e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 600.8M
Iteration  5: Total net bbox = 8.410e+04 (4.77e+04 3.64e+04)
              Est.  stn bbox = 8.410e+04 (4.77e+04 3.64e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 600.8M
Iteration  6: Total net bbox = 8.582e+04 (4.74e+04 3.84e+04)
              Est.  stn bbox = 8.582e+04 (4.74e+04 3.84e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 600.8M
Iteration  7: Total net bbox = 1.011e+05 (5.54e+04 4.57e+04)
              Est.  stn bbox = 1.202e+05 (6.58e+04 5.44e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 600.5M
Iteration  8: Total net bbox = 1.011e+05 (5.54e+04 4.57e+04)
              Est.  stn bbox = 1.202e+05 (6.58e+04 5.44e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 600.5M
Iteration  9: Total net bbox = 1.053e+05 (5.63e+04 4.90e+04)
              Est.  stn bbox = 1.248e+05 (6.67e+04 5.80e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 600.5M
Iteration 10: Total net bbox = 1.053e+05 (5.63e+04 4.90e+04)
              Est.  stn bbox = 1.248e+05 (6.67e+04 5.80e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 600.5M
Iteration 11: Total net bbox = 1.065e+05 (5.74e+04 4.91e+04)
              Est.  stn bbox = 1.253e+05 (6.77e+04 5.77e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 600.5M
Iteration 12: Total net bbox = 1.055e+05 (5.66e+04 4.89e+04)
              Est.  stn bbox = 1.243e+05 (6.69e+04 5.75e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 600.5M
*** cost = 1.055e+05 (5.66e+04 4.89e+04) (cpu for global=0:00:02.0) real=0:00:03.0***
Core Placement runtime cpu: 0:00:01.3 real: 0:00:03.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.2, real=0:00:00.0)
move report: preRPlace moves 106 insts, mean move: 11.57 um, max move: 32.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U23): (1188.00, 501.00) --> (1190.40, 471.00)
Placement tweakage begins.
wire length = 1.056e+05 = 5.661e+04 H + 4.903e+04 V
wire length = 1.003e+05 = 5.139e+04 H + 4.891e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 578 insts, mean move: 18.07 um, max move: 62.40 um
	max move on inst (FILLER_120455): (998.40, 441.00) --> (1060.80, 441.00)
move report: rPlace moves 651 insts, mean move: 17.82 um, max move: 62.40 um
	max move on inst (FILLER_120455): (998.40, 441.00) --> (1060.80, 441.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.00 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84) with max move: (830.4, 441) -> (878.4, 441)
  mean    (X+Y) =        16.29 um
Total instances flipped for WireLenOpt: 16
Total instances flipped, including legalization: 196
Total instances moved : 306
*** cpu=0:00:00.2   mem=600.5M  mem(used)=0.0M***
Total net length = 1.002e+05 (5.139e+04 4.885e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:02.5, real=0:00:03.0, mem=600.5M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 16 )
*** Free Virtual Timing Model ...(mem=593.7M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 593.7M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=593.7M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1738800 1720500)
coreBox:    (350400 351000) (1390200 1371000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 595.2M):
Est net length = 1.212e+05um = 6.256e+04H + 5.861e+04V
Usage: (18.2%H 25.5%V) = (8.156e+04um 1.334e+05um) = (6659 4447)
Obstruct: 2308 = 1112 (23.2%H) + 1196 (24.9%V)
Overflow: 42 = 0 (0.00% H) + 42 (1.17% V)

Phase 1b route (0:00:00.0 597.7M):
Usage: (18.2%H 25.5%V) = (8.137e+04um 1.334e+05um) = (6644 4447)
Overflow: 42 = 0 (0.00% H) + 42 (1.17% V)

Phase 1c route (0:00:00.0 597.7M):
Usage: (18.1%H 25.5%V) = (8.100e+04um 1.337e+05um) = (6614 4456)
Overflow: 42 = 0 (0.00% H) + 42 (1.17% V)

Phase 1d route (0:00:00.0 597.7M):
Usage: (18.1%H 25.6%V) = (8.113e+04um 1.339e+05um) = (6625 4461)
Overflow: 31 = 0 (0.00% H) + 31 (0.86% V)

Phase 1e route (0:00:00.0 598.4M):
Usage: (18.1%H 25.6%V) = (8.110e+04um 1.339e+05um) = (6622 4462)
Overflow: 26 = 0 (0.00% H) + 26 (0.72% V)

Phase 1f route (0:00:00.0 598.4M):
Usage: (18.2%H 25.6%V) = (8.125e+04um 1.342e+05um) = (6635 4473)
Overflow: 16 = 0 (0.00% H) + 16 (0.45% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	9	 0.25%
--------------------------------------
  0:	0	 0.00%	226	 6.27%
  1:	90	 2.44%	271	 7.52%
  2:	8	 0.22%	415	11.51%
  3:	175	 4.75%	594	16.48%
  4:	95	 2.58%	687	19.06%
  5:	222	 6.02%	1276	35.41%
  6:	382	10.36%	21	 0.58%
  7:	591	16.02%	19	 0.53%
  8:	595	16.13%	34	 0.94%
  9:	533	14.45%	18	 0.50%
 10:	593	16.08%	29	 0.80%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%


Global route (cpu=0.1s real=0.0s 595.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.2%H 25.6%V) = (8.125e+04um 1.342e+05um) = (6635 4473)
Overflow: 16 = 0 (0.00% H) + 16 (0.45% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	9	 0.25%
--------------------------------------
  0:	0	 0.00%	226	 6.27%
  1:	90	 2.44%	271	 7.52%
  2:	8	 0.22%	415	11.51%
  3:	175	 4.75%	594	16.48%
  4:	95	 2.58%	687	19.06%
  5:	222	 6.02%	1276	35.41%
  6:	382	10.36%	21	 0.58%
  7:	591	16.02%	19	 0.53%
  8:	595	16.13%	34	 0.94%
  9:	533	14.45%	18	 0.50%
 10:	593	16.08%	29	 0.80%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 593.8M) ***


Total length: 1.242e+05um, number of vias: 4748
M1(H) length: 0.000e+00um, number of vias: 2467
M2(V) length: 6.258e+04um, number of vias: 2281
M3(H) length: 6.160e+04um
*** Completed Phase 2 route (0:00:00.1 593.8M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=593.8M) ***
Peak Memory Usage was 593.9M 
*** Finished trialRoute (cpu=0:00:00.2 mem=593.8M) ***

Extraction called for design 'lab7_layout_design' of instances=2035 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 593.824M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 600.3M)
Number of Loop : 0
Start delay calculation (mem=600.340M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=600.570M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 600.6M) ***
*** Starting optFanout (600.7M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=600.7M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.400217
Start fixing timing ... (0:00:00.1 600.7M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 600.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.400217
*** Completed optFanout (0:00:00.2 600.7M)

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 600.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 40.022% **

*** starting 1-st reclaim pass: 611 instances 
*** starting 2-nd reclaim pass: 611 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 40.022% **
*** Finished Area Reclaim (0:00:00.1) ***
*** Starting trialRoute (mem=600.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1738800 1720500)
coreBox:    (350400 351000) (1390200 1371000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 601.9M):
Est net length = 1.212e+05um = 6.256e+04H + 5.861e+04V
Usage: (18.2%H 25.5%V) = (8.156e+04um 1.334e+05um) = (6659 4447)
Obstruct: 2308 = 1112 (23.2%H) + 1196 (24.9%V)
Overflow: 42 = 0 (0.00% H) + 42 (1.17% V)

Phase 1b route (0:00:00.0 604.4M):
Usage: (18.2%H 25.5%V) = (8.137e+04um 1.334e+05um) = (6644 4447)
Overflow: 42 = 0 (0.00% H) + 42 (1.17% V)

Phase 1c route (0:00:00.0 604.4M):
Usage: (18.1%H 25.5%V) = (8.100e+04um 1.337e+05um) = (6614 4456)
Overflow: 42 = 0 (0.00% H) + 42 (1.17% V)

Phase 1d route (0:00:00.0 604.4M):
Usage: (18.1%H 25.6%V) = (8.113e+04um 1.339e+05um) = (6625 4461)
Overflow: 31 = 0 (0.00% H) + 31 (0.86% V)

Phase 1e route (0:00:00.0 605.1M):
Usage: (18.1%H 25.6%V) = (8.110e+04um 1.339e+05um) = (6622 4462)
Overflow: 26 = 0 (0.00% H) + 26 (0.72% V)

Phase 1f route (0:00:00.0 605.1M):
Usage: (18.2%H 25.6%V) = (8.125e+04um 1.342e+05um) = (6635 4473)
Overflow: 16 = 0 (0.00% H) + 16 (0.45% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	9	 0.25%
--------------------------------------
  0:	0	 0.00%	226	 6.27%
  1:	90	 2.44%	271	 7.52%
  2:	8	 0.22%	415	11.51%
  3:	175	 4.75%	594	16.48%
  4:	95	 2.58%	687	19.06%
  5:	222	 6.02%	1276	35.41%
  6:	382	10.36%	21	 0.58%
  7:	591	16.02%	19	 0.53%
  8:	595	16.13%	34	 0.94%
  9:	533	14.45%	18	 0.50%
 10:	593	16.08%	29	 0.80%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%


Global route (cpu=0.0s real=0.0s 602.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.2%H 25.6%V) = (8.125e+04um 1.342e+05um) = (6635 4473)
Overflow: 16 = 0 (0.00% H) + 16 (0.45% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	9	 0.25%
--------------------------------------
  0:	0	 0.00%	226	 6.27%
  1:	90	 2.44%	271	 7.52%
  2:	8	 0.22%	415	11.51%
  3:	175	 4.75%	594	16.48%
  4:	95	 2.58%	687	19.06%
  5:	222	 6.02%	1276	35.41%
  6:	382	10.36%	21	 0.58%
  7:	591	16.02%	19	 0.53%
  8:	595	16.13%	34	 0.94%
  9:	533	14.45%	18	 0.50%
 10:	593	16.08%	29	 0.80%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 600.7M) ***


Total length: 1.242e+05um, number of vias: 4748
M1(H) length: 0.000e+00um, number of vias: 2467
M2(V) length: 6.258e+04um, number of vias: 2281
M3(H) length: 6.160e+04um
*** Completed Phase 2 route (0:00:00.1 600.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=600.7M) ***
Peak Memory Usage was 600.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=600.7M) ***

Extraction called for design 'lab7_layout_design' of instances=2035 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 593.914M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 600.4M)
Number of Loop : 0
Start delay calculation (mem=600.430M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=600.660M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 600.7M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 600.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 600.7M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=600.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=593.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=593.9M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=1991 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=783 #term=2515 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 1991 single + 0 double + 0 multi
Total standard cell length = 14.1408 (mm), area = 0.4242 (mm^2)
Average module density = 0.483.
Density for the design = 0.483.
       = stdcell_area 5892 (424224 um^2) / alloc_area 12194 (877961 um^2).
Pin Density = 0.427.
            = total # of pins 2515 / total Instance area 5892.
Identified 1236 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.029e+05 (5.29e+04 5.01e+04)
              Est.  stn bbox = 1.217e+05 (6.31e+04 5.86e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 600.7M
Iteration 13: Total net bbox = 1.075e+05 (5.67e+04 5.08e+04)
              Est.  stn bbox = 1.265e+05 (6.70e+04 5.95e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 600.7M
Iteration 14: Total net bbox = 1.055e+05 (5.59e+04 4.97e+04)
              Est.  stn bbox = 1.244e+05 (6.61e+04 5.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 600.7M
*** cost = 1.055e+05 (5.59e+04 4.97e+04) (cpu for global=0:00:00.7) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.3 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.2, real=0:00:00.0)
move report: preRPlace moves 30 insts, mean move: 7.40 um, max move: 32.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U25): (1099.20, 531.00) --> (1096.80, 501.00)
Placement tweakage begins.
wire length = 1.056e+05 = 5.584e+04 H + 4.976e+04 V
wire length = 1.012e+05 = 5.149e+04 H + 4.969e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 453 insts, mean move: 18.06 um, max move: 60.00 um
	max move on inst (I0/LD/OCTRL/U5): (1204.80, 861.00) --> (1264.80, 861.00)
move report: rPlace moves 475 insts, mean move: 17.61 um, max move: 60.00 um
	max move on inst (I0/LD/OCTRL/U5): (1204.80, 861.00) --> (1264.80, 861.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        60.00 um
  inst (I0/LD/OCTRL/U5) with max move: (1204.8, 861) -> (1264.8, 861)
  mean    (X+Y) =        15.62 um
Total instances flipped for WireLenOpt: 8
Total instances flipped, including legalization: 234
Total instances moved : 254
*** cpu=0:00:00.2   mem=600.7M  mem(used)=0.0M***
Total net length = 1.010e+05 (5.149e+04 4.948e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.3, real=0:00:02.0, mem=600.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 16 )
*** Free Virtual Timing Model ...(mem=593.9M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 6, real = 0: 0: 6, mem = 593.9M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 1991
*info: Unplaced = 0
Placement Density:40.02%(424224/1059984)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 19:45:53 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteConnectBlockPin set to false
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1000.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 2035 components
  1991 core components: 0 unplaced, 1847 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 3984 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 70
  Number of Followpin connections: 35
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1000.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Wed Mar  4 19:45:54 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  4 19:45:54 2015

sroute post-processing starts at Wed Mar  4 19:45:54 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  4 19:45:54 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.10 megs
sroute: Total Peak Memory used = 594.13 megs
<CMD> trialRoute
*** Starting trialRoute (mem=594.1M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1738800 1720500)
coreBox:    (350400 351000) (1390200 1371000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 595.4M):
Est net length = 1.222e+05um = 6.286e+04H + 5.936e+04V
Usage: (18.3%H 25.5%V) = (8.177e+04um 1.335e+05um) = (6676 4450)
Obstruct: 2313 = 1112 (23.2%H) + 1201 (25.0%V)
Overflow: 54 = 0 (0.00% H) + 54 (1.49% V)

Phase 1b route (0:00:00.0 597.9M):
Usage: (18.2%H 25.5%V) = (8.162e+04um 1.335e+05um) = (6664 4450)
Overflow: 51 = 0 (0.00% H) + 51 (1.41% V)

Phase 1c route (0:00:00.0 597.9M):
Usage: (18.2%H 25.6%V) = (8.125e+04um 1.338e+05um) = (6633 4458)
Overflow: 46 = 0 (0.00% H) + 46 (1.29% V)

Phase 1d route (0:00:00.0 597.9M):
Usage: (18.2%H 25.6%V) = (8.132e+04um 1.338e+05um) = (6639 4459)
Overflow: 40 = 0 (0.00% H) + 40 (1.12% V)

Phase 1e route (0:00:00.0 598.6M):
Usage: (18.2%H 25.6%V) = (8.136e+04um 1.340e+05um) = (6642 4465)
Overflow: 32 = 0 (0.00% H) + 32 (0.89% V)

Phase 1f route (0:00:00.0 598.6M):
Usage: (18.2%H 25.6%V) = (8.149e+04um 1.342e+05um) = (6653 4474)
Overflow: 22 = 0 (0.00% H) + 22 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	15	 0.42%
--------------------------------------
  0:	0	 0.00%	237	 6.59%
  1:	88	 2.39%	264	 7.34%
  2:	6	 0.16%	370	10.28%
  3:	178	 4.83%	614	17.06%
  4:	93	 2.52%	697	19.37%
  5:	214	 5.80%	1274	35.40%
  6:	395	10.71%	25	 0.69%
  7:	591	16.02%	18	 0.50%
  8:	606	16.43%	33	 0.92%
  9:	542	14.70%	18	 0.50%
 10:	571	15.48%	29	 0.81%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%


Global route (cpu=0.1s real=0.0s 596.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.2%H 25.6%V) = (8.149e+04um 1.342e+05um) = (6653 4474)
Overflow: 22 = 0 (0.00% H) + 22 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	15	 0.42%
--------------------------------------
  0:	0	 0.00%	237	 6.59%
  1:	88	 2.39%	264	 7.34%
  2:	6	 0.16%	370	10.28%
  3:	178	 4.83%	614	17.06%
  4:	93	 2.52%	697	19.37%
  5:	214	 5.80%	1274	35.40%
  6:	395	10.71%	25	 0.69%
  7:	591	16.02%	18	 0.50%
  8:	606	16.43%	33	 0.92%
  9:	542	14.70%	18	 0.50%
 10:	571	15.48%	29	 0.81%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 594.1M) ***


Total length: 1.249e+05um, number of vias: 4725
M1(H) length: 0.000e+00um, number of vias: 2467
M2(V) length: 6.319e+04um, number of vias: 2258
M3(H) length: 6.170e+04um
*** Completed Phase 2 route (0:00:00.1 594.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=594.1M) ***
Peak Memory Usage was 594.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=594.1M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=594.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1738800 1720500)
coreBox:    (350400 351000) (1390200 1371000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 595.4M):
Est net length = 1.222e+05um = 6.286e+04H + 5.936e+04V
Usage: (18.3%H 25.5%V) = (8.177e+04um 1.335e+05um) = (6676 4450)
Obstruct: 2313 = 1112 (23.2%H) + 1201 (25.0%V)
Overflow: 54 = 0 (0.00% H) + 54 (1.49% V)

Phase 1b route (0:00:00.0 597.9M):
Usage: (18.2%H 25.5%V) = (8.162e+04um 1.335e+05um) = (6664 4450)
Overflow: 51 = 0 (0.00% H) + 51 (1.41% V)

Phase 1c route (0:00:00.0 597.9M):
Usage: (18.2%H 25.6%V) = (8.125e+04um 1.338e+05um) = (6633 4458)
Overflow: 46 = 0 (0.00% H) + 46 (1.29% V)

Phase 1d route (0:00:00.0 597.9M):
Usage: (18.2%H 25.6%V) = (8.132e+04um 1.338e+05um) = (6639 4459)
Overflow: 40 = 0 (0.00% H) + 40 (1.12% V)

Phase 1e route (0:00:00.0 598.6M):
Usage: (18.2%H 25.6%V) = (8.136e+04um 1.340e+05um) = (6642 4465)
Overflow: 32 = 0 (0.00% H) + 32 (0.89% V)

Phase 1f route (0:00:00.0 598.6M):
Usage: (18.2%H 25.6%V) = (8.149e+04um 1.342e+05um) = (6653 4474)
Overflow: 22 = 0 (0.00% H) + 22 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	15	 0.42%
--------------------------------------
  0:	0	 0.00%	237	 6.59%
  1:	88	 2.39%	264	 7.34%
  2:	6	 0.16%	370	10.28%
  3:	178	 4.83%	614	17.06%
  4:	93	 2.52%	697	19.37%
  5:	214	 5.80%	1274	35.40%
  6:	395	10.71%	25	 0.69%
  7:	591	16.02%	18	 0.50%
  8:	606	16.43%	33	 0.92%
  9:	542	14.70%	18	 0.50%
 10:	571	15.48%	29	 0.81%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%


Global route (cpu=0.1s real=0.0s 596.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.2%H 25.6%V) = (8.149e+04um 1.342e+05um) = (6653 4474)
Overflow: 22 = 0 (0.00% H) + 22 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	15	 0.42%
--------------------------------------
  0:	0	 0.00%	237	 6.59%
  1:	88	 2.39%	264	 7.34%
  2:	6	 0.16%	370	10.28%
  3:	178	 4.83%	614	17.06%
  4:	93	 2.52%	697	19.37%
  5:	214	 5.80%	1274	35.40%
  6:	395	10.71%	25	 0.69%
  7:	591	16.02%	18	 0.50%
  8:	606	16.43%	33	 0.92%
  9:	542	14.70%	18	 0.50%
 10:	571	15.48%	29	 0.81%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 594.1M) ***


Total length: 1.249e+05um, number of vias: 4725
M1(H) length: 0.000e+00um, number of vias: 2467
M2(V) length: 6.319e+04um, number of vias: 2258
M3(H) length: 6.170e+04um
*** Completed Phase 2 route (0:00:00.1 594.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=594.1M) ***
Peak Memory Usage was 594.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=594.1M) ***

Extraction called for design 'lab7_layout_design' of instances=2035 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 594.129M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.862  | 93.862  | 94.955  | 96.931  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.553   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.022%
Routing Overflow: 0.00% H and 0.61% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.71 sec
Total Real time: 1.0 sec
Total Memory Usage: 600.875 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 600.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=600.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=600.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.862  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.553   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.022%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 600.9M **
*info: Start fixing DRV (Mem = 600.88M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (600.9M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=600.9M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.400217
Start fixing design rules ... (0:00:00.1 600.9M)
Done fixing design rule (0:00:00.2 600.9M)

Summary:
19 buffers added on 19 nets (with 1 driver resized)

Density after buffering = 0.404157
default core: bins with density >  0.75 =    0 % ( 0 / 16 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.2, real=0:00:00.0)
move report: preRPlace moves 38 insts, mean move: 3.60 um, max move: 7.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_n82): (967.20, 921.00) --> (960.00, 921.00)
move report: rPlace moves 38 insts, mean move: 3.60 um, max move: 7.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_n82): (967.20, 921.00) --> (960.00, 921.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.20 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_n82) with max move: (967.2, 921) -> (960, 921)
  mean    (X+Y) =         3.64 um
Total instances moved : 33
*** cpu=0:00:00.2   mem=600.9M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:00.6 600.9M)

*** Starting trialRoute (mem=600.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1738800 1720500)
coreBox:    (350400 351000) (1390200 1371000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 602.3M):
Est net length = 1.223e+05um = 6.287e+04H + 5.945e+04V
Usage: (18.3%H 25.8%V) = (8.184e+04um 1.348e+05um) = (6682 4493)
Obstruct: 2313 = 1112 (23.2%H) + 1201 (25.0%V)
Overflow: 55 = 0 (0.00% H) + 55 (1.52% V)

Phase 1b route (0:00:00.0 604.8M):
Usage: (18.3%H 25.8%V) = (8.169e+04um 1.348e+05um) = (6670 4493)
Overflow: 51 = 0 (0.00% H) + 51 (1.41% V)

Phase 1c route (0:00:00.0 604.8M):
Usage: (18.2%H 25.8%V) = (8.133e+04um 1.350e+05um) = (6640 4498)
Overflow: 46 = 0 (0.00% H) + 46 (1.29% V)

Phase 1d route (0:00:00.0 604.8M):
Usage: (18.2%H 25.8%V) = (8.140e+04um 1.350e+05um) = (6646 4499)
Overflow: 40 = 0 (0.00% H) + 40 (1.12% V)

Phase 1e route (0:00:00.0 605.5M):
Usage: (18.2%H 25.8%V) = (8.139e+04um 1.351e+05um) = (6645 4504)
Overflow: 33 = 0 (0.00% H) + 33 (0.92% V)

Phase 1f route (0:00:00.0 605.5M):
Usage: (18.2%H 25.9%V) = (8.148e+04um 1.356e+05um) = (6652 4520)
Overflow: 23 = 0 (0.00% H) + 23 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	16	 0.44%
--------------------------------------
  0:	0	 0.00%	241	 6.70%
  1:	88	 2.39%	268	 7.45%
  2:	6	 0.16%	375	10.42%
  3:	188	 5.10%	617	17.14%
  4:	89	 2.41%	696	19.34%
  5:	205	 5.56%	1258	34.95%
  6:	395	10.71%	25	 0.69%
  7:	596	16.16%	17	 0.47%
  8:	602	16.32%	24	 0.67%
  9:	533	14.45%	23	 0.64%
 10:	582	15.78%	34	 0.94%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%


Global route (cpu=0.1s real=0.0s 602.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.2%H 25.9%V) = (8.148e+04um 1.356e+05um) = (6652 4520)
Overflow: 23 = 0 (0.00% H) + 23 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	16	 0.44%
--------------------------------------
  0:	0	 0.00%	241	 6.70%
  1:	88	 2.39%	268	 7.45%
  2:	6	 0.16%	375	10.42%
  3:	188	 5.10%	617	17.14%
  4:	89	 2.41%	696	19.34%
  5:	205	 5.56%	1258	34.95%
  6:	395	10.71%	25	 0.69%
  7:	596	16.16%	17	 0.47%
  8:	602	16.32%	24	 0.67%
  9:	533	14.45%	23	 0.64%
 10:	582	15.78%	34	 0.94%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 600.9M) ***


Total length: 1.253e+05um, number of vias: 4776
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 6.363e+04um, number of vias: 2271
M3(H) length: 6.169e+04um
*** Completed Phase 2 route (0:00:00.1 600.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=600.9M) ***
Peak Memory Usage was 601.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=600.9M) ***

Extraction called for design 'lab7_layout_design' of instances=2054 and nets=807 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 600.875M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 600.6M)
Number of Loop : 0
Start delay calculation (mem=600.645M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=600.875M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 600.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    9
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 600.88M).

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=600.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.161  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.416%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 600.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 600.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.161  | 95.161  | 95.820  | 97.278  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.416%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 600.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=600.9M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=601.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 601.004M)

Start to trace clock trees ...
*** Begin Tracer (mem=601.0M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=601.0M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=601.0M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=601.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1738800 1720500)
coreBox:    (350400 351000) (1390200 1371000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 602.5M):
Est net length = 1.223e+05um = 6.287e+04H + 5.945e+04V
Usage: (18.3%H 25.8%V) = (8.184e+04um 1.348e+05um) = (6682 4493)
Obstruct: 2313 = 1112 (23.2%H) + 1201 (25.0%V)
Overflow: 55 = 0 (0.00% H) + 55 (1.52% V)

Phase 1b route (0:00:00.0 605.0M):
Usage: (18.3%H 25.8%V) = (8.169e+04um 1.348e+05um) = (6670 4493)
Overflow: 51 = 0 (0.00% H) + 51 (1.41% V)

Phase 1c route (0:00:00.0 605.0M):
Usage: (18.2%H 25.8%V) = (8.133e+04um 1.350e+05um) = (6640 4498)
Overflow: 46 = 0 (0.00% H) + 46 (1.29% V)

Phase 1d route (0:00:00.0 605.0M):
Usage: (18.2%H 25.8%V) = (8.140e+04um 1.350e+05um) = (6646 4499)
Overflow: 40 = 0 (0.00% H) + 40 (1.12% V)

Phase 1e route (0:00:00.0 605.6M):
Usage: (18.2%H 25.8%V) = (8.139e+04um 1.351e+05um) = (6645 4504)
Overflow: 33 = 0 (0.00% H) + 33 (0.92% V)

Phase 1f route (0:00:00.0 605.6M):
Usage: (18.2%H 25.9%V) = (8.148e+04um 1.356e+05um) = (6652 4520)
Overflow: 23 = 0 (0.00% H) + 23 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	16	 0.44%
--------------------------------------
  0:	0	 0.00%	241	 6.70%
  1:	88	 2.39%	268	 7.45%
  2:	6	 0.16%	375	10.42%
  3:	188	 5.10%	617	17.14%
  4:	89	 2.41%	696	19.34%
  5:	205	 5.56%	1258	34.95%
  6:	395	10.71%	25	 0.69%
  7:	596	16.16%	17	 0.47%
  8:	602	16.32%	24	 0.67%
  9:	533	14.45%	23	 0.64%
 10:	582	15.78%	34	 0.94%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%


Global route (cpu=0.0s real=0.0s 603.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.2%H 25.9%V) = (8.148e+04um 1.356e+05um) = (6652 4520)
Overflow: 23 = 0 (0.00% H) + 23 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	16	 0.44%
--------------------------------------
  0:	0	 0.00%	241	 6.70%
  1:	88	 2.39%	268	 7.45%
  2:	6	 0.16%	375	10.42%
  3:	188	 5.10%	617	17.14%
  4:	89	 2.41%	696	19.34%
  5:	205	 5.56%	1258	34.95%
  6:	395	10.71%	25	 0.69%
  7:	596	16.16%	17	 0.47%
  8:	602	16.32%	24	 0.67%
  9:	533	14.45%	23	 0.64%
 10:	582	15.78%	34	 0.94%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 601.1M) ***


Total length: 1.253e+05um, number of vias: 4776
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 6.363e+04um, number of vias: 2271
M3(H) length: 6.169e+04um
*** Completed Phase 2 route (0:00:00.1 601.0M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=601.0M) ***
Peak Memory Usage was 601.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=601.0M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=594.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1738800 1720500)
coreBox:    (350400 351000) (1390200 1371000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 595.7M):
Est net length = 1.223e+05um = 6.287e+04H + 5.945e+04V
Usage: (18.3%H 25.8%V) = (8.184e+04um 1.348e+05um) = (6682 4493)
Obstruct: 2313 = 1112 (23.2%H) + 1201 (25.0%V)
Overflow: 55 = 0 (0.00% H) + 55 (1.52% V)

Phase 1b route (0:00:00.0 598.2M):
Usage: (18.3%H 25.8%V) = (8.169e+04um 1.348e+05um) = (6670 4493)
Overflow: 51 = 0 (0.00% H) + 51 (1.41% V)

Phase 1c route (0:00:00.0 598.2M):
Usage: (18.2%H 25.8%V) = (8.133e+04um 1.350e+05um) = (6640 4498)
Overflow: 46 = 0 (0.00% H) + 46 (1.29% V)

Phase 1d route (0:00:00.0 598.2M):
Usage: (18.2%H 25.8%V) = (8.140e+04um 1.350e+05um) = (6646 4499)
Overflow: 40 = 0 (0.00% H) + 40 (1.12% V)

Phase 1e route (0:00:00.0 598.9M):
Usage: (18.2%H 25.8%V) = (8.139e+04um 1.351e+05um) = (6645 4504)
Overflow: 33 = 0 (0.00% H) + 33 (0.92% V)

Phase 1f route (0:00:00.0 598.9M):
Usage: (18.2%H 25.9%V) = (8.148e+04um 1.356e+05um) = (6652 4520)
Overflow: 23 = 0 (0.00% H) + 23 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	16	 0.44%
--------------------------------------
  0:	0	 0.00%	241	 6.70%
  1:	88	 2.39%	268	 7.45%
  2:	6	 0.16%	375	10.42%
  3:	188	 5.10%	617	17.14%
  4:	89	 2.41%	696	19.34%
  5:	205	 5.56%	1258	34.95%
  6:	395	10.71%	25	 0.69%
  7:	596	16.16%	17	 0.47%
  8:	602	16.32%	24	 0.67%
  9:	533	14.45%	23	 0.64%
 10:	582	15.78%	34	 0.94%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%


Global route (cpu=0.1s real=0.0s 596.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.2%H 25.9%V) = (8.148e+04um 1.356e+05um) = (6652 4520)
Overflow: 23 = 0 (0.00% H) + 23 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	16	 0.44%
--------------------------------------
  0:	0	 0.00%	241	 6.70%
  1:	88	 2.39%	268	 7.45%
  2:	6	 0.16%	375	10.42%
  3:	188	 5.10%	617	17.14%
  4:	89	 2.41%	696	19.34%
  5:	205	 5.56%	1258	34.95%
  6:	395	10.71%	25	 0.69%
  7:	596	16.16%	17	 0.47%
  8:	602	16.32%	24	 0.67%
  9:	533	14.45%	23	 0.64%
 10:	582	15.78%	34	 0.94%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 594.3M) ***


Total length: 1.253e+05um, number of vias: 4776
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 6.363e+04um, number of vias: 2271
M3(H) length: 6.169e+04um
*** Completed Phase 2 route (0:00:00.1 594.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=594.3M) ***
Peak Memory Usage was 594.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=594.3M) ***

Extraction called for design 'lab7_layout_design' of instances=2054 and nets=807 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 594.301M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.442  | 94.442  | 95.705  | 96.305  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.416%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.71 sec
Total Real time: 1.0 sec
Total Memory Usage: 601.046875 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=2054 and nets=807 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 601.047M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 594.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=594.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=594.3M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:30:34, mem=594.3M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 600.8M)
Number of Loop : 0
Start delay calculation (mem=600.816M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=601.047M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 601.0M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:30:34, mem=601.3M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=594.4M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 1.049e+05 (5.376e+04 5.113e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 16 )
*** Starting trialRoute (mem=594.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1738800 1720500)
coreBox:    (350400 351000) (1390200 1371000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 595.8M):
Est net length = 1.223e+05um = 6.287e+04H + 5.945e+04V
Usage: (18.3%H 25.8%V) = (8.184e+04um 1.348e+05um) = (6682 4493)
Obstruct: 2313 = 1112 (23.2%H) + 1201 (25.0%V)
Overflow: 55 = 0 (0.00% H) + 55 (1.52% V)

Phase 1b route (0:00:00.0 598.3M):
Usage: (18.3%H 25.8%V) = (8.169e+04um 1.348e+05um) = (6670 4493)
Overflow: 51 = 0 (0.00% H) + 51 (1.41% V)

Phase 1c route (0:00:00.0 598.3M):
Usage: (18.2%H 25.8%V) = (8.133e+04um 1.350e+05um) = (6640 4498)
Overflow: 46 = 0 (0.00% H) + 46 (1.29% V)

Phase 1d route (0:00:00.0 598.3M):
Usage: (18.2%H 25.8%V) = (8.140e+04um 1.350e+05um) = (6646 4499)
Overflow: 40 = 0 (0.00% H) + 40 (1.12% V)

Phase 1e route (0:00:00.0 598.9M):
Usage: (18.2%H 25.8%V) = (8.139e+04um 1.351e+05um) = (6645 4504)
Overflow: 33 = 0 (0.00% H) + 33 (0.92% V)

Phase 1f route (0:00:00.0 598.9M):
Usage: (18.2%H 25.9%V) = (8.148e+04um 1.356e+05um) = (6652 4520)
Overflow: 23 = 0 (0.00% H) + 23 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	16	 0.44%
--------------------------------------
  0:	0	 0.00%	241	 6.70%
  1:	88	 2.39%	268	 7.45%
  2:	6	 0.16%	375	10.42%
  3:	188	 5.10%	617	17.14%
  4:	89	 2.41%	696	19.34%
  5:	205	 5.56%	1258	34.95%
  6:	395	10.71%	25	 0.69%
  7:	596	16.16%	17	 0.47%
  8:	602	16.32%	24	 0.67%
  9:	533	14.45%	23	 0.64%
 10:	582	15.78%	34	 0.94%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%


Global route (cpu=0.1s real=0.0s 596.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.2%H 25.9%V) = (8.148e+04um 1.356e+05um) = (6652 4520)
Overflow: 23 = 0 (0.00% H) + 23 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.14%
 -1:	0	 0.00%	16	 0.44%
--------------------------------------
  0:	0	 0.00%	241	 6.70%
  1:	88	 2.39%	268	 7.45%
  2:	6	 0.16%	375	10.42%
  3:	188	 5.10%	617	17.14%
  4:	89	 2.41%	696	19.34%
  5:	205	 5.56%	1258	34.95%
  6:	395	10.71%	25	 0.69%
  7:	596	16.16%	17	 0.47%
  8:	602	16.32%	24	 0.67%
  9:	533	14.45%	23	 0.64%
 10:	582	15.78%	34	 0.94%
 14:	194	 5.26%	0	 0.00%
 15:	210	 5.69%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 594.4M) ***


Total length: 1.253e+05um, number of vias: 4776
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 6.363e+04um, number of vias: 2271
M3(H) length: 6.169e+04um
*** Completed Phase 2 route (0:00:00.1 594.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=594.4M) ***
Peak Memory Usage was 594.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=594.4M) ***

Extraction called for design 'lab7_layout_design' of instances=2054 and nets=807 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 594.363M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 600.9M)
Number of Loop : 0
Start delay calculation (mem=600.879M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=601.109M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 601.1M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 601.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 601.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.442  | 94.442  | 95.705  | 96.305  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.127  |  0.455  |  0.127  |  3.446  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.416%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 594.4M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 594.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=594.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=594.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.442  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.416%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 601.1M **
*** Starting optimizing excluded clock nets MEM= 601.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 601.1M) ***
*** Starting optimizing excluded clock nets MEM= 601.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 601.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 601.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.442  | 94.442  | 95.705  | 96.305  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.416%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 601.1M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_1/curr_val_reg[6]/CLK 910.8(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK 819.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 819.7~910.8(ps)        0~100000(ps)        
Fall Phase Delay               : 781.2~876(ps)          0~100000(ps)        
Trig. Edge Skew                : 91.1(ps)               300(ps)             
Rise Skew                      : 91.1(ps)               
Fall Skew                      : 94.8(ps)               
Max. Rise Buffer Tran.         : 431.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 434.3(ps)              400(ps)             
Max. Rise Sink Tran.           : 432.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 432.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 94.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 85.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 329.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 329.8(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 91.1(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK(R)->
  I0/LD/T_SR_1/curr_val_reg[6]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.5, real=0:00:00.0, mem=601.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 8772 filler insts (cell FILL / prefix FILLER).
*INFO: Total 8772 filler insts added - prefix FILLER (CPU: 0:00:00.2).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 19:46:03 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 1.80Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteFollowPadPin set to true
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1000.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 10826 components
  10782 core components: 0 unplaced, 10638 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 21566 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1004.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.04 megs
sroute: Total Peak Memory used = 601.15 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Mar  4 19:46:05 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Mar  4 19:46:05 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  4 19:46:05 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1980      61.52%
#  Metal 2        V        1980      44.70%
#  Metal 3        H        1980      44.70%
#  ------------------------------------------
#  Total                   5940      50.30%
#
#  11 nets (1.36%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 603.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 603.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 603.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 603.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      2(0.18%)   (0.18%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.06%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 130260 um.
#Total half perimeter of net bounding box = 105115 um.
#Total wire length on LAYER metal1 = 195 um.
#Total wire length on LAYER metal2 = 66885 um.
#Total wire length on LAYER metal3 = 63180 um.
#Total number of vias = 3723
#Up-Via Summary (total 3723):
#           
#-----------------------
#  Metal 1         2183
#  Metal 2         1540
#-----------------------
#                  3723 
#
#Max overcon = 1 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.18%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 603.00 (Mb)
#Peak memory = 648.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:11, memory = 605.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.00 (Mb)
#Complete Detail Routing.
#Total wire length = 132328 um.
#Total half perimeter of net bounding box = 105115 um.
#Total wire length on LAYER metal1 = 16173 um.
#Total wire length on LAYER metal2 = 66431 um.
#Total wire length on LAYER metal3 = 49725 um.
#Total number of vias = 4665
#Up-Via Summary (total 4665):
#           
#-----------------------
#  Metal 1         2703
#  Metal 2         1962
#-----------------------
#                  4665 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:11
#Increased memory = 0.00 (Mb)
#Total memory = 603.00 (Mb)
#Peak memory = 648.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:12
#Increased memory = -7.00 (Mb)
#Total memory = 594.00 (Mb)
#Peak memory = 648.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 125
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  4 19:46:17 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=10826 and nets=807 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 594.4M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 20.0387% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 30.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 40.0387% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 50.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 60.0387% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 70.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 80.0387% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 90.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 598.4M)
Nr. Extracted Resistors     : 9884
Nr. Extracted Ground Cap.   : 10651
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 594.406M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 594.4M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 10638
*info: Unplaced = 0
Placement Density:100.00%(1059984/1059984)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=10826 and nets=807 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 594.4M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 20.0387% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 30.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 40.0387% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 50.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 60.0387% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 70.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 80.0387% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 90.029% (CPU Time= 0:00:00.1  MEM= 598.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 598.4M)
Nr. Extracted Resistors     : 9884
Nr. Extracted Ground Cap.   : 10651
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 594.406M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 600.9M)
Number of Loop : 0
Start delay calculation (mem=600.922M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 606.0M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 802 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=602.156M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 602.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.491  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 602.2M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 602.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.491  | 94.491  | 95.755  | 96.360  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 602.2M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  4 19:46:19 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1740.1500, 1720.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {310.350 310.650 1429.800 1422.150} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net vdd: special open, dangling Wire.
Open violation {330.150 330.450 1410.000 1391.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    12 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    22 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    35 total info(s) created.
End Summary

End Time: Wed Mar  4 19:46:20 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 35 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 602.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.0  MEM: 2.0M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          10826

Ports/Pins                             0

Nets                                5236
    metal layer metal1              1303
    metal layer metal2              2830
    metal layer metal3              1103

    Via Instances                   4665

Special Nets                         125
    metal layer metal1               121
    metal layer metal2                 4

    Via Instances                     78

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 145 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.2  MEM= 607.2M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 802 times net's RC data read were performed.
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I1 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance I0/LD/OCTRL/d_plus_reg_reg to match row orient.
Flip instance I0/LD/ENC/last_bit_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[2] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[2] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 600.9M)
Number of Loop : 0
Start delay calculation (mem=600.922M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=601.152M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 601.2M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 19 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=601.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=601.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=601.2M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=10763 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=783 #term=2515 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 10763 single + 0 double + 0 multi
Total standard cell length = 35.1936 (mm), area = 1.0558 (mm^2)
Average module density = 0.430.
Density for the design = 0.430.
       = stdcell_area 14664 (1055808 um^2) / alloc_area 34114 (2456219 um^2).
Pin Density = 0.172.
            = total # of pins 2515 / total Instance area 14664.
Identified 10008 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.432e+05 (7.92e+04 6.40e+04)
              Est.  stn bbox = 1.432e+05 (7.92e+04 6.40e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 602.5M
Iteration  2: Total net bbox = 1.432e+05 (7.92e+04 6.40e+04)
              Est.  stn bbox = 1.432e+05 (7.92e+04 6.40e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 602.5M
Iteration  3: Total net bbox = 1.432e+05 (7.92e+04 6.40e+04)
              Est.  stn bbox = 1.432e+05 (7.92e+04 6.40e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 602.5M
Iteration  4: Total net bbox = 1.432e+05 (7.92e+04 6.40e+04)
              Est.  stn bbox = 1.432e+05 (7.92e+04 6.40e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 602.5M
Iteration  5: Total net bbox = 1.135e+05 (6.35e+04 5.00e+04)
              Est.  stn bbox = 1.135e+05 (6.35e+04 5.00e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 602.5M
Iteration  6: Total net bbox = 1.115e+05 (6.37e+04 4.78e+04)
              Est.  stn bbox = 1.115e+05 (6.37e+04 4.78e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 602.5M
Iteration  7: Total net bbox = 1.300e+05 (7.35e+04 5.65e+04)
              Est.  stn bbox = 1.559e+05 (8.79e+04 6.80e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 601.2M
Iteration  8: Total net bbox = 1.300e+05 (7.35e+04 5.65e+04)
              Est.  stn bbox = 1.559e+05 (8.79e+04 6.80e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 601.2M
Iteration  9: Total net bbox = 1.311e+05 (7.26e+04 5.85e+04)
              Est.  stn bbox = 1.578e+05 (8.72e+04 7.06e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 601.2M
Iteration 10: Total net bbox = 1.311e+05 (7.26e+04 5.85e+04)
              Est.  stn bbox = 1.578e+05 (8.72e+04 7.06e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 601.2M
Iteration 11: Total net bbox = 1.401e+05 (7.69e+04 6.32e+04)
              Est.  stn bbox = 1.670e+05 (9.16e+04 7.54e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 601.2M
Iteration 12: Total net bbox = 1.422e+05 (7.68e+04 6.54e+04)
              Est.  stn bbox = 1.693e+05 (9.16e+04 7.77e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 601.2M
*** cost = 1.422e+05 (7.68e+04 6.54e+04) (cpu for global=0:00:02.6) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:02.2, real=0:00:02.0)
move report: preRPlace moves 1341 insts, mean move: 9.79 um, max move: 42.00 um
	max move on inst (FILLER_122282): (1920.00, 1941.00) --> (1908.00, 1911.00)
Placement tweakage begins.
wire length = 1.422e+05 = 7.683e+04 H + 6.541e+04 V
wire length = 1.366e+05 = 7.128e+04 H + 6.527e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 942 insts, mean move: 14.45 um, max move: 52.80 um
	max move on inst (I0/LD/CTRL/U21): (1512.00, 1371.00) --> (1564.80, 1371.00)
move report: rPlace moves 2208 insts, mean move: 11.99 um, max move: 58.80 um
	max move on inst (I0/LD/ENC/U4): (1192.80, 1401.00) --> (1221.60, 1431.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        58.80 um
  inst (I0/LD/ENC/U4) with max move: (1192.8, 1401) -> (1221.6, 1431)
  mean    (X+Y) =        14.27 um
Total instances flipped for WireLenOpt: 18
Total instances flipped, including legalization: 169
Total instances moved : 339
*** cpu=0:00:03.5   mem=601.4M  mem(used)=0.2M***
Total net length = 1.361e+05 (7.127e+04 6.487e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:06.8, real=0:00:07.0, mem=601.2M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
*** Free Virtual Timing Model ...(mem=594.4M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 594.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=594.4M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2334000 2320500)
coreBox:    (350400 351000) (1986300 1971000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 596.1M):
Est net length = 1.675e+05um = 8.633e+04H + 8.113e+04V
Usage: (9.4%H 9.9%V) = (1.078e+05um 1.568e+05um) = (8883 5225)
Obstruct: 2167 = 1080 (10.6%H) + 1087 (10.6%V)
Overflow: 51 = 0 (0.00% H) + 51 (0.56% V)

Phase 1b route (0:00:00.0 598.7M):
Usage: (9.4%H 9.9%V) = (1.076e+05um 1.568e+05um) = (8863 5225)
Overflow: 46 = 0 (0.00% H) + 46 (0.51% V)

Phase 1c route (0:00:00.0 598.7M):
Usage: (9.4%H 9.9%V) = (1.073e+05um 1.569e+05um) = (8839 5229)
Overflow: 37 = 0 (0.00% H) + 37 (0.41% V)

Phase 1d route (0:00:00.0 598.7M):
Usage: (9.4%H 9.9%V) = (1.074e+05um 1.569e+05um) = (8844 5231)
Overflow: 31 = 0 (0.00% H) + 31 (0.34% V)

Phase 1e route (0:00:00.0 599.3M):
Usage: (9.4%H 9.9%V) = (1.076e+05um 1.573e+05um) = (8863 5244)
Overflow: 19 = 0 (0.00% H) + 19 (0.21% V)

Phase 1f route (0:00:00.0 599.3M):
Usage: (9.4%H 9.9%V) = (1.077e+05um 1.574e+05um) = (8874 5247)
Overflow: 14 = 0 (0.00% H) + 14 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	11	 0.12%
--------------------------------------
  0:	0	 0.00%	204	 2.23%
  1:	107	 1.17%	321	 3.51%
  2:	56	 0.61%	429	 4.70%
  3:	135	 1.48%	763	 8.35%
  4:	34	 0.37%	1230	13.47%
  5:	146	 1.60%	5666	62.04%
  6:	389	 4.26%	70	 0.77%
  7:	806	 8.82%	1	 0.01%
  8:	1234	13.50%	21	 0.23%
  9:	1648	18.03%	18	 0.20%
 10:	3351	36.66%	33	 0.36%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	6	 0.07%
 19:	0	 0.00%	13	 0.14%
 20:	0	 0.00%	332	 3.64%


Global route (cpu=0.0s real=0.0s 596.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.4%H 9.9%V) = (1.077e+05um 1.574e+05um) = (8874 5247)
Overflow: 14 = 0 (0.00% H) + 14 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	11	 0.12%
--------------------------------------
  0:	0	 0.00%	204	 2.23%
  1:	107	 1.17%	321	 3.51%
  2:	56	 0.61%	429	 4.70%
  3:	135	 1.48%	763	 8.35%
  4:	34	 0.37%	1230	13.47%
  5:	146	 1.60%	5666	62.04%
  6:	389	 4.26%	70	 0.77%
  7:	806	 8.82%	1	 0.01%
  8:	1234	13.50%	21	 0.23%
  9:	1648	18.03%	18	 0.20%
 10:	3351	36.66%	33	 0.36%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	6	 0.07%
 19:	0	 0.00%	13	 0.14%
 20:	0	 0.00%	332	 3.64%



*** Completed Phase 1 route (0:00:00.1 594.6M) ***


Total length: 1.701e+05um, number of vias: 4631
M1(H) length: 0.000e+00um, number of vias: 2467
M2(V) length: 8.442e+04um, number of vias: 2164
M3(H) length: 8.572e+04um
*** Completed Phase 2 route (0:00:00.1 594.6M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=594.6M) ***
Peak Memory Usage was 594.9M 
*** Finished trialRoute (cpu=0:00:00.2 mem=594.6M) ***

Extraction called for design 'lab7_layout_design' of instances=10807 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 594.645M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 601.2M)
Number of Loop : 0
Start delay calculation (mem=601.160M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=601.391M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 601.4M) ***
*** Starting optFanout (601.4M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=601.4M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.398760
Start fixing timing ... (0:00:00.2 601.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 601.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.398760
*** Completed optFanout (0:00:00.4 601.4M)

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 601.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 39.876% **

*** starting 1-st reclaim pass: 611 instances 
*** starting 2-nd reclaim pass: 611 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 39.876% **
*** Finished Area Reclaim (0:00:00.3) ***
*** Starting trialRoute (mem=601.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2334000 2320500)
coreBox:    (350400 351000) (1986300 1971000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 602.9M):
Est net length = 1.675e+05um = 8.633e+04H + 8.113e+04V
Usage: (9.4%H 9.9%V) = (1.078e+05um 1.568e+05um) = (8883 5225)
Obstruct: 2167 = 1080 (10.6%H) + 1087 (10.6%V)
Overflow: 51 = 0 (0.00% H) + 51 (0.56% V)

Phase 1b route (0:00:00.0 605.4M):
Usage: (9.4%H 9.9%V) = (1.076e+05um 1.568e+05um) = (8863 5225)
Overflow: 46 = 0 (0.00% H) + 46 (0.51% V)

Phase 1c route (0:00:00.0 605.4M):
Usage: (9.4%H 9.9%V) = (1.073e+05um 1.569e+05um) = (8839 5229)
Overflow: 37 = 0 (0.00% H) + 37 (0.41% V)

Phase 1d route (0:00:00.0 605.4M):
Usage: (9.4%H 9.9%V) = (1.074e+05um 1.569e+05um) = (8844 5231)
Overflow: 31 = 0 (0.00% H) + 31 (0.34% V)

Phase 1e route (0:00:00.0 606.1M):
Usage: (9.4%H 9.9%V) = (1.076e+05um 1.573e+05um) = (8863 5244)
Overflow: 19 = 0 (0.00% H) + 19 (0.21% V)

Phase 1f route (0:00:00.0 606.1M):
Usage: (9.4%H 9.9%V) = (1.077e+05um 1.574e+05um) = (8874 5247)
Overflow: 14 = 0 (0.00% H) + 14 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	11	 0.12%
--------------------------------------
  0:	0	 0.00%	204	 2.23%
  1:	107	 1.17%	321	 3.51%
  2:	56	 0.61%	429	 4.70%
  3:	135	 1.48%	763	 8.35%
  4:	34	 0.37%	1230	13.47%
  5:	146	 1.60%	5666	62.04%
  6:	389	 4.26%	70	 0.77%
  7:	806	 8.82%	1	 0.01%
  8:	1234	13.50%	21	 0.23%
  9:	1648	18.03%	18	 0.20%
 10:	3351	36.66%	33	 0.36%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	6	 0.07%
 19:	0	 0.00%	13	 0.14%
 20:	0	 0.00%	332	 3.64%


Global route (cpu=0.0s real=0.0s 603.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.4%H 9.9%V) = (1.077e+05um 1.574e+05um) = (8874 5247)
Overflow: 14 = 0 (0.00% H) + 14 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	11	 0.12%
--------------------------------------
  0:	0	 0.00%	204	 2.23%
  1:	107	 1.17%	321	 3.51%
  2:	56	 0.61%	429	 4.70%
  3:	135	 1.48%	763	 8.35%
  4:	34	 0.37%	1230	13.47%
  5:	146	 1.60%	5666	62.04%
  6:	389	 4.26%	70	 0.77%
  7:	806	 8.82%	1	 0.01%
  8:	1234	13.50%	21	 0.23%
  9:	1648	18.03%	18	 0.20%
 10:	3351	36.66%	33	 0.36%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	6	 0.07%
 19:	0	 0.00%	13	 0.14%
 20:	0	 0.00%	332	 3.64%



*** Completed Phase 1 route (0:00:00.1 601.4M) ***


Total length: 1.701e+05um, number of vias: 4631
M1(H) length: 0.000e+00um, number of vias: 2467
M2(V) length: 8.442e+04um, number of vias: 2164
M3(H) length: 8.572e+04um
*** Completed Phase 2 route (0:00:00.1 601.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=601.4M) ***
Peak Memory Usage was 601.6M 
*** Finished trialRoute (cpu=0:00:00.2 mem=601.4M) ***

Extraction called for design 'lab7_layout_design' of instances=10807 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 594.645M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 601.2M)
Number of Loop : 0
Start delay calculation (mem=601.160M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=601.391M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 601.4M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 601.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 601.4M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=601.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=594.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=594.6M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=10763 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=783 #term=2515 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 10763 single + 0 double + 0 multi
Total standard cell length = 35.1936 (mm), area = 1.0558 (mm^2)
Average module density = 0.430.
Density for the design = 0.430.
       = stdcell_area 14664 (1055808 um^2) / alloc_area 34114 (2456219 um^2).
Pin Density = 0.172.
            = total # of pins 2515 / total Instance area 14664.
Identified 10008 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.392e+05 (7.30e+04 6.62e+04)
              Est.  stn bbox = 1.661e+05 (8.77e+04 7.84e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 601.5M
Iteration 13: Total net bbox = 1.406e+05 (7.68e+04 6.38e+04)
              Est.  stn bbox = 1.675e+05 (9.15e+04 7.60e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 601.5M
Iteration 14: Total net bbox = 1.414e+05 (7.62e+04 6.52e+04)
              Est.  stn bbox = 1.684e+05 (9.09e+04 7.75e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 601.5M
*** cost = 1.414e+05 (7.62e+04 6.52e+04) (cpu for global=0:00:01.0) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.1, real=0:00:01.0)
move report: preRPlace moves 90 insts, mean move: 4.33 um, max move: 34.80 um
	max move on inst (I0/LD/T_SR_0/U22): (501.60, 1581.00) --> (506.40, 1611.00)
Placement tweakage begins.
wire length = 1.415e+05 = 7.626e+04 H + 6.524e+04 V
wire length = 1.364e+05 = 7.129e+04 H + 6.514e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 809 insts, mean move: 15.52 um, max move: 57.60 um
	max move on inst (FILLER_127142): (1572.00, 411.00) --> (1629.60, 411.00)
move report: rPlace moves 880 insts, mean move: 14.63 um, max move: 57.60 um
	max move on inst (FILLER_127142): (1572.00, 411.00) --> (1629.60, 411.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        49.20 um
  inst (I0/LD/CTRL/U108) with max move: (1708.8, 1371) -> (1689.6, 1401)
  mean    (X+Y) =        14.37 um
Total instances flipped for WireLenOpt: 7
Total instances flipped, including legalization: 196
Total instances moved : 320
*** cpu=0:00:02.4   mem=601.7M  mem(used)=0.2M***
Total net length = 1.362e+05 (7.129e+04 6.490e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:04.4, real=0:00:05.0, mem=601.5M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
*** Free Virtual Timing Model ...(mem=594.7M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 594.7M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 10763
*info: Unplaced = 0
Placement Density:39.88%(1055808/2647728)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 19:54:47 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteConnectBlockPin set to false
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1004.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 10807 components
  10763 core components: 0 unplaced, 10619 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 21528 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 110
  Number of Followpin connections: 55
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1004.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Wed Mar  4 19:54:48 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  4 19:54:48 2015

sroute post-processing starts at Wed Mar  4 19:54:48 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  4 19:54:48 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.21 megs
sroute: Total Peak Memory used = 594.92 megs
<CMD> trialRoute
*** Starting trialRoute (mem=594.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2334000 2320500)
coreBox:    (350400 351000) (1986300 1971000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 596.4M):
Est net length = 1.669e+05um = 8.691e+04H + 8.002e+04V
Usage: (9.5%H 9.8%V) = (1.084e+05um 1.559e+05um) = (8931 5196)
Obstruct: 2166 = 1080 (10.6%H) + 1086 (10.6%V)
Overflow: 46 = 0 (0.00% H) + 46 (0.51% V)

Phase 1b route (0:00:00.0 598.9M):
Usage: (9.4%H 9.8%V) = (1.081e+05um 1.559e+05um) = (8903 5196)
Overflow: 44 = 0 (0.00% H) + 44 (0.49% V)

Phase 1c route (0:00:00.0 598.9M):
Usage: (9.4%H 9.8%V) = (1.079e+05um 1.564e+05um) = (8886 5213)
Overflow: 38 = 0 (0.00% H) + 38 (0.41% V)

Phase 1d route (0:00:00.0 598.9M):
Usage: (9.4%H 9.8%V) = (1.079e+05um 1.565e+05um) = (8892 5216)
Overflow: 28 = 0 (0.00% H) + 28 (0.31% V)

Phase 1e route (0:00:00.0 599.6M):
Usage: (9.4%H 9.9%V) = (1.081e+05um 1.567e+05um) = (8903 5224)
Overflow: 22 = 0 (0.00% H) + 22 (0.24% V)

Phase 1f route (0:00:00.0 599.6M):
Usage: (9.4%H 9.9%V) = (1.084e+05um 1.573e+05um) = (8926 5242)
Overflow: 11 = 0 (0.00% H) + 11 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	8	 0.09%
--------------------------------------
  0:	0	 0.00%	212	 2.32%
  1:	106	 1.16%	316	 3.46%
  2:	56	 0.61%	445	 4.87%
  3:	137	 1.50%	742	 8.12%
  4:	51	 0.56%	1216	13.31%
  5:	148	 1.62%	5679	62.17%
  6:	372	 4.07%	76	 0.83%
  7:	772	 8.45%	14	 0.15%
  8:	1331	14.56%	5	 0.05%
  9:	1559	17.06%	24	 0.26%
 10:	3374	36.91%	31	 0.34%
 14:	562	 6.15%	0	 0.00%
 15:	672	 7.35%	1	 0.01%
 16:	0	 0.00%	8	 0.09%
 17:	0	 0.00%	3	 0.03%
 18:	0	 0.00%	9	 0.10%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%


Global route (cpu=0.0s real=0.0s 597.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.4%H 9.9%V) = (1.084e+05um 1.573e+05um) = (8926 5242)
Overflow: 11 = 0 (0.00% H) + 11 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	8	 0.09%
--------------------------------------
  0:	0	 0.00%	212	 2.32%
  1:	106	 1.16%	316	 3.46%
  2:	56	 0.61%	445	 4.87%
  3:	137	 1.50%	742	 8.12%
  4:	51	 0.56%	1216	13.31%
  5:	148	 1.62%	5679	62.17%
  6:	372	 4.07%	76	 0.83%
  7:	772	 8.45%	14	 0.15%
  8:	1331	14.56%	5	 0.05%
  9:	1559	17.06%	24	 0.26%
 10:	3374	36.91%	31	 0.34%
 14:	562	 6.15%	0	 0.00%
 15:	672	 7.35%	1	 0.01%
 16:	0	 0.00%	8	 0.09%
 17:	0	 0.00%	3	 0.03%
 18:	0	 0.00%	9	 0.10%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%



*** Completed Phase 1 route (0:00:00.1 594.9M) ***


Total length: 1.696e+05um, number of vias: 4669
M1(H) length: 0.000e+00um, number of vias: 2467
M2(V) length: 8.355e+04um, number of vias: 2202
M3(H) length: 8.604e+04um
*** Completed Phase 2 route (0:00:00.1 594.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=594.9M) ***
Peak Memory Usage was 595.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=594.9M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=594.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2334000 2320500)
coreBox:    (350400 351000) (1986300 1971000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 596.4M):
Est net length = 1.669e+05um = 8.691e+04H + 8.002e+04V
Usage: (9.5%H 9.8%V) = (1.084e+05um 1.559e+05um) = (8931 5196)
Obstruct: 2166 = 1080 (10.6%H) + 1086 (10.6%V)
Overflow: 46 = 0 (0.00% H) + 46 (0.51% V)

Phase 1b route (0:00:00.0 598.9M):
Usage: (9.4%H 9.8%V) = (1.081e+05um 1.559e+05um) = (8903 5196)
Overflow: 44 = 0 (0.00% H) + 44 (0.49% V)

Phase 1c route (0:00:00.0 598.9M):
Usage: (9.4%H 9.8%V) = (1.079e+05um 1.564e+05um) = (8886 5213)
Overflow: 38 = 0 (0.00% H) + 38 (0.41% V)

Phase 1d route (0:00:00.0 598.9M):
Usage: (9.4%H 9.8%V) = (1.079e+05um 1.565e+05um) = (8892 5216)
Overflow: 28 = 0 (0.00% H) + 28 (0.31% V)

Phase 1e route (0:00:00.0 599.6M):
Usage: (9.4%H 9.9%V) = (1.081e+05um 1.567e+05um) = (8903 5224)
Overflow: 22 = 0 (0.00% H) + 22 (0.24% V)

Phase 1f route (0:00:00.0 599.6M):
Usage: (9.4%H 9.9%V) = (1.084e+05um 1.573e+05um) = (8926 5242)
Overflow: 11 = 0 (0.00% H) + 11 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	8	 0.09%
--------------------------------------
  0:	0	 0.00%	212	 2.32%
  1:	106	 1.16%	316	 3.46%
  2:	56	 0.61%	445	 4.87%
  3:	137	 1.50%	742	 8.12%
  4:	51	 0.56%	1216	13.31%
  5:	148	 1.62%	5679	62.17%
  6:	372	 4.07%	76	 0.83%
  7:	772	 8.45%	14	 0.15%
  8:	1331	14.56%	5	 0.05%
  9:	1559	17.06%	24	 0.26%
 10:	3374	36.91%	31	 0.34%
 14:	562	 6.15%	0	 0.00%
 15:	672	 7.35%	1	 0.01%
 16:	0	 0.00%	8	 0.09%
 17:	0	 0.00%	3	 0.03%
 18:	0	 0.00%	9	 0.10%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%


Global route (cpu=0.1s real=0.0s 597.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.4%H 9.9%V) = (1.084e+05um 1.573e+05um) = (8926 5242)
Overflow: 11 = 0 (0.00% H) + 11 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	8	 0.09%
--------------------------------------
  0:	0	 0.00%	212	 2.32%
  1:	106	 1.16%	316	 3.46%
  2:	56	 0.61%	445	 4.87%
  3:	137	 1.50%	742	 8.12%
  4:	51	 0.56%	1216	13.31%
  5:	148	 1.62%	5679	62.17%
  6:	372	 4.07%	76	 0.83%
  7:	772	 8.45%	14	 0.15%
  8:	1331	14.56%	5	 0.05%
  9:	1559	17.06%	24	 0.26%
 10:	3374	36.91%	31	 0.34%
 14:	562	 6.15%	0	 0.00%
 15:	672	 7.35%	1	 0.01%
 16:	0	 0.00%	8	 0.09%
 17:	0	 0.00%	3	 0.03%
 18:	0	 0.00%	9	 0.10%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%



*** Completed Phase 1 route (0:00:00.1 594.9M) ***


Total length: 1.696e+05um, number of vias: 4669
M1(H) length: 0.000e+00um, number of vias: 2467
M2(V) length: 8.355e+04um, number of vias: 2202
M3(H) length: 8.604e+04um
*** Completed Phase 2 route (0:00:00.1 594.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=594.9M) ***
Peak Memory Usage was 595.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=594.9M) ***

Extraction called for design 'lab7_layout_design' of instances=10807 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 594.922M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.284  | 93.284  | 94.862  | 96.693  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     14 (14)      |   -0.737   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.876%
Routing Overflow: 0.00% H and 0.12% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.95 sec
Total Real time: 2.0 sec
Total Memory Usage: 601.667969 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 601.7M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=601.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=601.7M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.284  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     14 (14)      |   -0.737   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.876%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 601.7M **
*info: Start fixing DRV (Mem = 601.67M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (601.7M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=601.7M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.398760
Start fixing design rules ... (0:00:00.2 601.7M)
Done fixing design rule (0:00:00.3 601.7M)

Summary:
21 buffers added on 21 nets (with 2 drivers resized)

Density after buffering = 0.400555
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.5, real=0:00:02.0)
move report: preRPlace moves 74 insts, mean move: 3.60 um, max move: 7.20 um
	max move on inst (I0/LD/OCTRL/U11): (1744.80, 1101.00) --> (1752.00, 1101.00)
move report: rPlace moves 74 insts, mean move: 3.60 um, max move: 7.20 um
	max move on inst (I0/LD/OCTRL/U11): (1744.80, 1101.00) --> (1752.00, 1101.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.20 um
  inst (I0/LD/OCTRL/U11) with max move: (1744.8, 1101) -> (1752, 1101)
  mean    (X+Y) =         3.42 um
Total instances moved : 40
*** cpu=0:00:01.6   mem=601.9M  mem(used)=0.1M***
*** Completed dpFixDRCViolation (0:00:02.3 601.7M)

*** Starting trialRoute (mem=601.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2334000 2320500)
coreBox:    (350400 351000) (1986300 1971000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 603.2M):
Est net length = 1.672e+05um = 8.747e+04H + 7.969e+04V
Usage: (9.5%H 9.9%V) = (1.091e+05um 1.570e+05um) = (8987 5233)
Obstruct: 2166 = 1080 (10.6%H) + 1086 (10.6%V)
Overflow: 51 = 0 (0.00% H) + 51 (0.56% V)

Phase 1b route (0:00:00.0 605.7M):
Usage: (9.5%H 9.9%V) = (1.088e+05um 1.570e+05um) = (8963 5233)
Overflow: 49 = 0 (0.00% H) + 49 (0.53% V)

Phase 1c route (0:00:00.0 605.7M):
Usage: (9.5%H 9.9%V) = (1.086e+05um 1.575e+05um) = (8943 5249)
Overflow: 39 = 0 (0.00% H) + 39 (0.43% V)

Phase 1d route (0:00:00.0 605.7M):
Usage: (9.5%H 9.9%V) = (1.087e+05um 1.576e+05um) = (8952 5253)
Overflow: 28 = 0 (0.00% H) + 28 (0.31% V)

Phase 1e route (0:00:00.0 606.3M):
Usage: (9.5%H 9.9%V) = (1.088e+05um 1.579e+05um) = (8961 5264)
Overflow: 20 = 0 (0.00% H) + 20 (0.22% V)

Phase 1f route (0:00:00.0 606.3M):
Usage: (9.5%H 10.0%V) = (1.090e+05um 1.583e+05um) = (8980 5278)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	9	 0.10%
--------------------------------------
  0:	0	 0.00%	219	 2.40%
  1:	105	 1.15%	318	 3.48%
  2:	59	 0.65%	447	 4.89%
  3:	140	 1.53%	724	 7.93%
  4:	47	 0.51%	1242	13.60%
  5:	145	 1.59%	5659	61.96%
  6:	352	 3.85%	76	 0.83%
  7:	806	 8.82%	3	 0.03%
  8:	1359	14.87%	20	 0.22%
  9:	1538	16.83%	20	 0.22%
 10:	3355	36.71%	31	 0.34%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	8	 0.09%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%


Global route (cpu=0.1s real=0.0s 603.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.5%H 10.0%V) = (1.090e+05um 1.583e+05um) = (8980 5278)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	9	 0.10%
--------------------------------------
  0:	0	 0.00%	219	 2.40%
  1:	105	 1.15%	318	 3.48%
  2:	59	 0.65%	447	 4.89%
  3:	140	 1.53%	724	 7.93%
  4:	47	 0.51%	1242	13.60%
  5:	145	 1.59%	5659	61.96%
  6:	352	 3.85%	76	 0.83%
  7:	806	 8.82%	3	 0.03%
  8:	1359	14.87%	20	 0.22%
  9:	1538	16.83%	20	 0.22%
 10:	3355	36.71%	31	 0.34%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	8	 0.09%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%



*** Completed Phase 1 route (0:00:00.1 601.7M) ***


Total length: 1.698e+05um, number of vias: 4737
M1(H) length: 0.000e+00um, number of vias: 2509
M2(V) length: 8.336e+04um, number of vias: 2228
M3(H) length: 8.643e+04um
*** Completed Phase 2 route (0:00:00.1 601.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=601.7M) ***
Peak Memory Usage was 601.9M 
*** Finished trialRoute (cpu=0:00:00.3 mem=601.7M) ***

Extraction called for design 'lab7_layout_design' of instances=10828 and nets=809 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 601.668M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 601.4M)
Number of Loop : 0
Start delay calculation (mem=601.438M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=601.668M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 601.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    14
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:03, Mem = 601.67M).

------------------------------------------------------------
     Summary (cpu=0.05min real=0.07min mem=601.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.755  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.055%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 601.7M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 601.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.755  | 94.755  | 95.285  | 97.224  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.055%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 601.7M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=601.7M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:01.9, real=0:00:02.0, mem=601.7M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 601.797M)

Start to trace clock trees ...
*** Begin Tracer (mem=601.8M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=601.8M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:01.0, mem=601.8M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=601.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2334000 2320500)
coreBox:    (350400 351000) (1986300 1971000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 603.3M):
Est net length = 1.672e+05um = 8.747e+04H + 7.969e+04V
Usage: (9.5%H 9.9%V) = (1.091e+05um 1.570e+05um) = (8987 5233)
Obstruct: 2166 = 1080 (10.6%H) + 1086 (10.6%V)
Overflow: 51 = 0 (0.00% H) + 51 (0.56% V)

Phase 1b route (0:00:00.0 605.8M):
Usage: (9.5%H 9.9%V) = (1.088e+05um 1.570e+05um) = (8963 5233)
Overflow: 49 = 0 (0.00% H) + 49 (0.53% V)

Phase 1c route (0:00:00.0 605.8M):
Usage: (9.5%H 9.9%V) = (1.086e+05um 1.575e+05um) = (8943 5249)
Overflow: 39 = 0 (0.00% H) + 39 (0.43% V)

Phase 1d route (0:00:00.0 605.8M):
Usage: (9.5%H 9.9%V) = (1.087e+05um 1.576e+05um) = (8952 5253)
Overflow: 28 = 0 (0.00% H) + 28 (0.31% V)

Phase 1e route (0:00:00.0 606.5M):
Usage: (9.5%H 9.9%V) = (1.088e+05um 1.579e+05um) = (8961 5264)
Overflow: 20 = 0 (0.00% H) + 20 (0.22% V)

Phase 1f route (0:00:00.0 606.5M):
Usage: (9.5%H 10.0%V) = (1.090e+05um 1.583e+05um) = (8980 5278)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	9	 0.10%
--------------------------------------
  0:	0	 0.00%	219	 2.40%
  1:	105	 1.15%	318	 3.48%
  2:	59	 0.65%	447	 4.89%
  3:	140	 1.53%	724	 7.93%
  4:	47	 0.51%	1242	13.60%
  5:	145	 1.59%	5659	61.96%
  6:	352	 3.85%	76	 0.83%
  7:	806	 8.82%	3	 0.03%
  8:	1359	14.87%	20	 0.22%
  9:	1538	16.83%	20	 0.22%
 10:	3355	36.71%	31	 0.34%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	8	 0.09%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%


Global route (cpu=0.1s real=0.0s 604.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.5%H 10.0%V) = (1.090e+05um 1.583e+05um) = (8980 5278)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	9	 0.10%
--------------------------------------
  0:	0	 0.00%	219	 2.40%
  1:	105	 1.15%	318	 3.48%
  2:	59	 0.65%	447	 4.89%
  3:	140	 1.53%	724	 7.93%
  4:	47	 0.51%	1242	13.60%
  5:	145	 1.59%	5659	61.96%
  6:	352	 3.85%	76	 0.83%
  7:	806	 8.82%	3	 0.03%
  8:	1359	14.87%	20	 0.22%
  9:	1538	16.83%	20	 0.22%
 10:	3355	36.71%	31	 0.34%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	8	 0.09%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%



*** Completed Phase 1 route (0:00:00.1 601.8M) ***


Total length: 1.698e+05um, number of vias: 4737
M1(H) length: 0.000e+00um, number of vias: 2509
M2(V) length: 8.336e+04um, number of vias: 2228
M3(H) length: 8.643e+04um
*** Completed Phase 2 route (0:00:00.1 601.8M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=601.8M) ***
Peak Memory Usage was 602.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=601.8M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=595.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2334000 2320500)
coreBox:    (350400 351000) (1986300 1971000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 596.6M):
Est net length = 1.672e+05um = 8.747e+04H + 7.969e+04V
Usage: (9.5%H 9.9%V) = (1.091e+05um 1.570e+05um) = (8987 5233)
Obstruct: 2166 = 1080 (10.6%H) + 1086 (10.6%V)
Overflow: 51 = 0 (0.00% H) + 51 (0.56% V)

Phase 1b route (0:00:00.0 599.1M):
Usage: (9.5%H 9.9%V) = (1.088e+05um 1.570e+05um) = (8963 5233)
Overflow: 49 = 0 (0.00% H) + 49 (0.53% V)

Phase 1c route (0:00:00.0 599.1M):
Usage: (9.5%H 9.9%V) = (1.086e+05um 1.575e+05um) = (8943 5249)
Overflow: 39 = 0 (0.00% H) + 39 (0.43% V)

Phase 1d route (0:00:00.0 599.1M):
Usage: (9.5%H 9.9%V) = (1.087e+05um 1.576e+05um) = (8952 5253)
Overflow: 28 = 0 (0.00% H) + 28 (0.31% V)

Phase 1e route (0:00:00.0 599.7M):
Usage: (9.5%H 9.9%V) = (1.088e+05um 1.579e+05um) = (8961 5264)
Overflow: 20 = 0 (0.00% H) + 20 (0.22% V)

Phase 1f route (0:00:00.0 599.7M):
Usage: (9.5%H 10.0%V) = (1.090e+05um 1.583e+05um) = (8980 5278)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	9	 0.10%
--------------------------------------
  0:	0	 0.00%	219	 2.40%
  1:	105	 1.15%	318	 3.48%
  2:	59	 0.65%	447	 4.89%
  3:	140	 1.53%	724	 7.93%
  4:	47	 0.51%	1242	13.60%
  5:	145	 1.59%	5659	61.96%
  6:	352	 3.85%	76	 0.83%
  7:	806	 8.82%	3	 0.03%
  8:	1359	14.87%	20	 0.22%
  9:	1538	16.83%	20	 0.22%
 10:	3355	36.71%	31	 0.34%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	8	 0.09%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%


Global route (cpu=0.1s real=0.0s 597.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.5%H 10.0%V) = (1.090e+05um 1.583e+05um) = (8980 5278)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	9	 0.10%
--------------------------------------
  0:	0	 0.00%	219	 2.40%
  1:	105	 1.15%	318	 3.48%
  2:	59	 0.65%	447	 4.89%
  3:	140	 1.53%	724	 7.93%
  4:	47	 0.51%	1242	13.60%
  5:	145	 1.59%	5659	61.96%
  6:	352	 3.85%	76	 0.83%
  7:	806	 8.82%	3	 0.03%
  8:	1359	14.87%	20	 0.22%
  9:	1538	16.83%	20	 0.22%
 10:	3355	36.71%	31	 0.34%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	8	 0.09%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%



*** Completed Phase 1 route (0:00:00.1 595.1M) ***


Total length: 1.698e+05um, number of vias: 4737
M1(H) length: 0.000e+00um, number of vias: 2509
M2(V) length: 8.336e+04um, number of vias: 2228
M3(H) length: 8.643e+04um
*** Completed Phase 2 route (0:00:00.1 595.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=595.1M) ***
Peak Memory Usage was 595.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=595.1M) ***

Extraction called for design 'lab7_layout_design' of instances=10828 and nets=809 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 595.051M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.937  | 92.937  | 94.611  | 96.134  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.055%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.05 sec
Total Real time: 1.0 sec
Total Memory Usage: 601.796875 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=10828 and nets=809 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 601.797M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 595.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=595.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=595.1M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:31:54, mem=595.1M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.050 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.3, REAL=0:00:00.0, totSessionCpu=0:31:54, mem=602.2M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   92.937 ns     92.937 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 92.937 ns 
 reg2reg WS  : 92.937 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 92.937 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.8, REAL=0:00:00.0, totSessionCpu=0:31:54, mem=602.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.937  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):|  0.127  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.055%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.9, REAL=0:00:00.0, totSessionCpu=0:31:55, mem=602.2M)
Density before buffering = 0.401 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.050 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:16.6
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.050 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:16.6
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.464 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 92.937 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D 
--------------------------------------------------- 
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.050 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:16.7
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.050 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:16.7
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.464 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 92.937 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.464 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 92.937 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D 
--------------------------------------------------- 
Density after buffering = 0.401 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 0 nets for commit
*info: Added a total of 0 cells to fix/reduce hold violation
*info:
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:01.3, REAL=0:00:01.0, totSessionCpu=0:31:55, mem=602.1M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:01.1, real=0:00:01.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.2   mem=602.1M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 1.413e+05 (7.449e+04 6.679e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
*** Starting trialRoute (mem=602.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2334000 2320500)
coreBox:    (350400 351000) (1986300 1971000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 603.6M):
Est net length = 1.672e+05um = 8.747e+04H + 7.969e+04V
Usage: (9.5%H 9.9%V) = (1.091e+05um 1.570e+05um) = (8987 5233)
Obstruct: 2166 = 1080 (10.6%H) + 1086 (10.6%V)
Overflow: 51 = 0 (0.00% H) + 51 (0.56% V)

Phase 1b route (0:00:00.0 606.1M):
Usage: (9.5%H 9.9%V) = (1.088e+05um 1.570e+05um) = (8963 5233)
Overflow: 49 = 0 (0.00% H) + 49 (0.53% V)

Phase 1c route (0:00:00.0 606.1M):
Usage: (9.5%H 9.9%V) = (1.086e+05um 1.575e+05um) = (8943 5249)
Overflow: 39 = 0 (0.00% H) + 39 (0.43% V)

Phase 1d route (0:00:00.0 606.1M):
Usage: (9.5%H 9.9%V) = (1.087e+05um 1.576e+05um) = (8952 5253)
Overflow: 28 = 0 (0.00% H) + 28 (0.31% V)

Phase 1e route (0:00:00.0 606.7M):
Usage: (9.5%H 9.9%V) = (1.088e+05um 1.579e+05um) = (8961 5264)
Overflow: 20 = 0 (0.00% H) + 20 (0.22% V)

Phase 1f route (0:00:00.0 606.7M):
Usage: (9.5%H 10.0%V) = (1.090e+05um 1.583e+05um) = (8980 5278)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	9	 0.10%
--------------------------------------
  0:	0	 0.00%	219	 2.40%
  1:	105	 1.15%	318	 3.48%
  2:	59	 0.65%	447	 4.89%
  3:	140	 1.53%	724	 7.93%
  4:	47	 0.51%	1242	13.60%
  5:	145	 1.59%	5659	61.96%
  6:	352	 3.85%	76	 0.83%
  7:	806	 8.82%	3	 0.03%
  8:	1359	14.87%	20	 0.22%
  9:	1538	16.83%	20	 0.22%
 10:	3355	36.71%	31	 0.34%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	8	 0.09%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%


Global route (cpu=0.1s real=0.0s 604.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.5%H 10.0%V) = (1.090e+05um 1.583e+05um) = (8980 5278)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	9	 0.10%
--------------------------------------
  0:	0	 0.00%	219	 2.40%
  1:	105	 1.15%	318	 3.48%
  2:	59	 0.65%	447	 4.89%
  3:	140	 1.53%	724	 7.93%
  4:	47	 0.51%	1242	13.60%
  5:	145	 1.59%	5659	61.96%
  6:	352	 3.85%	76	 0.83%
  7:	806	 8.82%	3	 0.03%
  8:	1359	14.87%	20	 0.22%
  9:	1538	16.83%	20	 0.22%
 10:	3355	36.71%	31	 0.34%
 14:	562	 6.15%	1	 0.01%
 15:	672	 7.35%	2	 0.02%
 17:	0	 0.00%	10	 0.11%
 18:	0	 0.00%	8	 0.09%
 19:	0	 0.00%	11	 0.12%
 20:	0	 0.00%	332	 3.63%



*** Completed Phase 1 route (0:00:00.2 602.1M) ***


Total length: 1.698e+05um, number of vias: 4737
M1(H) length: 0.000e+00um, number of vias: 2509
M2(V) length: 8.336e+04um, number of vias: 2228
M3(H) length: 8.643e+04um
*** Completed Phase 2 route (0:00:00.1 602.1M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=602.1M) ***
Peak Memory Usage was 602.3M 
*** Finished trialRoute (cpu=0:00:00.3 mem=602.1M) ***

Extraction called for design 'lab7_layout_design' of instances=10828 and nets=809 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 595.312M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 601.8M)
Number of Loop : 0
Start delay calculation (mem=601.828M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=602.059M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 602.1M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 602.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 602.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.937  | 92.937  | 94.611  | 96.134  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.050  |  0.463  | -0.050  |  3.630  |   N/A   |   N/A   |
|           TNS (ns):| -0.110  |  0.000  | -0.110  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    4    |    0    |    4    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.055%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 595.3M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 595.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=595.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=595.3M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.937  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.055%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 602.1M **
*** Starting optimizing excluded clock nets MEM= 602.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 602.1M) ***
*** Starting optimizing excluded clock nets MEM= 602.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 602.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 602.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.937  | 92.937  | 94.611  | 96.134  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.055%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 602.1M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_0/curr_val_reg[6]/CLK 1061.6(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]/CLK 903.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 903.6~1061.6(ps)       0~100000(ps)        
Fall Phase Delay               : 864.9~1027.2(ps)       0~100000(ps)        
Trig. Edge Skew                : 158(ps)                300(ps)             
Rise Skew                      : 158(ps)                
Fall Skew                      : 162.3(ps)              
Max. Rise Buffer Tran.         : 473.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 475.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 601.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 602.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 126.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 117.7(ps)              0(ps)               
Min. Rise Sink Tran.           : 386.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 388.2(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 156.2(ps)              
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[6]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=602.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 22044 filler insts (cell FILL / prefix FILLER).
*INFO: Total 22044 filler insts added - prefix FILLER (CPU: 0:00:00.6).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Mar  4 19:55:07 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg22/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.20Ghz)

Begin option processing ...
(from .sroute_1828.conf) srouteConnectPowerBump set to false
(from .sroute_1828.conf) routeSpecial set to true
(from .sroute_1828.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1828.conf) srouteFollowPadPin set to true
(from .sroute_1828.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1828.conf) sroutePadPinAllPorts set to true
(from .sroute_1828.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1004.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 32872 components
  32828 core components: 0 unplaced, 32684 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 65658 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 1014.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:2
sroute: Total Real time used = 0:0:3
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 603.06 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Mar  4 19:55:10 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Mar  4 19:55:12 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  4 19:55:12 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        3600      33.00%
#  Metal 2        V        3600      26.58%
#  Metal 3        H        3600      26.64%
#  ------------------------------------------
#  Total                  10800      28.74%
#
#  11 nets (1.36%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      2(0.08%)   (0.08%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 174720 um.
#Total half perimeter of net bounding box = 142622 um.
#Total wire length on LAYER metal1 = 1599 um.
#Total wire length on LAYER metal2 = 89544 um.
#Total wire length on LAYER metal3 = 83577 um.
#Total number of vias = 3795
#Up-Via Summary (total 3795):
#           
#-----------------------
#  Metal 1         2276
#  Metal 2         1519
#-----------------------
#                  3795 
#
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.08%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 605.00 (Mb)
#Peak memory = 648.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:09, memory = 607.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 607.00 (Mb)
#Complete Detail Routing.
#Total wire length = 177518 um.
#Total half perimeter of net bounding box = 142622 um.
#Total wire length on LAYER metal1 = 22595 um.
#Total wire length on LAYER metal2 = 88825 um.
#Total wire length on LAYER metal3 = 66097 um.
#Total number of vias = 4636
#Up-Via Summary (total 4636):
#           
#-----------------------
#  Metal 1         2763
#  Metal 2         1873
#-----------------------
#                  4636 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:10
#Increased memory = 0.00 (Mb)
#Total memory = 605.00 (Mb)
#Peak memory = 648.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:12
#Increased memory = -7.00 (Mb)
#Total memory = 596.00 (Mb)
#Peak memory = 648.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 146
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  4 19:55:22 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=32872 and nets=809 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 596.4M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 20.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 30.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 40.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 50.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 60.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 70.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 80.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 90.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 600.5M)
Nr. Extracted Resistors     : 9899
Nr. Extracted Ground Cap.   : 10666
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 596.434M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 596.4M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 32684
*info: Unplaced = 0
Placement Density:100.00%(2647728/2647728)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=32872 and nets=809 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_vWt4YF_1828.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 596.4M)
Creating parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for storing RC.
Extracted 10.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 20.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 30.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 40.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 50.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 60.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 70.0394% (CPU Time= 0:00:00.1  MEM= 600.5M)
Extracted 80.0394% (CPU Time= 0:00:00.2  MEM= 600.5M)
Extracted 90.0394% (CPU Time= 0:00:00.2  MEM= 600.5M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 600.5M)
Nr. Extracted Resistors     : 9899
Nr. Extracted Ground Cap.   : 10666
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 596.434M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 602.9M)
Number of Loop : 0
Start delay calculation (mem=602.949M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 608.0M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 804 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=604.184M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 604.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.484  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 604.2M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 604.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.484  | 93.484  | 95.070  | 96.245  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 604.2M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  4 19:55:27 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2336.2500, 2320.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 2005.650 1991.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Wed Mar  4 19:55:27 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 604.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.5  MEM: 12.1M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          32872

Ports/Pins                             0

Nets                                5141
    metal layer metal1              1286
    metal layer metal2              2784
    metal layer metal3              1071

    Via Instances                   4636

Special Nets                         174
    metal layer metal1               170
    metal layer metal2                 4

    Via Instances                    118

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 174 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.2  MEM= 608.2M)
Closing parasitic data file './lab7_layout_design_vWt4YF_1828.rcdb.d/header.seq'. 804 times net's RC data read were performed.
<CMD> fit
<CMD> fit
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance I0/LD/OCTRL/d_minus_reg_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[3] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[2] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 601.9M)
Number of Loop : 0
Start delay calculation (mem=601.945M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=602.176M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 602.2M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 21 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=602.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=602.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=602.2M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=32807 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=783 #term=2515 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 32807 single + 0 double + 0 multi
Total standard cell length = 88.1040 (mm), area = 2.6431 (mm^2)
Average module density = 0.408.
Density for the design = 0.408.
       = stdcell_area 36710 (2643120 um^2) / alloc_area 89907 (6473290 um^2).
Pin Density = 0.069.
            = total # of pins 2515 / total Instance area 36710.
Identified 32052 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 2.263e+05 (1.26e+05 1.00e+05)
              Est.  stn bbox = 2.263e+05 (1.26e+05 1.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 606.7M
Iteration  2: Total net bbox = 2.263e+05 (1.26e+05 1.00e+05)
              Est.  stn bbox = 2.263e+05 (1.26e+05 1.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 606.7M
Iteration  3: Total net bbox = 2.263e+05 (1.26e+05 1.00e+05)
              Est.  stn bbox = 2.263e+05 (1.26e+05 1.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 606.7M
Iteration  4: Total net bbox = 2.263e+05 (1.26e+05 1.00e+05)
              Est.  stn bbox = 2.263e+05 (1.26e+05 1.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 606.7M
Iteration  5: Total net bbox = 2.263e+05 (1.26e+05 1.00e+05)
              Est.  stn bbox = 2.263e+05 (1.26e+05 1.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 606.7M
Iteration  6: Total net bbox = 1.692e+05 (9.51e+04 7.41e+04)
              Est.  stn bbox = 1.692e+05 (9.51e+04 7.41e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 606.7M
Iteration  7: Total net bbox = 1.973e+05 (1.10e+05 8.74e+04)
              Est.  stn bbox = 2.376e+05 (1.32e+05 1.05e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 602.2M
Iteration  8: Total net bbox = 1.973e+05 (1.10e+05 8.74e+04)
              Est.  stn bbox = 2.376e+05 (1.32e+05 1.05e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 602.2M
Iteration  9: Total net bbox = 1.967e+05 (1.10e+05 8.70e+04)
              Est.  stn bbox = 2.377e+05 (1.32e+05 1.05e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 602.2M
Iteration 10: Total net bbox = 1.967e+05 (1.10e+05 8.70e+04)
              Est.  stn bbox = 2.377e+05 (1.32e+05 1.05e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 602.2M
Iteration 11: Total net bbox = 1.981e+05 (1.10e+05 8.76e+04)
              Est.  stn bbox = 2.396e+05 (1.33e+05 1.06e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 602.4M
Iteration 12: Total net bbox = 1.981e+05 (1.10e+05 8.76e+04)
              Est.  stn bbox = 2.396e+05 (1.33e+05 1.06e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 602.4M
Iteration 13: Total net bbox = 2.060e+05 (1.14e+05 9.17e+04)
              Est.  stn bbox = 2.475e+05 (1.37e+05 1.11e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 602.4M
Iteration 14: Total net bbox = 2.070e+05 (1.14e+05 9.31e+04)
              Est.  stn bbox = 2.486e+05 (1.37e+05 1.12e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 602.4M
*** cost = 2.070e+05 (1.14e+05 9.31e+04) (cpu for global=0:00:05.7) real=0:00:06.0***
Core Placement runtime cpu: 0:00:02.2 real: 0:00:02.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
**INFO (INTERRUPT): One more Ctrl-C to exit Encounter ...
Encounter terminated by user interrupt.
*** Memory pool thread-safe mode activated.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 671.453M, initial mem = 59.902M) ***
--- Ending "Encounter" (totcpu=0:33:16, real=1:48:37, mem=671.5M) ---
