#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002018132de40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020181219400 .scope module, "tb" "tb" 3 26;
 .timescale -12 -12;
L_00000201813417a0 .functor NOT 1, L_00000201813983d0, C4<0>, C4<0>, C4<0>;
L_0000020181341340 .functor XOR 1, L_0000020181399e10, L_00000201813994b0, C4<0>, C4<0>;
L_0000020181341c70 .functor XOR 1, L_0000020181341340, L_0000020181398d30, C4<0>, C4<0>;
v0000020181397820_0 .net "L", 0 0, v000002018121e900_0;  1 drivers
v0000020181397dc0_0 .net "Q_dut", 0 0, L_00000201813986f0;  1 drivers
v0000020181397be0_0 .net "Q_ref", 0 0, v000002018121c330_0;  1 drivers
v0000020181397c80_0 .net *"_ivl_10", 0 0, L_0000020181398d30;  1 drivers
v00000201813975a0_0 .net *"_ivl_12", 0 0, L_0000020181341c70;  1 drivers
v0000020181397960_0 .net *"_ivl_2", 0 0, L_0000020181398150;  1 drivers
v0000020181397640_0 .net *"_ivl_4", 0 0, L_0000020181399e10;  1 drivers
v00000201813976e0_0 .net *"_ivl_6", 0 0, L_00000201813994b0;  1 drivers
v00000201813978c0_0 .net *"_ivl_8", 0 0, L_0000020181341340;  1 drivers
v0000020181397b40_0 .var "clk", 0 0;
v0000020181397780_0 .net "q_in", 0 0, v00000201813973c0_0;  1 drivers
v0000020181397a00_0 .net "r_in", 0 0, v0000020181397460_0;  1 drivers
v0000020181397d20_0 .var/2u "stats1", 159 0;
v0000020181397f00_0 .var/2u "strobe", 0 0;
v00000201813970a0_0 .net "tb_match", 0 0, L_00000201813983d0;  1 drivers
v0000020181397140_0 .net "tb_mismatch", 0 0, L_00000201813417a0;  1 drivers
L_0000020181398150 .concat [ 1 0 0 0], v000002018121c330_0;
L_0000020181399e10 .concat [ 1 0 0 0], v000002018121c330_0;
L_00000201813994b0 .concat [ 1 0 0 0], L_00000201813986f0;
L_0000020181398d30 .concat [ 1 0 0 0], v000002018121c330_0;
L_00000201813983d0 .cmp/eeq 1, L_0000020181398150, L_0000020181341c70;
S_0000020181219590 .scope module, "good1" "RefModule" 3 69, 4 2 0, S_0000020181219400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v000002018132a320_0 .net "L", 0 0, v000002018121e900_0;  alias, 1 drivers
v000002018121c330_0 .var "Q", 0 0;
v00000201813035f0_0 .net "clk", 0 0, v0000020181397b40_0;  1 drivers
v000002018132b850_0 .net "q_in", 0 0, v00000201813973c0_0;  alias, 1 drivers
v000002018121e6d0_0 .net "r_in", 0 0, v0000020181397460_0;  alias, 1 drivers
E_00000201813277d0 .event posedge, v00000201813035f0_0;
S_000002018121e770 .scope module, "stim1" "stimulus_gen" 3 63, 3 9 0, S_0000020181219400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v000002018121e900_0 .var "L", 0 0;
v00000201813971e0_0 .net "clk", 0 0, v0000020181397b40_0;  alias, 1 drivers
v00000201813973c0_0 .var "q_in", 0 0;
v0000020181397460_0 .var "r_in", 0 0;
E_0000020181326c50/0 .event negedge, v00000201813035f0_0;
E_0000020181326c50/1 .event posedge, v00000201813035f0_0;
E_0000020181326c50 .event/or E_0000020181326c50/0, E_0000020181326c50/1;
S_000002018121e9a0 .scope module, "top_module1" "TopModule" 3 76, 5 2 0, S_0000020181219400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0000020181397500_0 .var "D", 0 0;
v0000020181397e60_0 .net "L", 0 0, v000002018121e900_0;  alias, 1 drivers
v0000020181397280_0 .net "Q", 0 0, L_00000201813986f0;  alias, 1 drivers
v0000020181397fa0_0 .net "clk", 0 0, v0000020181397b40_0;  alias, 1 drivers
v0000020181397320_0 .net "q_in", 0 0, v00000201813973c0_0;  alias, 1 drivers
v0000020181397aa0_0 .net "r_in", 0 0, v0000020181397460_0;  alias, 1 drivers
L_00000201813986f0 .functor MUXZ 1, v0000020181397500_0, v00000201813973c0_0, v00000201813973c0_0, C4<>;
S_0000020181343360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 85, 3 85 0, S_0000020181219400;
 .timescale -12 -12;
E_0000020181326c90 .event edge, v0000020181397f00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000020181397f00_0;
    %nor/r;
    %assign/vec4 v0000020181397f00_0, 0;
    %wait E_0000020181326c90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002018121e770;
T_1 ;
    %wait E_0000020181326c50;
    %vpi_func 3 17 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v00000201813973c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020181397460_0, 0;
    %assign/vec4 v000002018121e900_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002018121e770;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000201813277d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000020181219590;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002018121c330_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000020181219590;
T_4 ;
    %wait E_00000201813277d0;
    %load/vec4 v000002018132a320_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v000002018121e6d0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v000002018132b850_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v000002018121c330_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000002018121e9a0;
T_5 ;
    %wait E_00000201813277d0;
    %load/vec4 v0000020181397e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020181397aa0_0;
    %assign/vec4 v0000020181397500_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020181397500_0;
    %inv;
    %assign/vec4 v0000020181397500_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020181219400;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020181397b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020181397f00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000020181219400;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000020181397b40_0;
    %inv;
    %store/vec4 v0000020181397b40_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000020181219400;
T_8 ;
    %vpi_call/w 3 55 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 56 "$dumpvars", 32'sb00000000000000000000000000000001, v00000201813971e0_0, v0000020181397140_0, v0000020181397b40_0, v0000020181397820_0, v0000020181397780_0, v0000020181397a00_0, v0000020181397be0_0, v0000020181397dc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000020181219400;
T_9 ;
    %load/vec4 v0000020181397d20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 94 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", &PV<v0000020181397d20_0, 64, 32>, &PV<v0000020181397d20_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 97 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000020181397d20_0, 128, 32>, &PV<v0000020181397d20_0, 0, 32> {0 0 0};
    %vpi_call/w 3 98 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 99 "$display", "Mismatches: %1d in %1d samples", &PV<v0000020181397d20_0, 128, 32>, &PV<v0000020181397d20_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0000020181219400;
T_10 ;
    %wait E_0000020181326c50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020181397d20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020181397d20_0, 4, 32;
    %load/vec4 v00000201813970a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000020181397d20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 110 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020181397d20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020181397d20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020181397d20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0000020181397be0_0;
    %load/vec4 v0000020181397be0_0;
    %load/vec4 v0000020181397dc0_0;
    %xor;
    %load/vec4 v0000020181397be0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0000020181397d20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 114 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020181397d20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0000020181397d20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020181397d20_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020181219400;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 122 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob104_mt2015_muxdff_test.sv";
    "dataset_code-complete-iccad2023/Prob104_mt2015_muxdff_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob104_mt2015_muxdff/Prob104_mt2015_muxdff_sample01.sv";
