
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream-based prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3203425 heartbeat IPC: 3.12166 cumulative IPC: 3.12166 (Simulation time: 0 hr 0 min 21 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5712249 heartbeat IPC: 3.98593 cumulative IPC: 3.50125 (Simulation time: 0 hr 0 min 35 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6963680 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 39979560 heartbeat IPC: 0.291823 cumulative IPC: 0.151442 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 107833844 heartbeat IPC: 0.147375 cumulative IPC: 0.148706 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 175450502 heartbeat IPC: 0.147893 cumulative IPC: 0.14838 (Simulation time: 0 hr 2 min 30 sec) 
Finished CPU 0 instructions: 25000000 cycles: 168486822 cumulative IPC: 0.14838 (Simulation time: 0 hr 2 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.14838 instructions: 25000000 cycles: 168486822
cpu0_DTLB TOTAL     ACCESS:    5776986  HIT:    5043205  MISS:     733781
cpu0_DTLB LOAD      ACCESS:    4549561  HIT:    4072343  MISS:     477218
cpu0_DTLB RFO       ACCESS:    1227425  HIT:     970862  MISS:     256563
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8687 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733781  HIT:     397123  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477218  HIT:     309953  MISS:     167265
cpu0_STLB RFO       ACCESS:     256563  HIT:      87170  MISS:     169393
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4324 cycles
cpu0_L1D TOTAL     ACCESS:    6856792  HIT:    4770095  MISS:    2086697
cpu0_L1D LOAD      ACCESS:    5230141  HIT:    3155870  MISS:    2074271
cpu0_L1D RFO       ACCESS:    1299108  HIT:    1288076  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327543  HIT:     326149  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 159.433 cycles
cpu0_L2C TOTAL     ACCESS:    2902731  HIT:    1010850  MISS:    1891881
cpu0_L2C LOAD      ACCESS:    2074271  HIT:     320066  MISS:    1754205
cpu0_L2C RFO       ACCESS:      11032  HIT:        126  MISS:      10906
cpu0_L2C PREFETCH  ACCESS:     167212  HIT:      40502  MISS:     126710
cpu0_L2C WRITEBACK ACCESS:     648822  HIT:     648809  MISS:         13
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1347  MISS:         47
cpu0_L2C PREFETCH  REQUESTED:     180237  ISSUED:     178800  USEFUL:      97336  USELESS:      34281
cpu0_L2C AVERAGE MISS LATENCY: 181.851 cycles
LLC TOTAL     ACCESS:    2526886  HIT:    1268868  MISS:    1258018
LLC LOAD      ACCESS:    1749308  HIT:     628808  MISS:    1120500
LLC RFO       ACCESS:      10906  HIT:        531  MISS:      10375
LLC PREFETCH  ACCESS:     132792  HIT:       5754  MISS:     127038
LLC WRITEBACK ACCESS:     633833  HIT:     633764  MISS:         69
LLC TRANSLATION ACCESS:         47  HIT:         11  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 244.208 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      69279  ROW_BUFFER_MISS:    1187981
 DBUS AVG_CONGESTED_CYCLE:    3.96307
 WQ ROW_BUFFER_HIT:       1063  ROW_BUFFER_MISS:     536895  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 24.0368
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

