INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'c2' is not allowed [C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sources_1/new/fulladder.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [VRFC 10-2458] undeclared symbol b2, assumed default net type wire [C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv:8]
INFO: [VRFC 10-2458] undeclared symbol b1, assumed default net type wire [C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv:9]
INFO: [VRFC 10-2458] undeclared symbol s1_out, assumed default net type wire [C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv:13]
INFO: [VRFC 10-2458] undeclared symbol sha1_in, assumed default net type wire [C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv:18]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv:18]
INFO: [VRFC 10-2458] undeclared symbol s2, assumed default net type wire [C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv:19]
INFO: [VRFC 10-2458] undeclared symbol cout2, assumed default net type wire [C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv:21]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv:22]
