

================================================================
== Vivado HLS Report for 'Resize'
================================================================
* Date:           Tue Dec  4 09:54:48 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.722|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   53|  1075019789|   53|  1075019789|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+-----+------------+-----+------------+---------+
        |                             |                   |      Latency     |     Interval     | Pipeline|
        |           Instance          |       Module      | min |     max    | min |     max    |   Type  |
        +-----------------------------+-------------------+-----+------------+-----+------------+---------+
        |grp_Resize_opr_linear_fu_76  |Resize_opr_linear  |   52|  1075019788|   52|  1075019788|   none  |
        +-----------------------------+-------------------+-----+------------+-----+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     25|    8282|    7027|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     105|
|Register         |        -|      -|      81|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     25|    8363|    7134|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+------+------+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+-------------------+---------+-------+------+------+
    |grp_Resize_opr_linear_fu_76  |Resize_opr_linear  |        0|     25|  8282|  7027|
    +-----------------------------+-------------------+---------+-------+------+------+
    |Total                        |                   |        0|     25|  8282|  7027|
    +-----------------------------+-------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |p_dst_cols_V_blk_n         |   9|          2|    1|          2|
    |p_dst_cols_V_out_blk_n     |   9|          2|    1|          2|
    |p_dst_data_stream_V_write  |   9|          2|    1|          2|
    |p_dst_rows_V_blk_n         |   9|          2|    1|          2|
    |p_dst_rows_V_out_blk_n     |   9|          2|    1|          2|
    |p_src_cols_V_blk_n         |   9|          2|    1|          2|
    |p_src_data_stream_V_read   |   9|          2|    1|          2|
    |p_src_rows_V_blk_n         |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 105|         23|   11|         23|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   2|   0|    2|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |grp_Resize_opr_linear_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |p_dst_cols_V_read_reg_97                  |   6|   0|    6|          0|
    |p_dst_rows_V_read_reg_92                  |   6|   0|    6|          0|
    |p_src_cols_V_read_reg_107                 |  32|   0|   32|          0|
    |p_src_rows_V_read_reg_102                 |  32|   0|   32|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  81|   0|   81|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Resize       | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Resize       | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Resize       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Resize       | return value |
|start_out                    | out |    1| ap_ctrl_hs |        Resize       | return value |
|start_write                  | out |    1| ap_ctrl_hs |        Resize       | return value |
|p_src_rows_V_dout            |  in |   32|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   32|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_rows_V_dout            |  in |    6|   ap_fifo  |     p_dst_rows_V    |    pointer   |
|p_dst_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_dst_rows_V    |    pointer   |
|p_dst_rows_V_read            | out |    1|   ap_fifo  |     p_dst_rows_V    |    pointer   |
|p_dst_cols_V_dout            |  in |    6|   ap_fifo  |     p_dst_cols_V    |    pointer   |
|p_dst_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_dst_cols_V    |    pointer   |
|p_dst_cols_V_read            | out |    1|   ap_fifo  |     p_dst_cols_V    |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_rows_V_out_din         | out |    6|   ap_fifo  |   p_dst_rows_V_out  |    pointer   |
|p_dst_rows_V_out_full_n      |  in |    1|   ap_fifo  |   p_dst_rows_V_out  |    pointer   |
|p_dst_rows_V_out_write       | out |    1|   ap_fifo  |   p_dst_rows_V_out  |    pointer   |
|p_dst_cols_V_out_din         | out |    6|   ap_fifo  |   p_dst_cols_V_out  |    pointer   |
|p_dst_cols_V_out_full_n      |  in |    1|   ap_fifo  |   p_dst_cols_V_out  |    pointer   |
|p_dst_cols_V_out_write       | out |    1|   ap_fifo  |   p_dst_cols_V_out  |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

