
---------- Begin Simulation Statistics ----------
final_tick                               131800317000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 546355                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702912                       # Number of bytes of host memory used
host_op_rate                                   597887                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   183.03                       # Real time elapsed on the host
host_tick_rate                              720097653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.131800                       # Number of seconds simulated
sim_ticks                                131800317000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.091780                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8690950                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9865790                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16333024                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434103                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134078                       # Number of indirect misses.
system.cpu.branchPred.lookups                20395304                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050544                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431930                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.318003                       # CPI: cycles per instruction
system.cpu.discardedOps                        690264                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49585282                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17137915                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9894569                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14115500                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.758724                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        131800317                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955325     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646456     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534177     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431930                       # Class of committed instruction
system.cpu.tickCycles                       117684817                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1035183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2071723                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            336                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6549                       # Transaction distribution
system.membus.trans_dist::CleanEvict              217                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1052                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        86494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2970432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2970432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39864                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39864    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39864                       # Request fanout histogram
system.membus.respLayer1.occupancy          215089000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            72826000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            997608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       980971                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38936                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        981312                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16296                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2943595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       164672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3108267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    125586112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6761536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              132347648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7100                       # Total snoops (count)
system.tol2bus.snoopTraffic                    419136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1043644                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000356                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1043274     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    368      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1043644                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4134499000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         165703992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2943936999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               980801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15873                       # number of demand (read+write) hits
system.l2.demand_hits::total                   996674                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              980801                       # number of overall hits
system.l2.overall_hits::.cpu.data               15873                       # number of overall hits
system.l2.overall_hits::total                  996674                       # number of overall hits
system.l2.demand_misses::.cpu.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39359                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39870                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               511                       # number of overall misses
system.l2.overall_misses::.cpu.data             39359                       # number of overall misses
system.l2.overall_misses::total                 39870                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4063653000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4113301000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49648000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4063653000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4113301000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           981312                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55232                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1036544                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          981312                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55232                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1036544                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000521                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.712612                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038464                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000521                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.712612                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038464                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97158.512720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103245.839579                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103167.820416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97158.512720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103245.839579                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103167.820416                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6549                       # number of writebacks
system.l2.writebacks::total                      6549                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39864                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39864                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39368000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3276165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3315533000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39368000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3276165000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3315533000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.712522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038459                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.712522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038459                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77192.156863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83248.589724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83171.106763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77192.156863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83248.589724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83171.106763                       # average overall mshr miss latency
system.l2.replacements                           7100                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50417                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50417                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       980958                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           980958                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       980958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       980958                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4003404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4003404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103148.613831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103148.613831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3227164000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3227164000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83148.613831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83148.613831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         980801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             980801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49648000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49648000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       981312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         981312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97158.512720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97158.512720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39368000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39368000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77192.156863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77192.156863                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     60249000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     60249000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.033567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110144.424132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110144.424132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     49001000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     49001000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.033260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90407.749077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90407.749077                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26127.227494                       # Cycle average of tags in use
system.l2.tags.total_refs                     2071685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39868                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     51.963605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.688185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       314.328945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25812.210365                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.787726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.797340                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30927                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16613412                       # Number of tag accesses
system.l2.tags.data_accesses                 16613412                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2518656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2551296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       419136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          419136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           39354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6549                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6549                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            247647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19109635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19357283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       247647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           247647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3180083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3180083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3180083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           247647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19109635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22537366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.038731696500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              120101                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6171                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39864                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6549                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39864                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6549                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    519327750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  199305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1266721500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13028.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31778.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17121                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5523                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39864                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6549                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.042753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.326682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   121.387629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12484     52.58%     52.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9145     38.52%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1661      7.00%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      0.27%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      0.13%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           52      0.22%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      0.16%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      0.24%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          208      0.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23741                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.088398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.624384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1522.295057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          359     99.17%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.55%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.024862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.024212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.155920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              353     97.51%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      2.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2551104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  417600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2551296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               419136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        19.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  131799083000                       # Total gap between requests
system.mem_ctrls.avgGap                    2839701.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2518464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       417600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 247647.355810229201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19108178.624486919492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3168429.405219108798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6549                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13194750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1253526750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1675396937000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25872.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31852.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 255824849.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             85430100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             45407175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           142835700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17095500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10404011280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24591991650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29902276320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        65189047725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.604635                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77489758750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4401020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49909538250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             84087780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             44689920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141771840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16965000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10404011280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23717373960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30638796480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        65047696260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.532169                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  79414059250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4401020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47985237750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    131800317000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27152447                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27152447                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27152447                       # number of overall hits
system.cpu.icache.overall_hits::total        27152447                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       981312                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         981312                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       981312                       # number of overall misses
system.cpu.icache.overall_misses::total        981312                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25554355000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25554355000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25554355000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25554355000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28133759                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28133759                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28133759                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28133759                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034880                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034880                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034880                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034880                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26041.009383                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26041.009383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26041.009383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26041.009383                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       980971                       # number of writebacks
system.cpu.icache.writebacks::total            980971                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       981312                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       981312                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       981312                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       981312                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23591731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23591731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23591731000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23591731000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.034880                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034880                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.034880                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034880                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24041.009383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24041.009383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24041.009383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24041.009383                       # average overall mshr miss latency
system.cpu.icache.replacements                 980971                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27152447                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27152447                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       981312                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        981312                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25554355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25554355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28133759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28133759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26041.009383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26041.009383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       981312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       981312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23591731000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23591731000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.034880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24041.009383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24041.009383                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.289619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28133759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            981312                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.669535                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.289619                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.664628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.664628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29115071                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29115071                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34815429                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34815429                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34818757                       # number of overall hits
system.cpu.dcache.overall_hits::total        34818757                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75059                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75059                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75096                       # number of overall misses
system.cpu.dcache.overall_misses::total         75096                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5980445000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5980445000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5980445000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5980445000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34890488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34890488                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34893853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34893853                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002152                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79676.587751                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79676.587751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79637.330883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79637.330883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50417                       # number of writebacks
system.cpu.dcache.writebacks::total             50417                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19859                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19859                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19859                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19859                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55232                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4560515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4560515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4562746000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4562746000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82618.025362                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82618.025362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82610.551854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82610.551854                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54208                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20571780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20571780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    571000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    571000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20591270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20591270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29297.075423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29297.075423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    437696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    437696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26911.952779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26911.952779                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14243649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14243649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5409445000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5409445000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97346.452159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97346.452159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16633                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16633                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38936                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38936                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4122819000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4122819000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105887.071091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105887.071091                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 69718.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69718.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.800938                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35052153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55232                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            634.634867                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.800938                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          723                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70199266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70199266                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 131800317000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
