--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28719983 paths analyzed, 1851 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.148ns.
--------------------------------------------------------------------------------
Slack:                  1.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.049ns (Levels of Logic = 11)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y50.A4      net (fanout=435)      3.753   generator_top/Maddsub_n0713_3
    SLICE_X22Y50.A       Tilo                  0.235   generator_top/N1063
                                                       generator_top/Sh110511_SW0
    SLICE_X20Y52.B3      net (fanout=1)        0.871   generator_top/N887
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.BMUX    Tcinb                 0.310   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     18.049ns (3.912ns logic, 14.137ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  1.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.979ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.684 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y50.A4      net (fanout=435)      3.753   generator_top/Maddsub_n0713_3
    SLICE_X22Y50.A       Tilo                  0.235   generator_top/N1063
                                                       generator_top/Sh110511_SW0
    SLICE_X20Y52.B3      net (fanout=1)        0.871   generator_top/N887
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.BMUX    Tcinb                 0.310   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y36.D5      net (fanout=2)        0.423   generator_top/N1027
    SLICE_X16Y36.CLK     Tas                   0.339   M_generator_top_colsout[209]
                                                       generator_top/Mmux_n026052
                                                       generator_top/M_leftedcols_q_209
    -------------------------------------------------  ---------------------------
    Total                                     17.979ns (3.912ns logic, 14.067ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  1.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.919ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y50.A4      net (fanout=435)      3.753   generator_top/Maddsub_n0713_3
    SLICE_X22Y50.A       Tilo                  0.235   generator_top/N1063
                                                       generator_top/Sh110511_SW0
    SLICE_X20Y52.B3      net (fanout=1)        0.871   generator_top/N887
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.DMUX    Topdd                 0.463   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X20Y49.B5      net (fanout=23)       2.603   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.919ns (3.753ns logic, 14.166ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.918ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X21Y51.B2      net (fanout=435)      3.956   generator_top/Maddsub_n0713_3
    SLICE_X21Y51.B       Tilo                  0.259   generator_top/Sh110912
                                                       generator_top/Sh1109121
    SLICE_X20Y52.D1      net (fanout=1)        1.037   generator_top/Sh110912
    SLICE_X20Y52.CMUX    Topdc                 0.456   generator_top/Sh15541
                                                       generator_top/Sh155220_F
                                                       generator_top/Sh155220
    SLICE_X21Y49.D2      net (fanout=1)        0.950   generator_top/Sh155223
    SLICE_X21Y49.D       Tilo                  0.259   generator_top/Sh155226
                                                       generator_top/Sh155223
    SLICE_X16Y38.B3      net (fanout=1)        1.478   generator_top/Sh155226
    SLICE_X16Y38.COUT    Topcyb                0.483   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh155224
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.BMUX    Tcinb                 0.310   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.918ns (4.060ns logic, 13.858ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  2.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.880ns (Levels of Logic = 11)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X20Y52.A3      net (fanout=435)      3.994   generator_top/Maddsub_n0713_3
    SLICE_X20Y52.A       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh110711
    SLICE_X20Y52.B4      net (fanout=2)        0.442   generator_top/Sh11071
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.BMUX    Tcinb                 0.310   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.880ns (3.931ns logic, 13.949ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  2.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.849ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X21Y51.B2      net (fanout=435)      3.956   generator_top/Maddsub_n0713_3
    SLICE_X21Y51.B       Tilo                  0.259   generator_top/Sh110912
                                                       generator_top/Sh1109121
    SLICE_X20Y52.D1      net (fanout=1)        1.037   generator_top/Sh110912
    SLICE_X20Y52.CMUX    Topdc                 0.456   generator_top/Sh15541
                                                       generator_top/Sh155220_F
                                                       generator_top/Sh155220
    SLICE_X21Y49.D2      net (fanout=1)        0.950   generator_top/Sh155223
    SLICE_X21Y49.D       Tilo                  0.259   generator_top/Sh155226
                                                       generator_top/Sh155223
    SLICE_X16Y38.B3      net (fanout=1)        1.478   generator_top/Sh155226
    SLICE_X16Y38.DMUX    Topbd                 0.695   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh155224
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X20Y49.B5      net (fanout=23)       2.603   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.849ns (3.962ns logic, 13.887ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  2.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.849ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.684 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y50.A4      net (fanout=435)      3.753   generator_top/Maddsub_n0713_3
    SLICE_X22Y50.A       Tilo                  0.235   generator_top/N1063
                                                       generator_top/Sh110511_SW0
    SLICE_X20Y52.B3      net (fanout=1)        0.871   generator_top/N887
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.DMUX    Topdd                 0.463   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X20Y49.B5      net (fanout=23)       2.603   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y36.D5      net (fanout=2)        0.423   generator_top/N1027
    SLICE_X16Y36.CLK     Tas                   0.339   M_generator_top_colsout[209]
                                                       generator_top/Mmux_n026052
                                                       generator_top/M_leftedcols_q_209
    -------------------------------------------------  ---------------------------
    Total                                     17.849ns (3.753ns logic, 14.096ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  2.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.848ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.684 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X21Y51.B2      net (fanout=435)      3.956   generator_top/Maddsub_n0713_3
    SLICE_X21Y51.B       Tilo                  0.259   generator_top/Sh110912
                                                       generator_top/Sh1109121
    SLICE_X20Y52.D1      net (fanout=1)        1.037   generator_top/Sh110912
    SLICE_X20Y52.CMUX    Topdc                 0.456   generator_top/Sh15541
                                                       generator_top/Sh155220_F
                                                       generator_top/Sh155220
    SLICE_X21Y49.D2      net (fanout=1)        0.950   generator_top/Sh155223
    SLICE_X21Y49.D       Tilo                  0.259   generator_top/Sh155226
                                                       generator_top/Sh155223
    SLICE_X16Y38.B3      net (fanout=1)        1.478   generator_top/Sh155226
    SLICE_X16Y38.COUT    Topcyb                0.483   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh155224
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.BMUX    Tcinb                 0.310   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y36.D5      net (fanout=2)        0.423   generator_top/N1027
    SLICE_X16Y36.CLK     Tas                   0.339   M_generator_top_colsout[209]
                                                       generator_top/Mmux_n026052
                                                       generator_top/M_leftedcols_q_209
    -------------------------------------------------  ---------------------------
    Total                                     17.848ns (4.060ns logic, 13.788ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.911ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.756 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y50.A4      net (fanout=435)      3.753   generator_top/Maddsub_n0713_3
    SLICE_X22Y50.A       Tilo                  0.235   generator_top/N1063
                                                       generator_top/Sh110511_SW0
    SLICE_X20Y52.B3      net (fanout=1)        0.871   generator_top/N887
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.DMUX    Tcind                 0.320   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y32.D6      net (fanout=21)       2.005   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y32.D       Tilo                  0.235   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X23Y48.C2      net (fanout=25)       3.232   generator_top/Mmux_n024651
    SLICE_X23Y48.CLK     Tas                   0.373   M_generator_top_colsout[7]
                                                       generator_top/Mmux_n046251
                                                       generator_top/M_leftedcols_q_7
    -------------------------------------------------  ---------------------------
    Total                                     17.911ns (3.682ns logic, 14.229ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  2.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.810ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.684 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X20Y52.A3      net (fanout=435)      3.994   generator_top/Maddsub_n0713_3
    SLICE_X20Y52.A       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh110711
    SLICE_X20Y52.B4      net (fanout=2)        0.442   generator_top/Sh11071
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.BMUX    Tcinb                 0.310   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y36.D5      net (fanout=2)        0.423   generator_top/N1027
    SLICE_X16Y36.CLK     Tas                   0.339   M_generator_top_colsout[209]
                                                       generator_top/Mmux_n026052
                                                       generator_top/M_leftedcols_q_209
    -------------------------------------------------  ---------------------------
    Total                                     17.810ns (3.931ns logic, 13.879ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  2.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.816ns (Levels of Logic = 10)
  Clock Path Skew:      -0.053ns (0.693 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y50.A4      net (fanout=435)      3.753   generator_top/Maddsub_n0713_3
    SLICE_X22Y50.A       Tilo                  0.235   generator_top/N1063
                                                       generator_top/Sh110511_SW0
    SLICE_X20Y52.B3      net (fanout=1)        0.871   generator_top/N887
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.DMUX    Tcind                 0.320   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y30.D2      net (fanout=21)       2.471   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y30.D       Tilo                  0.235   M_generator_top_colsout[223]
                                                       generator_top/Mmux_n0248522
    SLICE_X21Y45.A3      net (fanout=11)       2.671   generator_top/Mmux_n0248522
    SLICE_X21Y45.CLK     Tas                   0.373   M_generator_top_colsout[79]
                                                       generator_top/Mmux_n039251
                                                       generator_top/M_leftedcols_q_77
    -------------------------------------------------  ---------------------------
    Total                                     17.816ns (3.682ns logic, 14.134ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  2.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.779ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.684 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X21Y51.B2      net (fanout=435)      3.956   generator_top/Maddsub_n0713_3
    SLICE_X21Y51.B       Tilo                  0.259   generator_top/Sh110912
                                                       generator_top/Sh1109121
    SLICE_X20Y52.D1      net (fanout=1)        1.037   generator_top/Sh110912
    SLICE_X20Y52.CMUX    Topdc                 0.456   generator_top/Sh15541
                                                       generator_top/Sh155220_F
                                                       generator_top/Sh155220
    SLICE_X21Y49.D2      net (fanout=1)        0.950   generator_top/Sh155223
    SLICE_X21Y49.D       Tilo                  0.259   generator_top/Sh155226
                                                       generator_top/Sh155223
    SLICE_X16Y38.B3      net (fanout=1)        1.478   generator_top/Sh155226
    SLICE_X16Y38.DMUX    Topbd                 0.695   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh155224
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X20Y49.B5      net (fanout=23)       2.603   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y36.D5      net (fanout=2)        0.423   generator_top/N1027
    SLICE_X16Y36.CLK     Tas                   0.339   M_generator_top_colsout[209]
                                                       generator_top/Mmux_n026052
                                                       generator_top/M_leftedcols_q_209
    -------------------------------------------------  ---------------------------
    Total                                     17.779ns (3.962ns logic, 13.817ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  2.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.838ns (Levels of Logic = 8)
  Clock Path Skew:      0.010ns (0.756 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.DMUX     Topbd                 0.695   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y44.B2      net (fanout=382)      3.059   generator_top/Maddsub_n0713_5
    SLICE_X22Y44.B       Tilo                  0.235   generator_top/Sh155621
                                                       generator_top/Sh155621
    SLICE_X19Y40.C2      net (fanout=1)        1.401   generator_top/Sh155621
    SLICE_X19Y40.C       Tilo                  0.259   generator_top/Sh123711
                                                       generator_top/Sh155622
    SLICE_X20Y47.B3      net (fanout=1)        1.452   generator_top/Sh155622
    SLICE_X20Y47.B       Tilo                  0.254   generator_top/Sh15562
                                                       generator_top/Sh1556210
    SLICE_X16Y39.B1      net (fanout=2)        1.673   generator_top/Sh15562
    SLICE_X16Y39.DMUX    Topbd                 0.695   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Sh15565
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y32.D6      net (fanout=21)       2.005   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y32.D       Tilo                  0.235   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X23Y48.C2      net (fanout=25)       3.232   generator_top/Mmux_n024651
    SLICE_X23Y48.CLK     Tas                   0.373   M_generator_top_colsout[7]
                                                       generator_top/Mmux_n046251
                                                       generator_top/M_leftedcols_q_7
    -------------------------------------------------  ---------------------------
    Total                                     17.838ns (3.727ns logic, 14.111ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  2.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.755ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.DMUX     Topbd                 0.695   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y44.B2      net (fanout=382)      3.059   generator_top/Maddsub_n0713_5
    SLICE_X22Y44.B       Tilo                  0.235   generator_top/Sh155621
                                                       generator_top/Sh155621
    SLICE_X19Y40.C2      net (fanout=1)        1.401   generator_top/Sh155621
    SLICE_X19Y40.C       Tilo                  0.259   generator_top/Sh123711
                                                       generator_top/Sh155622
    SLICE_X20Y47.B3      net (fanout=1)        1.452   generator_top/Sh155622
    SLICE_X20Y47.B       Tilo                  0.254   generator_top/Sh15562
                                                       generator_top/Sh1556210
    SLICE_X16Y39.B1      net (fanout=2)        1.673   generator_top/Sh15562
    SLICE_X16Y39.BMUX    Topbb                 0.464   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Sh15565
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.755ns (3.736ns logic, 14.019ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  2.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.750ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X20Y52.A3      net (fanout=435)      3.994   generator_top/Maddsub_n0713_3
    SLICE_X20Y52.A       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh110711
    SLICE_X20Y52.B4      net (fanout=2)        0.442   generator_top/Sh11071
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.DMUX    Topdd                 0.463   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X20Y49.B5      net (fanout=23)       2.603   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.750ns (3.772ns logic, 13.978ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  2.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.743ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.693 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.DMUX     Topbd                 0.695   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y44.B2      net (fanout=382)      3.059   generator_top/Maddsub_n0713_5
    SLICE_X22Y44.B       Tilo                  0.235   generator_top/Sh155621
                                                       generator_top/Sh155621
    SLICE_X19Y40.C2      net (fanout=1)        1.401   generator_top/Sh155621
    SLICE_X19Y40.C       Tilo                  0.259   generator_top/Sh123711
                                                       generator_top/Sh155622
    SLICE_X20Y47.B3      net (fanout=1)        1.452   generator_top/Sh155622
    SLICE_X20Y47.B       Tilo                  0.254   generator_top/Sh15562
                                                       generator_top/Sh1556210
    SLICE_X16Y39.B1      net (fanout=2)        1.673   generator_top/Sh15562
    SLICE_X16Y39.DMUX    Topbd                 0.695   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Sh15565
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y30.D2      net (fanout=21)       2.471   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y30.D       Tilo                  0.235   M_generator_top_colsout[223]
                                                       generator_top/Mmux_n0248522
    SLICE_X21Y45.A3      net (fanout=11)       2.671   generator_top/Mmux_n0248522
    SLICE_X21Y45.CLK     Tas                   0.373   M_generator_top_colsout[79]
                                                       generator_top/Mmux_n039251
                                                       generator_top/M_leftedcols_q_77
    -------------------------------------------------  ---------------------------
    Total                                     17.743ns (3.727ns logic, 14.016ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  2.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.780ns (Levels of Logic = 9)
  Clock Path Skew:      0.010ns (0.756 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X21Y51.B2      net (fanout=435)      3.956   generator_top/Maddsub_n0713_3
    SLICE_X21Y51.B       Tilo                  0.259   generator_top/Sh110912
                                                       generator_top/Sh1109121
    SLICE_X20Y52.D1      net (fanout=1)        1.037   generator_top/Sh110912
    SLICE_X20Y52.CMUX    Topdc                 0.456   generator_top/Sh15541
                                                       generator_top/Sh155220_F
                                                       generator_top/Sh155220
    SLICE_X21Y49.D2      net (fanout=1)        0.950   generator_top/Sh155223
    SLICE_X21Y49.D       Tilo                  0.259   generator_top/Sh155226
                                                       generator_top/Sh155223
    SLICE_X16Y38.B3      net (fanout=1)        1.478   generator_top/Sh155226
    SLICE_X16Y38.COUT    Topcyb                0.483   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh155224
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.DMUX    Tcind                 0.320   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y32.D6      net (fanout=21)       2.005   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y32.D       Tilo                  0.235   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X23Y48.C2      net (fanout=25)       3.232   generator_top/Mmux_n024651
    SLICE_X23Y48.CLK     Tas                   0.373   M_generator_top_colsout[7]
                                                       generator_top/Mmux_n046251
                                                       generator_top/M_leftedcols_q_7
    -------------------------------------------------  ---------------------------
    Total                                     17.780ns (3.830ns logic, 13.950ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  2.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.776ns (Levels of Logic = 8)
  Clock Path Skew:      0.010ns (0.756 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.BMUX     Topab                 0.532   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.C4       net (fanout=1)        0.576   generator_top/Maddsub_n0713_Madd_41
    SLICE_X8Y32.DMUX     Topcd                 0.536   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<4>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y44.B2      net (fanout=382)      3.059   generator_top/Maddsub_n0713_5
    SLICE_X22Y44.B       Tilo                  0.235   generator_top/Sh155621
                                                       generator_top/Sh155621
    SLICE_X19Y40.C2      net (fanout=1)        1.401   generator_top/Sh155621
    SLICE_X19Y40.C       Tilo                  0.259   generator_top/Sh123711
                                                       generator_top/Sh155622
    SLICE_X20Y47.B3      net (fanout=1)        1.452   generator_top/Sh155622
    SLICE_X20Y47.B       Tilo                  0.254   generator_top/Sh15562
                                                       generator_top/Sh1556210
    SLICE_X16Y39.B1      net (fanout=2)        1.673   generator_top/Sh15562
    SLICE_X16Y39.DMUX    Topbd                 0.695   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Sh15565
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y32.D6      net (fanout=21)       2.005   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y32.D       Tilo                  0.235   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X23Y48.C2      net (fanout=25)       3.232   generator_top/Mmux_n024651
    SLICE_X23Y48.CLK     Tas                   0.373   M_generator_top_colsout[7]
                                                       generator_top/Mmux_n046251
                                                       generator_top/M_leftedcols_q_7
    -------------------------------------------------  ---------------------------
    Total                                     17.776ns (3.644ns logic, 14.132ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  2.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.693ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.BMUX     Topab                 0.532   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.C4       net (fanout=1)        0.576   generator_top/Maddsub_n0713_Madd_41
    SLICE_X8Y32.DMUX     Topcd                 0.536   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<4>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y44.B2      net (fanout=382)      3.059   generator_top/Maddsub_n0713_5
    SLICE_X22Y44.B       Tilo                  0.235   generator_top/Sh155621
                                                       generator_top/Sh155621
    SLICE_X19Y40.C2      net (fanout=1)        1.401   generator_top/Sh155621
    SLICE_X19Y40.C       Tilo                  0.259   generator_top/Sh123711
                                                       generator_top/Sh155622
    SLICE_X20Y47.B3      net (fanout=1)        1.452   generator_top/Sh155622
    SLICE_X20Y47.B       Tilo                  0.254   generator_top/Sh15562
                                                       generator_top/Sh1556210
    SLICE_X16Y39.B1      net (fanout=2)        1.673   generator_top/Sh15562
    SLICE_X16Y39.BMUX    Topbb                 0.464   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Sh15565
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.693ns (3.653ns logic, 14.040ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  2.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.685ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.684 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.DMUX     Topbd                 0.695   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y44.B2      net (fanout=382)      3.059   generator_top/Maddsub_n0713_5
    SLICE_X22Y44.B       Tilo                  0.235   generator_top/Sh155621
                                                       generator_top/Sh155621
    SLICE_X19Y40.C2      net (fanout=1)        1.401   generator_top/Sh155621
    SLICE_X19Y40.C       Tilo                  0.259   generator_top/Sh123711
                                                       generator_top/Sh155622
    SLICE_X20Y47.B3      net (fanout=1)        1.452   generator_top/Sh155622
    SLICE_X20Y47.B       Tilo                  0.254   generator_top/Sh15562
                                                       generator_top/Sh1556210
    SLICE_X16Y39.B1      net (fanout=2)        1.673   generator_top/Sh15562
    SLICE_X16Y39.BMUX    Topbb                 0.464   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Sh15565
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y36.D5      net (fanout=2)        0.423   generator_top/N1027
    SLICE_X16Y36.CLK     Tas                   0.339   M_generator_top_colsout[209]
                                                       generator_top/Mmux_n026052
                                                       generator_top/M_leftedcols_q_209
    -------------------------------------------------  ---------------------------
    Total                                     17.685ns (3.736ns logic, 13.949ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.680ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.684 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X20Y52.A3      net (fanout=435)      3.994   generator_top/Maddsub_n0713_3
    SLICE_X20Y52.A       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh110711
    SLICE_X20Y52.B4      net (fanout=2)        0.442   generator_top/Sh11071
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.DMUX    Topdd                 0.463   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X20Y49.B5      net (fanout=23)       2.603   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y36.D5      net (fanout=2)        0.423   generator_top/N1027
    SLICE_X16Y36.CLK     Tas                   0.339   M_generator_top_colsout[209]
                                                       generator_top/Mmux_n026052
                                                       generator_top/M_leftedcols_q_209
    -------------------------------------------------  ---------------------------
    Total                                     17.680ns (3.772ns logic, 13.908ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  2.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.685ns (Levels of Logic = 9)
  Clock Path Skew:      -0.053ns (0.693 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X21Y51.B2      net (fanout=435)      3.956   generator_top/Maddsub_n0713_3
    SLICE_X21Y51.B       Tilo                  0.259   generator_top/Sh110912
                                                       generator_top/Sh1109121
    SLICE_X20Y52.D1      net (fanout=1)        1.037   generator_top/Sh110912
    SLICE_X20Y52.CMUX    Topdc                 0.456   generator_top/Sh15541
                                                       generator_top/Sh155220_F
                                                       generator_top/Sh155220
    SLICE_X21Y49.D2      net (fanout=1)        0.950   generator_top/Sh155223
    SLICE_X21Y49.D       Tilo                  0.259   generator_top/Sh155226
                                                       generator_top/Sh155223
    SLICE_X16Y38.B3      net (fanout=1)        1.478   generator_top/Sh155226
    SLICE_X16Y38.COUT    Topcyb                0.483   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh155224
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.DMUX    Tcind                 0.320   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y30.D2      net (fanout=21)       2.471   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y30.D       Tilo                  0.235   M_generator_top_colsout[223]
                                                       generator_top/Mmux_n0248522
    SLICE_X21Y45.A3      net (fanout=11)       2.671   generator_top/Mmux_n0248522
    SLICE_X21Y45.CLK     Tas                   0.373   M_generator_top_colsout[79]
                                                       generator_top/Mmux_n039251
                                                       generator_top/M_leftedcols_q_77
    -------------------------------------------------  ---------------------------
    Total                                     17.685ns (3.830ns logic, 13.855ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  2.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.681ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.693 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.BMUX     Topab                 0.532   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.C4       net (fanout=1)        0.576   generator_top/Maddsub_n0713_Madd_41
    SLICE_X8Y32.DMUX     Topcd                 0.536   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<4>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y44.B2      net (fanout=382)      3.059   generator_top/Maddsub_n0713_5
    SLICE_X22Y44.B       Tilo                  0.235   generator_top/Sh155621
                                                       generator_top/Sh155621
    SLICE_X19Y40.C2      net (fanout=1)        1.401   generator_top/Sh155621
    SLICE_X19Y40.C       Tilo                  0.259   generator_top/Sh123711
                                                       generator_top/Sh155622
    SLICE_X20Y47.B3      net (fanout=1)        1.452   generator_top/Sh155622
    SLICE_X20Y47.B       Tilo                  0.254   generator_top/Sh15562
                                                       generator_top/Sh1556210
    SLICE_X16Y39.B1      net (fanout=2)        1.673   generator_top/Sh15562
    SLICE_X16Y39.DMUX    Topbd                 0.695   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Sh15565
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y30.D2      net (fanout=21)       2.471   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y30.D       Tilo                  0.235   M_generator_top_colsout[223]
                                                       generator_top/Mmux_n0248522
    SLICE_X21Y45.A3      net (fanout=11)       2.671   generator_top/Mmux_n0248522
    SLICE_X21Y45.CLK     Tas                   0.373   M_generator_top_colsout[79]
                                                       generator_top/Mmux_n039251
                                                       generator_top/M_leftedcols_q_77
    -------------------------------------------------  ---------------------------
    Total                                     17.681ns (3.644ns logic, 14.037ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  2.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.742ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.756 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X20Y52.A3      net (fanout=435)      3.994   generator_top/Maddsub_n0713_3
    SLICE_X20Y52.A       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh110711
    SLICE_X20Y52.B4      net (fanout=2)        0.442   generator_top/Sh11071
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.DMUX    Tcind                 0.320   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y32.D6      net (fanout=21)       2.005   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y32.D       Tilo                  0.235   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X23Y48.C2      net (fanout=25)       3.232   generator_top/Mmux_n024651
    SLICE_X23Y48.CLK     Tas                   0.373   M_generator_top_colsout[7]
                                                       generator_top/Mmux_n046251
                                                       generator_top/M_leftedcols_q_7
    -------------------------------------------------  ---------------------------
    Total                                     17.742ns (3.701ns logic, 14.041ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  2.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.668ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.CMUX     Topbc                 0.650   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X20Y52.B2      net (fanout=483)      4.292   generator_top/Maddsub_n0713_4
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.BMUX    Tcinb                 0.310   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.668ns (3.863ns logic, 13.805ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  2.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.719ns (Levels of Logic = 8)
  Clock Path Skew:      0.010ns (0.756 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X8Y31.B2       net (fanout=5)        0.745   generator_top/M_rng_out[2]
    SLICE_X8Y31.BMUX     Topbb                 0.464   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.C4       net (fanout=1)        0.576   generator_top/Maddsub_n0713_Madd_41
    SLICE_X8Y32.DMUX     Topcd                 0.536   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<4>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y44.B2      net (fanout=382)      3.059   generator_top/Maddsub_n0713_5
    SLICE_X22Y44.B       Tilo                  0.235   generator_top/Sh155621
                                                       generator_top/Sh155621
    SLICE_X19Y40.C2      net (fanout=1)        1.401   generator_top/Sh155621
    SLICE_X19Y40.C       Tilo                  0.259   generator_top/Sh123711
                                                       generator_top/Sh155622
    SLICE_X20Y47.B3      net (fanout=1)        1.452   generator_top/Sh155622
    SLICE_X20Y47.B       Tilo                  0.254   generator_top/Sh15562
                                                       generator_top/Sh1556210
    SLICE_X16Y39.B1      net (fanout=2)        1.673   generator_top/Sh15562
    SLICE_X16Y39.DMUX    Topbd                 0.695   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Sh15565
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y32.D6      net (fanout=21)       2.005   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y32.D       Tilo                  0.235   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X23Y48.C2      net (fanout=25)       3.232   generator_top/Mmux_n024651
    SLICE_X23Y48.CLK     Tas                   0.373   M_generator_top_colsout[7]
                                                       generator_top/Mmux_n046251
                                                       generator_top/M_leftedcols_q_7
    -------------------------------------------------  ---------------------------
    Total                                     17.719ns (3.576ns logic, 14.143ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  2.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.641ns (Levels of Logic = 11)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X8Y31.A4       net (fanout=5)        0.326   generator_top/M_rng_out[2]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y50.A4      net (fanout=435)      3.753   generator_top/Maddsub_n0713_3
    SLICE_X22Y50.A       Tilo                  0.235   generator_top/N1063
                                                       generator_top/Sh110511_SW0
    SLICE_X20Y52.B3      net (fanout=1)        0.871   generator_top/N887
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.BMUX    Tcinb                 0.310   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.641ns (3.912ns logic, 13.729ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  2.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.639ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X21Y50.A3      net (fanout=435)      3.782   generator_top/Maddsub_n0713_3
    SLICE_X21Y50.A       Tilo                  0.259   ld/Sh17883
                                                       generator_top/Sh155217
    SLICE_X20Y52.D4      net (fanout=1)        0.932   generator_top/Sh155219
    SLICE_X20Y52.CMUX    Topdc                 0.456   generator_top/Sh15541
                                                       generator_top/Sh155220_F
                                                       generator_top/Sh155220
    SLICE_X21Y49.D2      net (fanout=1)        0.950   generator_top/Sh155223
    SLICE_X21Y49.D       Tilo                  0.259   generator_top/Sh155226
                                                       generator_top/Sh155223
    SLICE_X16Y38.B3      net (fanout=1)        1.478   generator_top/Sh155226
    SLICE_X16Y38.COUT    Topcyb                0.483   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh155224
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.BMUX    Tcinb                 0.310   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.639ns (4.060ns logic, 13.579ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  2.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.636ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X8Y31.B2       net (fanout=5)        0.745   generator_top/M_rng_out[2]
    SLICE_X8Y31.BMUX     Topbb                 0.464   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.C4       net (fanout=1)        0.576   generator_top/Maddsub_n0713_Madd_41
    SLICE_X8Y32.DMUX     Topcd                 0.536   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<4>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X22Y44.B2      net (fanout=382)      3.059   generator_top/Maddsub_n0713_5
    SLICE_X22Y44.B       Tilo                  0.235   generator_top/Sh155621
                                                       generator_top/Sh155621
    SLICE_X19Y40.C2      net (fanout=1)        1.401   generator_top/Sh155621
    SLICE_X19Y40.C       Tilo                  0.259   generator_top/Sh123711
                                                       generator_top/Sh155622
    SLICE_X20Y47.B3      net (fanout=1)        1.452   generator_top/Sh155622
    SLICE_X20Y47.B       Tilo                  0.254   generator_top/Sh15562
                                                       generator_top/Sh1556210
    SLICE_X16Y39.B1      net (fanout=2)        1.673   generator_top/Sh15562
    SLICE_X16Y39.BMUX    Topbb                 0.464   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Sh15565
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X20Y49.B1      net (fanout=27)       2.571   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X20Y49.B       Tilo                  0.254   generator_top/N1164
                                                       generator_top/Mmux_n026051_SW0_SW2
    SLICE_X16Y37.C2      net (fanout=5)        2.081   generator_top/N1164
    SLICE_X16Y37.C       Tilo                  0.255   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851_SW1
    SLICE_X16Y37.D3      net (fanout=2)        0.493   generator_top/N1027
    SLICE_X16Y37.CLK     Tas                   0.339   M_generator_top_colsout[81]
                                                       generator_top/Mmux_n038851
                                                       generator_top/M_leftedcols_q_81
    -------------------------------------------------  ---------------------------
    Total                                     17.636ns (3.585ns logic, 14.051ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  2.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.647ns (Levels of Logic = 10)
  Clock Path Skew:      -0.053ns (0.693 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X8Y31.A2       net (fanout=3)        0.734   generator_top/M_rng_out[1]
    SLICE_X8Y31.AMUX     Topaa                 0.456   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y32.B4       net (fanout=1)        0.555   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y32.BMUX     Topbb                 0.464   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X20Y52.A3      net (fanout=435)      3.994   generator_top/Maddsub_n0713_3
    SLICE_X20Y52.A       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh110711
    SLICE_X20Y52.B4      net (fanout=2)        0.442   generator_top/Sh11071
    SLICE_X20Y52.B       Tilo                  0.254   generator_top/Sh15541
                                                       generator_top/Sh15541
    SLICE_X20Y50.B1      net (fanout=1)        0.875   generator_top/Sh15541
    SLICE_X20Y50.B       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15542
    SLICE_X20Y50.A3      net (fanout=1)        0.484   generator_top/Sh15542
    SLICE_X20Y50.A       Tilo                  0.254   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X16Y38.D6      net (fanout=1)        1.717   generator_top/Sh15543
    SLICE_X16Y38.COUT    Topcyd                0.312   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X16Y39.DMUX    Tcind                 0.320   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X22Y30.D2      net (fanout=21)       2.471   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X22Y30.D       Tilo                  0.235   M_generator_top_colsout[223]
                                                       generator_top/Mmux_n0248522
    SLICE_X21Y45.A3      net (fanout=11)       2.671   generator_top/Mmux_n0248522
    SLICE_X21Y45.CLK     Tas                   0.373   M_generator_top_colsout[79]
                                                       generator_top/Mmux_n039251
                                                       generator_top/M_leftedcols_q_77
    -------------------------------------------------  ---------------------------
    Total                                     17.647ns (3.701ns logic, 13.946ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_0/CLK0
  Logical resource: ld/M_aSignal_q_0/CK0
  Location pin: OLOGIC_X9Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_1/CLK0
  Logical resource: ld/M_aSignal_q_1/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_2/CLK0
  Logical resource: ld/M_aSignal_q_2/CK0
  Location pin: OLOGIC_X12Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_3/CLK0
  Logical resource: ld/M_aSignal_q_3/CK0
  Location pin: OLOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_4/CLK0
  Logical resource: ld/M_aSignal_q_4/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_5/CLK0
  Logical resource: ld/M_aSignal_q_5/CK0
  Location pin: OLOGIC_X12Y25.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_6/CLK0
  Logical resource: ld/M_aSignal_q_6/CK0
  Location pin: OLOGIC_X12Y29.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_7/CLK0
  Logical resource: ld/M_aSignal_q_7/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_8/CLK0
  Logical resource: ld/M_aSignal_q_8/CK0
  Location pin: OLOGIC_X12Y33.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_0/CLK0
  Logical resource: ld/M_cSignal_q_0/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_9/CLK0
  Logical resource: ld/M_aSignal_q_9/CK0
  Location pin: OLOGIC_X12Y35.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_1/CLK0
  Logical resource: ld/M_cSignal_q_1/CK0
  Location pin: OLOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_2/CLK0
  Logical resource: ld/M_cSignal_q_2/CK0
  Location pin: OLOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_3/CLK0
  Logical resource: ld/M_cSignal_q_3/CK0
  Location pin: OLOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_4/CLK0
  Logical resource: ld/M_cSignal_q_4/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_5/CLK0
  Logical resource: ld/M_cSignal_q_5/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_6/CLK0
  Logical resource: ld/M_cSignal_q_6/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_7/CLK0
  Logical resource: ld/M_cSignal_q_7/CK0
  Location pin: OLOGIC_X12Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_8/CLK0
  Logical resource: ld/M_cSignal_q_8/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_9/CLK0
  Logical resource: ld/M_cSignal_q_9/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_10/CLK0
  Logical resource: ld/M_aSignal_q_10/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_11/CLK0
  Logical resource: ld/M_aSignal_q_11/CK0
  Location pin: OLOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_12/CLK0
  Logical resource: ld/M_aSignal_q_12/CK0
  Location pin: OLOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_13/CLK0
  Logical resource: ld/M_aSignal_q_13/CK0
  Location pin: OLOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_14/CLK0
  Logical resource: ld/M_aSignal_q_14/CK0
  Location pin: OLOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_15/CLK0
  Logical resource: ld/M_aSignal_q_15/CK0
  Location pin: OLOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_10/CLK0
  Logical resource: ld/M_cSignal_q_10/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_11/CLK0
  Logical resource: ld/M_cSignal_q_11/CK0
  Location pin: OLOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_12/CLK0
  Logical resource: ld/M_cSignal_q_12/CK0
  Location pin: OLOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.148|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28719983 paths, 0 nets, and 6203 connections

Design statistics:
   Minimum period:  18.148ns{1}   (Maximum frequency:  55.102MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  5 21:09:00 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



