{"Source Block": ["hdl/library/axi_dmac/request_arb.v@688:798@HdlStmIf", "assign m_axi_arprot = 'h00;\nassign m_axi_rready = 1'b0;\n\nend\n\nif (DMA_TYPE_SRC == DMA_TYPE_STREAM_AXI) begin\n\nassign src_clk = s_axis_aclk;\nassign src_ext_resetn = 1'b1;\n\nwire src_eot = eot_mem_src[src_response_id];\n\nassign dbg_src_address_id = 'h00;\nassign dbg_src_data_id = 'h00;\n\n/* TODO\nassign src_response_valid = 1'b0;\nassign src_response_resp = 2'b0;\n*/\n\n\ndmac_src_axi_stream #(\n  .ID_WIDTH(ID_WIDTH),\n  .S_AXIS_DATA_WIDTH(DMA_DATA_WIDTH_SRC),\n  .BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH_SRC)\n) i_src_dma_stream (\n  .s_axis_aclk(s_axis_aclk),\n  .s_axis_aresetn(src_resetn),\n\n  .enable(src_enable),\n  .enabled(src_enabled),\n\n  .req_valid(src_req_valid),\n  .req_ready(src_req_ready),\n  .req_last_burst_length(src_req_last_burst_length),\n  .req_sync_transfer_start(src_req_sync_transfer_start),\n  .req_xlast(src_req_xlast),\n\n  .request_id(src_throttled_request_id),\n  .response_id(src_response_id),\n\n  .eot(src_eot),\n\n  .rewind_req_valid(rewind_req_valid),\n  .rewind_req_ready(rewind_req_ready),\n  .rewind_req_data(rewind_req_data),\n\n  .bl_valid(src_bl_valid),\n  .bl_ready(src_bl_ready),\n  .measured_last_burst_length(src_burst_length),\n\n  .block_descr_to_dst(block_descr_to_dst),\n\n  .source_id(source_id),\n  .source_eot(source_eot),\n\n  .fifo_valid(src_valid),\n  .fifo_data(src_data),\n  .fifo_last(src_last),\n  .fifo_partial_burst(src_partial_burst),\n\n  .s_axis_valid(s_axis_valid),\n  .s_axis_ready(s_axis_ready),\n  .s_axis_data(s_axis_data),\n  .s_axis_last(s_axis_last),\n  .s_axis_user(s_axis_user),\n  .s_axis_xfer_req(s_axis_xfer_req)\n);\n\nassign src_valid_bytes = {BYTES_PER_BEAT_WIDTH_SRC{1'b1}};\n\nutil_axis_fifo #(\n  .DATA_WIDTH(ID_WIDTH + 3),\n  .ADDRESS_WIDTH(0),\n  .ASYNC_CLK(ASYNC_CLK_REQ_SRC)\n) i_rewind_req_fifo (\n  .s_axis_aclk(src_clk),\n  .s_axis_aresetn(src_resetn),\n  .s_axis_valid(rewind_req_valid),\n  .s_axis_ready(rewind_req_ready),\n  .s_axis_empty(),\n  .s_axis_data(rewind_req_data),\n  .s_axis_room(),\n\n  .m_axis_aclk(req_clk),\n  .m_axis_aresetn(req_resetn),\n  .m_axis_valid(req_rewind_req_valid),\n  .m_axis_ready(1'b1),\n  .m_axis_data(req_rewind_req_data),\n  .m_axis_level()\n);\n\nend else begin\n\nassign s_axis_ready = 1'b0;\nassign s_axis_xfer_req = 1'b0;\nassign rewind_req_valid = 1'b0;\nassign rewind_req_data = 'h0;\n\nassign req_rewind_req_valid = 'b0;\nassign req_rewind_req_data = 'h0;\n\nassign src_partial_burst = 1'b0;\nassign block_descr_to_dst = 1'b0;\n\nend\n\nif (DMA_TYPE_SRC == DMA_TYPE_FIFO) begin\n\nwire src_eot = eot_mem_src[src_response_id];\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[775, "  .m_axis_ready(1'b1),\n"]], "Add": [[775, "  .m_axis_ready(req_rewind_req_ready),\n"]]}}