var searchData=
[
  ['defines_20and_20type_20definitions',['Defines and Type Definitions',['../group__CMSIS__core__register.html',1,'']]],
  ['dac_5fchannel2_5fsupport',['DAC_CHANNEL2_SUPPORT',['../group__Peripheral__Registers__Bits__Definition.html#ga88aaf7e89ddcd648227fd514315c9838',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fboff1',['DAC_CR_BOFF1',['../group__Peripheral__Registers__Bits__Definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fboff1_5fmsk',['DAC_CR_BOFF1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad4cba0a69210b9ccb8566cfb83196e6f',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fboff2',['DAC_CR_BOFF2',['../group__Peripheral__Registers__Bits__Definition.html#gadd6f660a5f15262beca06b9098a559e9',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fboff2_5fmsk',['DAC_CR_BOFF2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga088fea2fa6ece1301af6818b836469f3',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fdmaen1',['DAC_CR_DMAEN1',['../group__Peripheral__Registers__Bits__Definition.html#ga995c19d8c8de9ee09057ec6151154e17',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fdmaen1_5fmsk',['DAC_CR_DMAEN1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6509ff097fb987e9f1c592d6d5869356',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fdmaen2',['DAC_CR_DMAEN2',['../group__Peripheral__Registers__Bits__Definition.html#ga6f905c2ac89f976df6c4beffdde58b53',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fdmaen2_5fmsk',['DAC_CR_DMAEN2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa85027944d9eddc64c42ee2ed98611f4',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fdmaudrie1',['DAC_CR_DMAUDRIE1',['../group__Peripheral__Registers__Bits__Definition.html#gacbb0585e1053abf18cd129ad76a66bea',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fdmaudrie1_5fmsk',['DAC_CR_DMAUDRIE1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8ad8aa68545055eac63ab43cc5d3da91',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fdmaudrie2',['DAC_CR_DMAUDRIE2',['../group__Peripheral__Registers__Bits__Definition.html#ga803e3bae78ced744b93aa76615303e15',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fdmaudrie2_5fmsk',['DAC_CR_DMAUDRIE2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fen1',['DAC_CR_EN1',['../group__Peripheral__Registers__Bits__Definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fen1_5fmsk',['DAC_CR_EN1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa4462abe77801be4a752c73aa2ff9a70',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fen2',['DAC_CR_EN2',['../group__Peripheral__Registers__Bits__Definition.html#gaa65db2420e02fc6813842f57134d898f',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fen2_5fmsk',['DAC_CR_EN2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga84b276403310ffa2407b8c57996456e7',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp1',['DAC_CR_MAMP1',['../group__Peripheral__Registers__Bits__Definition.html#ga3bcf611b2f0b975513325895bf16e085',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp1_5f0',['DAC_CR_MAMP1_0',['../group__Peripheral__Registers__Bits__Definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp1_5f1',['DAC_CR_MAMP1_1',['../group__Peripheral__Registers__Bits__Definition.html#ga6cc15817842cb7992d449c448684f68d',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp1_5f2',['DAC_CR_MAMP1_2',['../group__Peripheral__Registers__Bits__Definition.html#ga0fefef1d798a2685b03e44bd9fdac06b',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp1_5f3',['DAC_CR_MAMP1_3',['../group__Peripheral__Registers__Bits__Definition.html#gafdc83b4feb742c632ba66f55d102432b',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp1_5fmsk',['DAC_CR_MAMP1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp2',['DAC_CR_MAMP2',['../group__Peripheral__Registers__Bits__Definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp2_5f0',['DAC_CR_MAMP2_0',['../group__Peripheral__Registers__Bits__Definition.html#gae8d952192721dbdcea8d707d43096454',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp2_5f1',['DAC_CR_MAMP2_1',['../group__Peripheral__Registers__Bits__Definition.html#ga860032e8196838cd36a655c1749139d6',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp2_5f2',['DAC_CR_MAMP2_2',['../group__Peripheral__Registers__Bits__Definition.html#ga2147ffa3282e9ff22475e5d6040f269e',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp2_5f3',['DAC_CR_MAMP2_3',['../group__Peripheral__Registers__Bits__Definition.html#gaa0fe77a2029873111cbe723a5cba9c57',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fmamp2_5fmsk',['DAC_CR_MAMP2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gace1bce6cad4004ab884396a1d73a1725',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ften1',['DAC_CR_TEN1',['../group__Peripheral__Registers__Bits__Definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ften1_5fmsk',['DAC_CR_TEN1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1be7eb4a830047b463d611c2c813f437',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ften2',['DAC_CR_TEN2',['../group__Peripheral__Registers__Bits__Definition.html#gab8fc527f6ddb787123da09d2085b772f',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ften2_5fmsk',['DAC_CR_TEN2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac16d129b7793ddcfef47bd642478d1df',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel1',['DAC_CR_TSEL1',['../group__Peripheral__Registers__Bits__Definition.html#gaf951c1a57a1a19e356df57d908f09c6c',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel1_5f0',['DAC_CR_TSEL1_0',['../group__Peripheral__Registers__Bits__Definition.html#ga8dfa13ec123c583136e24b7890add45b',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel1_5f1',['DAC_CR_TSEL1_1',['../group__Peripheral__Registers__Bits__Definition.html#ga265e32c4fc43310acdf3ebea01376766',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel1_5f2',['DAC_CR_TSEL1_2',['../group__Peripheral__Registers__Bits__Definition.html#gaa625d7638422e90a616ac93edd4bf408',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel1_5fmsk',['DAC_CR_TSEL1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0ca56925c2b1f9c7662c850146bec7bd',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel2',['DAC_CR_TSEL2',['../group__Peripheral__Registers__Bits__Definition.html#ga73b4d0ccff78f7c3862903e7b0e66302',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel2_5f0',['DAC_CR_TSEL2_0',['../group__Peripheral__Registers__Bits__Definition.html#ga9753b87f31e7106ecf77b2f01a99b237',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel2_5f1',['DAC_CR_TSEL2_1',['../group__Peripheral__Registers__Bits__Definition.html#gac79323a6c81bfa5c8239b23cd3db737a',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel2_5f2',['DAC_CR_TSEL2_2',['../group__Peripheral__Registers__Bits__Definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff',1,'stm32l073xx.h']]],
  ['dac_5fcr_5ftsel2_5fmsk',['DAC_CR_TSEL2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0c9339a1dc175b09378d1168ab514333',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fwave1',['DAC_CR_WAVE1',['../group__Peripheral__Registers__Bits__Definition.html#ga90491f31219d07175629eecdcdc9271e',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fwave1_5f0',['DAC_CR_WAVE1_0',['../group__Peripheral__Registers__Bits__Definition.html#ga0871e6466e3a7378103c431832ae525a',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fwave1_5f1',['DAC_CR_WAVE1_1',['../group__Peripheral__Registers__Bits__Definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fwave1_5fmsk',['DAC_CR_WAVE1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8d85e9d75f265088a37b911f573e7dd3',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fwave2',['DAC_CR_WAVE2',['../group__Peripheral__Registers__Bits__Definition.html#gacf24e48cf288db4a4643057dd09e3a7b',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fwave2_5f0',['DAC_CR_WAVE2_0',['../group__Peripheral__Registers__Bits__Definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fwave2_5f1',['DAC_CR_WAVE2_1',['../group__Peripheral__Registers__Bits__Definition.html#ga4798bf254010b442b4ac4288c2f1b65f',1,'stm32l073xx.h']]],
  ['dac_5fcr_5fwave2_5fmsk',['DAC_CR_WAVE2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0420dd10713d50b05ab6c477ab502893',1,'stm32l073xx.h']]],
  ['dac_5fdhr12l1_5fdacc1dhr',['DAC_DHR12L1_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga0d34667f8f4b753689c8c936c28471c5',1,'stm32l073xx.h']]],
  ['dac_5fdhr12l1_5fdacc1dhr_5fmsk',['DAC_DHR12L1_DACC1DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4',1,'stm32l073xx.h']]],
  ['dac_5fdhr12l2_5fdacc2dhr',['DAC_DHR12L2_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga0f66bd794202221e1a55547673b7abab',1,'stm32l073xx.h']]],
  ['dac_5fdhr12l2_5fdacc2dhr_5fmsk',['DAC_DHR12L2_DACC2DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga40a67db51971c777b7ee75c4da5bc8e8',1,'stm32l073xx.h']]],
  ['dac_5fdhr12ld_5fdacc1dhr',['DAC_DHR12LD_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga203db656bfef6fedee17b99fb77b1bdd',1,'stm32l073xx.h']]],
  ['dac_5fdhr12ld_5fdacc1dhr_5fmsk',['DAC_DHR12LD_DACC1DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90',1,'stm32l073xx.h']]],
  ['dac_5fdhr12ld_5fdacc2dhr',['DAC_DHR12LD_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga8421d613b182aab8d6c58592bcda6c17',1,'stm32l073xx.h']]],
  ['dac_5fdhr12ld_5fdacc2dhr_5fmsk',['DAC_DHR12LD_DACC2DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0c6a0375af61a42378851c55436f0e23',1,'stm32l073xx.h']]],
  ['dac_5fdhr12r1_5fdacc1dhr',['DAC_DHR12R1_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d',1,'stm32l073xx.h']]],
  ['dac_5fdhr12r1_5fdacc1dhr_5fmsk',['DAC_DHR12R1_DACC1DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga203fee3fe672b7468231c91ce8a55e4b',1,'stm32l073xx.h']]],
  ['dac_5fdhr12r2_5fdacc2dhr',['DAC_DHR12R2_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga7506e369b37d55826042b540b10e44c7',1,'stm32l073xx.h']]],
  ['dac_5fdhr12r2_5fdacc2dhr_5fmsk',['DAC_DHR12R2_DACC2DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0',1,'stm32l073xx.h']]],
  ['dac_5fdhr12rd_5fdacc1dhr',['DAC_DHR12RD_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#gaca45719f3d365c9495bdcf6364ae59f8',1,'stm32l073xx.h']]],
  ['dac_5fdhr12rd_5fdacc1dhr_5fmsk',['DAC_DHR12RD_DACC1DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7cf050c1d3f7c651b461b463c8ae659e',1,'stm32l073xx.h']]],
  ['dac_5fdhr12rd_5fdacc2dhr',['DAC_DHR12RD_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga3edd68db1697af93027e05f6b764c540',1,'stm32l073xx.h']]],
  ['dac_5fdhr12rd_5fdacc2dhr_5fmsk',['DAC_DHR12RD_DACC2DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437',1,'stm32l073xx.h']]],
  ['dac_5fdhr8r1_5fdacc1dhr',['DAC_DHR8R1_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#gae1fc9f022fe4a08f67c51646177b26cb',1,'stm32l073xx.h']]],
  ['dac_5fdhr8r1_5fdacc1dhr_5fmsk',['DAC_DHR8R1_DACC1DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gacde0062be02bb512e2bdc5ee84b4f17f',1,'stm32l073xx.h']]],
  ['dac_5fdhr8r2_5fdacc2dhr',['DAC_DHR8R2_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga7da94dc053e6637efb9ccb57b7ae481c',1,'stm32l073xx.h']]],
  ['dac_5fdhr8r2_5fdacc2dhr_5fmsk',['DAC_DHR8R2_DACC2DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabf3e9e86edc54f83e02d2a0d3f486658',1,'stm32l073xx.h']]],
  ['dac_5fdhr8rd_5fdacc1dhr',['DAC_DHR8RD_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga9aee01ad181fa5b541864ed62907d70d',1,'stm32l073xx.h']]],
  ['dac_5fdhr8rd_5fdacc1dhr_5fmsk',['DAC_DHR8RD_DACC1DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae1b85c14a79ef230c7771336ab683678',1,'stm32l073xx.h']]],
  ['dac_5fdhr8rd_5fdacc2dhr',['DAC_DHR8RD_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#gae31631eaac76ebecb059918c351ef3c9',1,'stm32l073xx.h']]],
  ['dac_5fdhr8rd_5fdacc2dhr_5fmsk',['DAC_DHR8RD_DACC2DHR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3520456f0013e51d3d2c3694d86488b6',1,'stm32l073xx.h']]],
  ['dac_5fdor1_5fdacc1dor',['DAC_DOR1_DACC1DOR',['../group__Peripheral__Registers__Bits__Definition.html#ga5b4192938e039dc25a7df8fcc5f3932a',1,'stm32l073xx.h']]],
  ['dac_5fdor2_5fdacc2dor',['DAC_DOR2_DACC2DOR',['../group__Peripheral__Registers__Bits__Definition.html#gacaaa39c1e82279918918b072fd56db04',1,'stm32l073xx.h']]],
  ['dac_5fdor2_5fdacc2dor_5fmsk',['DAC_DOR2_DACC2DOR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe',1,'stm32l073xx.h']]],
  ['dac_5fsr_5fdmaudr1',['DAC_SR_DMAUDR1',['../group__Peripheral__Registers__Bits__Definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0',1,'stm32l073xx.h']]],
  ['dac_5fsr_5fdmaudr1_5fmsk',['DAC_SR_DMAUDR1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga75ded00bd7866ed6e38c52beb4854d64',1,'stm32l073xx.h']]],
  ['dac_5fsr_5fdmaudr2',['DAC_SR_DMAUDR2',['../group__Peripheral__Registers__Bits__Definition.html#gaf16e48ab85d9261c5b599c56b14aea5d',1,'stm32l073xx.h']]],
  ['dac_5fsr_5fdmaudr2_5fmsk',['DAC_SR_DMAUDR2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaccadc59668f44b530b866ebcce6f0c74',1,'stm32l073xx.h']]],
  ['dac_5fswtrigr_5fswtrig1',['DAC_SWTRIGR_SWTRIG1',['../group__Peripheral__Registers__Bits__Definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd',1,'stm32l073xx.h']]],
  ['dac_5fswtrigr_5fswtrig1_5fmsk',['DAC_SWTRIGR_SWTRIG1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga819696c72cca7dd861aa7a3d9081e425',1,'stm32l073xx.h']]],
  ['dac_5fswtrigr_5fswtrig2',['DAC_SWTRIGR_SWTRIG2',['../group__Peripheral__Registers__Bits__Definition.html#gaf0e53585b505d21f5c457476bd5a18f8',1,'stm32l073xx.h']]],
  ['dac_5fswtrigr_5fswtrig2_5fmsk',['DAC_SWTRIGR_SWTRIG2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga107859f1c6bd2dc30bf632941121bb05',1,'stm32l073xx.h']]],
  ['dac_5ftypedef',['DAC_TypeDef',['../structDAC__TypeDef.html',1,'']]],
  ['daddr',['DADDR',['../structUSB__TypeDef.html#a3a8069bbd10ce243a750f5e18346ce2e',1,'USB_TypeDef']]],
  ['data_5feeprom_5fbank1_5fend',['DATA_EEPROM_BANK1_END',['../group__Peripheral__memory__map.html#gae448ccb4685d878b345ce10d28676cda',1,'stm32l073xx.h']]],
  ['data_5feeprom_5fbank2_5fbase',['DATA_EEPROM_BANK2_BASE',['../group__Peripheral__memory__map.html#ga9e2beae4904bb4efbed7c97b50870e38',1,'stm32l073xx.h']]],
  ['data_5feeprom_5fbank2_5fend',['DATA_EEPROM_BANK2_END',['../group__Peripheral__memory__map.html#ga70bc2ebcde7a17f66871fe37621059bb',1,'stm32l073xx.h']]],
  ['data_5feeprom_5fbase',['DATA_EEPROM_BASE',['../group__Peripheral__memory__map.html#gabbaaec7f6da578031bcfcaba5ef21691',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c1_5fstop',['DBGMCU_APB1_FZ_DBG_I2C1_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaf3bac8e9556e2fb5e61daa6c0c5b0f75',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c1_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga987d425ea12fd5b2982da7878280ed1a',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c2_5fstop',['DBGMCU_APB1_FZ_DBG_I2C2_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga0739bf06c365c554a74c1209cc007db6',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c2_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7437836776cf52390c6a55cd4f710b39',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c3_5fstop',['DBGMCU_APB1_FZ_DBG_I2C3_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaea86ed5ce1517b4fcc0d90190b9534c5',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c3_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga63f3cefc050e599e135f4e9927981c6a',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fiwdg_5fstop',['DBGMCU_APB1_FZ_DBG_IWDG_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fiwdg_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9a7937e3a29764f7e80895b8fbe81baa',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5flptimer_5fstop',['DBGMCU_APB1_FZ_DBG_LPTIMER_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga45ae2ebd4560792337d1027a90178c17',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5flptimer_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabaee5047aa81cb80b45995131aac659f',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5frtc_5fstop',['DBGMCU_APB1_FZ_DBG_RTC_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga1e20246d389229ff46006b405bb56b1d',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5frtc_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf7fefeace05cb28675d23037f7b3966a',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim2_5fstop',['DBGMCU_APB1_FZ_DBG_TIM2_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaae3c5b87084934a18748f5ec168f5aef',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim2_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim3_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaab210ab764b68711904243c0d11631b8',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim6_5fstop',['DBGMCU_APB1_FZ_DBG_TIM6_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gadea6a1e90739bcf1d0723a0566c66de7',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim6_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae3215a197f13b82287892283886326d1',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim7_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga29df0ea459e1900942f3e26141e0f9dd',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fwwdg_5fstop',['DBGMCU_APB1_FZ_DBG_WWDG_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga8a49d5e849185d09ee6c7594512ffe88',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fwwdg_5fstop_5fmsk',['DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0f24695b718a52f4a91297ee3c512db4',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb2_5ffz_5fdbg_5ftim21_5fstop',['DBGMCU_APB2_FZ_DBG_TIM21_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga4fc442761f33dc3ce7b6fa594099c701',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb2_5ffz_5fdbg_5ftim21_5fstop_5fmsk',['DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7494961d9c2e9402c5fff0a0fb412928',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb2_5ffz_5fdbg_5ftim22_5fstop',['DBGMCU_APB2_FZ_DBG_TIM22_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gace2a510450965a8ccc9775a9a298e2cc',1,'stm32l073xx.h']]],
  ['dbgmcu_5fapb2_5ffz_5fdbg_5ftim22_5fstop_5fmsk',['DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad38e10da7281a34209602f8f8aa2d363',1,'stm32l073xx.h']]],
  ['dbgmcu_5fcr_5fdbg',['DBGMCU_CR_DBG',['../group__Peripheral__Registers__Bits__Definition.html#ga5e494a8df4fa1e661b95660a62cf53f2',1,'stm32l073xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fmsk',['DBGMCU_CR_DBG_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad8947189bba6436daecf6db7305c0645',1,'stm32l073xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fsleep',['DBGMCU_CR_DBG_SLEEP',['../group__Peripheral__Registers__Bits__Definition.html#ga037c80fe1d7308cee68245715ef6cd9a',1,'stm32l073xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fsleep_5fmsk',['DBGMCU_CR_DBG_SLEEP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga127e0531bc305bb460fd2417106bee61',1,'stm32l073xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstandby',['DBGMCU_CR_DBG_STANDBY',['../group__Peripheral__Registers__Bits__Definition.html#ga107a9396d63c892a8e614897c9d0b132',1,'stm32l073xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstandby_5fmsk',['DBGMCU_CR_DBG_STANDBY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga52e9a797b04f9577456af2499f5bd9ff',1,'stm32l073xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstop',['DBGMCU_CR_DBG_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaf511f21a8de5b0b66c862915eee8bf75',1,'stm32l073xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstop_5fmsk',['DBGMCU_CR_DBG_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga71cd122085cdadba462f9e251ac35349',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5fdev_5fid',['DBGMCU_IDCODE_DEV_ID',['../group__Peripheral__Registers__Bits__Definition.html#gafd961fcddc40341a817a9ec85b7c80ac',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5fdev_5fid_5fmsk',['DBGMCU_IDCODE_DEV_ID_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabf18661126fecb64b8c7d7d4e590fb33',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5fdiv_5fid',['DBGMCU_IDCODE_DIV_ID',['../group__Peripheral__Registers__Bits__Definition.html#ga6977fb89aa0fff4a2f4f81055ba5cc1a',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5fdiv_5fid_5fmsk',['DBGMCU_IDCODE_DIV_ID_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga664d8d76ec1f9e764254382d50e3d57c',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5fmcd_5fdiv_5fid',['DBGMCU_IDCODE_MCD_DIV_ID',['../group__Peripheral__Registers__Bits__Definition.html#ga450db92fedffcd46886521bbaca5f001',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5fmcd_5fdiv_5fid_5fmsk',['DBGMCU_IDCODE_MCD_DIV_ID_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3eddca6b03c44a715e4815abd53f97bb',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid',['DBGMCU_IDCODE_REV_ID',['../group__Peripheral__Registers__Bits__Definition.html#ga887eb26364a8693355024ca203323165',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f0',['DBGMCU_IDCODE_REV_ID_0',['../group__Peripheral__Registers__Bits__Definition.html#ga223ec71b13697d1d94ac910d74dda1a4',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f1',['DBGMCU_IDCODE_REV_ID_1',['../group__Peripheral__Registers__Bits__Definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f10',['DBGMCU_IDCODE_REV_ID_10',['../group__Peripheral__Registers__Bits__Definition.html#ga0770975f537cee88759c533cce1985c7',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f11',['DBGMCU_IDCODE_REV_ID_11',['../group__Peripheral__Registers__Bits__Definition.html#ga217da836fc3089b44a9d9c3daff40c75',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f12',['DBGMCU_IDCODE_REV_ID_12',['../group__Peripheral__Registers__Bits__Definition.html#gae27909354dd0b18756072ab3a3939e91',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f13',['DBGMCU_IDCODE_REV_ID_13',['../group__Peripheral__Registers__Bits__Definition.html#ga300efe7db3358b63a83133901ab507ac',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f14',['DBGMCU_IDCODE_REV_ID_14',['../group__Peripheral__Registers__Bits__Definition.html#gaf7664e599c06b8f00398d9c84deec607',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f15',['DBGMCU_IDCODE_REV_ID_15',['../group__Peripheral__Registers__Bits__Definition.html#ga027015a672a0e61e0b8494b2f3d04c74',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f2',['DBGMCU_IDCODE_REV_ID_2',['../group__Peripheral__Registers__Bits__Definition.html#gafd0c09bab9658d492fadbb6d8e926ead',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f3',['DBGMCU_IDCODE_REV_ID_3',['../group__Peripheral__Registers__Bits__Definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f4',['DBGMCU_IDCODE_REV_ID_4',['../group__Peripheral__Registers__Bits__Definition.html#gae6c2934497d6e9611d0f0de63705a45d',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f5',['DBGMCU_IDCODE_REV_ID_5',['../group__Peripheral__Registers__Bits__Definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f6',['DBGMCU_IDCODE_REV_ID_6',['../group__Peripheral__Registers__Bits__Definition.html#ga777e36bfca8dbb754b1407be5d0f712b',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f7',['DBGMCU_IDCODE_REV_ID_7',['../group__Peripheral__Registers__Bits__Definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f8',['DBGMCU_IDCODE_REV_ID_8',['../group__Peripheral__Registers__Bits__Definition.html#ga1fb637a05555ad0cf9f1308184822c0a',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f9',['DBGMCU_IDCODE_REV_ID_9',['../group__Peripheral__Registers__Bits__Definition.html#gaf24a517f96a59284e5b7c27c521050f7',1,'stm32l073xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5fmsk',['DBGMCU_IDCODE_REV_ID_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0d92c620aed9b19c7e8d9d12f743b258',1,'stm32l073xx.h']]],
  ['dbgmcu_5ftypedef',['DBGMCU_TypeDef',['../structDBGMCU__TypeDef.html',1,'']]],
  ['dcr',['DCR',['../structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1',1,'TIM_TypeDef']]],
  ['device_5fincluded',['Device_Included',['../group__Device__Included.html',1,'']]],
  ['dhr12l1',['DHR12L1',['../structDAC__TypeDef.html#a5eb63912e39085e3e13d64bdb0cf38bd',1,'DAC_TypeDef']]],
  ['dhr12l2',['DHR12L2',['../structDAC__TypeDef.html#a9f612b6b3e065e810e5a2fb254d6a40b',1,'DAC_TypeDef']]],
  ['dhr12ld',['DHR12LD',['../structDAC__TypeDef.html#aea4d055e3697999b44cdcf2702d79d40',1,'DAC_TypeDef']]],
  ['dhr12r1',['DHR12R1',['../structDAC__TypeDef.html#afbfd2855cdb81939b4efc58e08aaf3e5',1,'DAC_TypeDef']]],
  ['dhr12r2',['DHR12R2',['../structDAC__TypeDef.html#ab1f777540c487c26bf27e6fa37a644cc',1,'DAC_TypeDef']]],
  ['dhr12rd',['DHR12RD',['../structDAC__TypeDef.html#affa5cc9fe0cc9eb594d703bdc9d9abd9',1,'DAC_TypeDef']]],
  ['dhr8r1',['DHR8R1',['../structDAC__TypeDef.html#a3a382d341fb608a04390bacb8c00b0f0',1,'DAC_TypeDef']]],
  ['dhr8r2',['DHR8R2',['../structDAC__TypeDef.html#a3b096b71656f8fb32cd18b4c8b1d2334',1,'DAC_TypeDef']]],
  ['dhr8rd',['DHR8RD',['../structDAC__TypeDef.html#a03f8d95bbf0ce3a53cb79506d5bf995a',1,'DAC_TypeDef']]],
  ['dier',['DIER',['../structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef',1,'TIM_TypeDef']]],
  ['dma1_5fchannel1_5firqn',['DMA1_Channel1_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f',1,'stm32l073xx.h']]],
  ['dma1_5fchannel2_5f3_5firqn',['DMA1_Channel2_3_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71',1,'stm32l073xx.h']]],
  ['dma1_5fchannel4_5f5_5f6_5f7_5firqn',['DMA1_Channel4_5_6_7_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fcirc',['DMA_CCR_CIRC',['../group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fcirc_5fmsk',['DMA_CCR_CIRC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae193971f396ec153ee7b0548a3c48b43',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fdir',['DMA_CCR_DIR',['../group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fdir_5fmsk',['DMA_CCR_DIR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8e5dcfd5d097dbde187a6685bb211c26',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fen',['DMA_CCR_EN',['../group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fen_5fmsk',['DMA_CCR_EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fhtie',['DMA_CCR_HTIE',['../group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fhtie_5fmsk',['DMA_CCR_HTIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0cf0cff13434afd29515a971b42a37f6',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fmem2mem',['DMA_CCR_MEM2MEM',['../group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fmem2mem_5fmsk',['DMA_CCR_MEM2MEM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga97140fa074f33a93bcbd77519b5eb383',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fminc',['DMA_CCR_MINC',['../group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fminc_5fmsk',['DMA_CCR_MINC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabb2ca356e4f635c16849392655d3b9dd',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fmsize',['DMA_CCR_MSIZE',['../group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fmsize_5f0',['DMA_CCR_MSIZE_0',['../group__Peripheral__Registers__Bits__Definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fmsize_5f1',['DMA_CCR_MSIZE_1',['../group__Peripheral__Registers__Bits__Definition.html#ga60b9958fbde96f69160ca7edf92d4c27',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fmsize_5fmsk',['DMA_CCR_MSIZE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa3c808385ecd238b095a02d85298c9f6',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpinc',['DMA_CCR_PINC',['../group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpinc_5fmsk',['DMA_CCR_PINC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5b94c11e212ec0d02a1c318909033437',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpl',['DMA_CCR_PL',['../group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpl_5f0',['DMA_CCR_PL_0',['../group__Peripheral__Registers__Bits__Definition.html#gaa935d7f115297c5e9e10a62efd065247',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpl_5f1',['DMA_CCR_PL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga82819927445c9617409bb08e09dc4cd8',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpl_5fmsk',['DMA_CCR_PL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpsize',['DMA_CCR_PSIZE',['../group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpsize_5f0',['DMA_CCR_PSIZE_0',['../group__Peripheral__Registers__Bits__Definition.html#ga4b3726c7d0fd3b00e33637f163c79128',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpsize_5f1',['DMA_CCR_PSIZE_1',['../group__Peripheral__Registers__Bits__Definition.html#ga8e8d8786f16dda2bef035ba2df15b69d',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fpsize_5fmsk',['DMA_CCR_PSIZE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gadae59fa854e52290fc47acef7ddd6f8d',1,'stm32l073xx.h']]],
  ['dma_5fccr_5ftcie',['DMA_CCR_TCIE',['../group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a',1,'stm32l073xx.h']]],
  ['dma_5fccr_5ftcie_5fmsk',['DMA_CCR_TCIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fteie',['DMA_CCR_TEIE',['../group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f',1,'stm32l073xx.h']]],
  ['dma_5fccr_5fteie_5fmsk',['DMA_CCR_TEIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga72b604ae976f8a76fd8bec74cf8a740f',1,'stm32l073xx.h']]],
  ['dma_5fchannel_5ftypedef',['DMA_Channel_TypeDef',['../structDMA__Channel__TypeDef.html',1,'']]],
  ['dma_5fcmar_5fma',['DMA_CMAR_MA',['../group__Peripheral__Registers__Bits__Definition.html#gaacd9100e19b17a0641359cd158ea0cb7',1,'stm32l073xx.h']]],
  ['dma_5fcmar_5fma_5fmsk',['DMA_CMAR_MA_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga586545e18a7bb57d01798ae3376cf6af',1,'stm32l073xx.h']]],
  ['dma_5fcndtr_5fndt',['DMA_CNDTR_NDT',['../group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a',1,'stm32l073xx.h']]],
  ['dma_5fcndtr_5fndt_5fmsk',['DMA_CNDTR_NDT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga40fb27883d05db94d55f910f05d5c430',1,'stm32l073xx.h']]],
  ['dma_5fcpar_5fpa',['DMA_CPAR_PA',['../group__Peripheral__Registers__Bits__Definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1',1,'stm32l073xx.h']]],
  ['dma_5fcpar_5fpa_5fmsk',['DMA_CPAR_PA_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac27c56cf129fefefab11773b3f40100a',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc1s',['DMA_CSELR_C1S',['../group__Peripheral__Registers__Bits__Definition.html#gae14cb7e311c0b6368694302d65dc8b2c',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc1s_5fmsk',['DMA_CSELR_C1S_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaedd53db80746c6060aba454e4db7af03',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc2s',['DMA_CSELR_C2S',['../group__Peripheral__Registers__Bits__Definition.html#ga9360427bc45cbe8b5d821b0b08344e32',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc2s_5fmsk',['DMA_CSELR_C2S_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3952266eb2f32d31d5ccc9aba2ced1c5',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc3s',['DMA_CSELR_C3S',['../group__Peripheral__Registers__Bits__Definition.html#ga55c2fdf6c3f7cb1a4e73f4b832263806',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc3s_5fmsk',['DMA_CSELR_C3S_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gace242dfd00b84c920fb33172ecb01dfb',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc4s',['DMA_CSELR_C4S',['../group__Peripheral__Registers__Bits__Definition.html#ga1de39e3828fd46a91674b5eaa3c93a68',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc4s_5fmsk',['DMA_CSELR_C4S_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf7309d87144e86335daf2c3dc7e296c7',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc5s',['DMA_CSELR_C5S',['../group__Peripheral__Registers__Bits__Definition.html#ga72157f1b7ffd73b62c931ee18b18ee63',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc5s_5fmsk',['DMA_CSELR_C5S_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8c492256daf1208d514d346af38e7599',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc6s',['DMA_CSELR_C6S',['../group__Peripheral__Registers__Bits__Definition.html#ga0b8ba99f8996370b4fe2e410a3d512a3',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc6s_5fmsk',['DMA_CSELR_C6S_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga06db7a3a6447c5c68092c4d85d05e190',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc7s',['DMA_CSELR_C7S',['../group__Peripheral__Registers__Bits__Definition.html#gad1fa46ea50b120c90999cb32e59d6d9a',1,'stm32l073xx.h']]],
  ['dma_5fcselr_5fc7s_5fmsk',['DMA_CSELR_C7S_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga917910bf2ce4a15696b5eb38bb45ab11',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif1',['DMA_IFCR_CGIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga75ad797334d9fb70750ace14b16e0122',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif1_5fmsk',['DMA_IFCR_CGIF1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaafca81339ca59945af094e77a64b662a',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif2',['DMA_IFCR_CGIF2',['../group__Peripheral__Registers__Bits__Definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif2_5fmsk',['DMA_IFCR_CGIF2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga71192de2619477e600004737575fdadd',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif3',['DMA_IFCR_CGIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga0d98e88c334091e20e931372646a6b0d',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif3_5fmsk',['DMA_IFCR_CGIF3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga629d1c4d7f7168ce1f41f76461033705',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif4',['DMA_IFCR_CGIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga73d22139e4567c89e2afcb4aef71104c',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif4_5fmsk',['DMA_IFCR_CGIF4_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga559688e76f9ea0d0097398dfc1675e87',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif5',['DMA_IFCR_CGIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga943245d2a8300854d53fd07bb957a6fc',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif5_5fmsk',['DMA_IFCR_CGIF5_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabbcd140135e230eb7269bc76765d382a',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif6',['DMA_IFCR_CGIF6',['../group__Peripheral__Registers__Bits__Definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif6_5fmsk',['DMA_IFCR_CGIF6_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0f1c47744a404b385329674a94579b4d',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif7',['DMA_IFCR_CGIF7',['../group__Peripheral__Registers__Bits__Definition.html#gaad9f01dfeb289156448f5a5a0ad54099',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcgif7_5fmsk',['DMA_IFCR_CGIF7_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6efd58f74d49c8fa034d52a38f5649ed',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif1',['DMA_IFCR_CHTIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga66e9aa2475130fbf63db304ceea019eb',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif1_5fmsk',['DMA_IFCR_CHTIF1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga93362ac1d0ec5c893aa665656f3833c4',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif2',['DMA_IFCR_CHTIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga3e769c78024a22b4d1f528ce03ccc760',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif2_5fmsk',['DMA_IFCR_CHTIF2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab2526b7323a7b8b1e57b0a2d421ade04',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif3',['DMA_IFCR_CHTIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif3_5fmsk',['DMA_IFCR_CHTIF3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab3e461cfd535f48d2d99f0c824966d6f',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif4',['DMA_IFCR_CHTIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga950664b81ec2d4d843f89ef102107d7b',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif4_5fmsk',['DMA_IFCR_CHTIF4_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9f626bff6ed0977787a137db9e5bf8f3',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif5',['DMA_IFCR_CHTIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga3c23c727a4dbbc45a356c8418299275d',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif5_5fmsk',['DMA_IFCR_CHTIF5_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5ead1ae728d11546c609a4b3258a43cd',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif6',['DMA_IFCR_CHTIF6',['../group__Peripheral__Registers__Bits__Definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif6_5fmsk',['DMA_IFCR_CHTIF6_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2b1313e55a28937bdd073af20eb2d3cb',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif7',['DMA_IFCR_CHTIF7',['../group__Peripheral__Registers__Bits__Definition.html#gaa7378f7a26730bfd5c950b7c7efb9272',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fchtif7_5fmsk',['DMA_IFCR_CHTIF7_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga394b27f69e703bd1dc9a9f33a37a990d',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif1',['DMA_IFCR_CTCIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga60085fa798cf77f80365839e7d88c8f1',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif1_5fmsk',['DMA_IFCR_CTCIF1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad220bbe162cb8ddb8e73cbb535546893',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif2',['DMA_IFCR_CTCIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga8505b947a04834750e164dc320dfae09',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif2_5fmsk',['DMA_IFCR_CTCIF2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif3',['DMA_IFCR_CTCIF3',['../group__Peripheral__Registers__Bits__Definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif3_5fmsk',['DMA_IFCR_CTCIF3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2127474579593af9d87b1407265d2fe0',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif4',['DMA_IFCR_CTCIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga34b431fd4e034f8333e44594712f75eb',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif4_5fmsk',['DMA_IFCR_CTCIF4_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif5',['DMA_IFCR_CTCIF5',['../group__Peripheral__Registers__Bits__Definition.html#gaae4c7d1d10beb535aec39de9a8bdc327',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif5_5fmsk',['DMA_IFCR_CTCIF5_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6f172003a70896fc632ee13e577bc684',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif6',['DMA_IFCR_CTCIF6',['../group__Peripheral__Registers__Bits__Definition.html#gac3dca486df2f235aac8f3975f5f4ab75',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif6_5fmsk',['DMA_IFCR_CTCIF6_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5a0a844b994d2de4e44b2666d3ee4020',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif7',['DMA_IFCR_CTCIF7',['../group__Peripheral__Registers__Bits__Definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fctcif7_5fmsk',['DMA_IFCR_CTCIF7_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga50594831aa1c987fae982c611a9e15fc',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif1',['DMA_IFCR_CTEIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga989699cace2fa87efa867b825c1deb29',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif1_5fmsk',['DMA_IFCR_CTEIF1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac4f46e33af7bcd81267658ad0887f2b5',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif2',['DMA_IFCR_CTEIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga4abb0afb7dbe362c150bf80c4c751a67',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif2_5fmsk',['DMA_IFCR_CTEIF2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4739de2a7cb002b64c620a8c96fac104',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif3',['DMA_IFCR_CTEIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga59bad79f1ae37b69b048834808e8d067',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif3_5fmsk',['DMA_IFCR_CTEIF3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga28803defcca6317abbaeccc5605cf8b3',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif4',['DMA_IFCR_CTEIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif4_5fmsk',['DMA_IFCR_CTEIF4_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4822afffc3effe5915ef34bd2b63a544',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif5',['DMA_IFCR_CTEIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga6ec6326d337a773b4ced9d8a680c05a9',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif5_5fmsk',['DMA_IFCR_CTEIF5_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9f2c3111dd90e84f62722510e32697e4',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif6',['DMA_IFCR_CTEIF6',['../group__Peripheral__Registers__Bits__Definition.html#ga1e523c5cbf5594ffe8540c317bce6933',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif6_5fmsk',['DMA_IFCR_CTEIF6_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa47f9c6315d0d006a4e8ea49508114c0',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif7',['DMA_IFCR_CTEIF7',['../group__Peripheral__Registers__Bits__Definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d',1,'stm32l073xx.h']]],
  ['dma_5fifcr_5fcteif7_5fmsk',['DMA_IFCR_CTEIF7_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga85a126a30edb722263251fe5d0ceae6c',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif1',['DMA_ISR_GIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif1_5fmsk',['DMA_ISR_GIF1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif2',['DMA_ISR_GIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif2_5fmsk',['DMA_ISR_GIF2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif3',['DMA_ISR_GIF3',['../group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif3_5fmsk',['DMA_ISR_GIF3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga888129f3fae78a9763597f14b7a48a71',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif4',['DMA_ISR_GIF4',['../group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif4_5fmsk',['DMA_ISR_GIF4_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif5',['DMA_ISR_GIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif5_5fmsk',['DMA_ISR_GIF5_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga169d06cc9417604632ffa031928f358c',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif6',['DMA_ISR_GIF6',['../group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif6_5fmsk',['DMA_ISR_GIF6_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabf020c2884b4b0cdb989a03444bfc73e',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif7',['DMA_ISR_GIF7',['../group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fgif7_5fmsk',['DMA_ISR_GIF7_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaddf1e2d659efe7036b98c32743da70fb',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif1',['DMA_ISR_HTIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif1_5fmsk',['DMA_ISR_HTIF1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga31cf7d467ec0d235311f50e8d8162295',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif2',['DMA_ISR_HTIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif2_5fmsk',['DMA_ISR_HTIF2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2c9ae1424366d705993a2de8cdbf3400',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif3',['DMA_ISR_HTIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif3_5fmsk',['DMA_ISR_HTIF3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif4',['DMA_ISR_HTIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif4_5fmsk',['DMA_ISR_HTIF4_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa109d5a133cd65d183be685a163647d6',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif5',['DMA_ISR_HTIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif5_5fmsk',['DMA_ISR_HTIF5_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif6',['DMA_ISR_HTIF6',['../group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif6_5fmsk',['DMA_ISR_HTIF6_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif7',['DMA_ISR_HTIF7',['../group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fhtif7_5fmsk',['DMA_ISR_HTIF7_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaea5b77f87a8292a16891e424759e92da',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif1',['DMA_ISR_TCIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif1_5fmsk',['DMA_ISR_TCIF1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga29314e2049064fc12ddbd114b0f2cbcb',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif2',['DMA_ISR_TCIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif2_5fmsk',['DMA_ISR_TCIF2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif3',['DMA_ISR_TCIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif3_5fmsk',['DMA_ISR_TCIF3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga434871909597255878953a0e27b1a432',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif4',['DMA_ISR_TCIF4',['../group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif4_5fmsk',['DMA_ISR_TCIF4_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga542e49d2553c1157e974dea31e518512',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif5',['DMA_ISR_TCIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif5_5fmsk',['DMA_ISR_TCIF5_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga473fad688ae2575d0b4ab15264175f8e',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif6',['DMA_ISR_TCIF6',['../group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif6_5fmsk',['DMA_ISR_TCIF6_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif7',['DMA_ISR_TCIF7',['../group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732',1,'stm32l073xx.h']]],
  ['dma_5fisr_5ftcif7_5fmsk',['DMA_ISR_TCIF7_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga16a70e344cc5c4ef3973c0aabec11a02',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif1',['DMA_ISR_TEIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif1_5fmsk',['DMA_ISR_TEIF1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif2',['DMA_ISR_TEIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif2_5fmsk',['DMA_ISR_TEIF2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa50a2f5189928f8033af127152c40bd2',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif3',['DMA_ISR_TEIF3',['../group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif3_5fmsk',['DMA_ISR_TEIF3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif4',['DMA_ISR_TEIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif4_5fmsk',['DMA_ISR_TEIF4_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4e569fd8008285c7aa126ddf890c54f4',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif5',['DMA_ISR_TEIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif5_5fmsk',['DMA_ISR_TEIF5_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab126644e992e1bef28e92be896ed1fa1',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif6',['DMA_ISR_TEIF6',['../group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif6_5fmsk',['DMA_ISR_TEIF6_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gadddb0950434096cb39a761f9cc2f1f1e',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif7',['DMA_ISR_TEIF7',['../group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31',1,'stm32l073xx.h']]],
  ['dma_5fisr_5fteif7_5fmsk',['DMA_ISR_TEIF7_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaaf0c9b3644d220947be34de82ae99cde',1,'stm32l073xx.h']]],
  ['dma_5frequest_5ftypedef',['DMA_Request_TypeDef',['../structDMA__Request__TypeDef.html',1,'']]],
  ['dma_5ftypedef',['DMA_TypeDef',['../structDMA__TypeDef.html',1,'']]],
  ['dmar',['DMAR',['../structTIM__TypeDef.html#afb7114ac49dba07ba5d250c507dbf23d',1,'TIM_TypeDef']]],
  ['dor1',['DOR1',['../structDAC__TypeDef.html#a50b4f0b0d2a376f729c8d7acf47864c3',1,'DAC_TypeDef']]],
  ['dor2',['DOR2',['../structDAC__TypeDef.html#a1bde8391647d6422b39ab5ba4f13848b',1,'DAC_TypeDef']]],
  ['dr',['DR',['../structADC__TypeDef.html#a84114accead82bd11a0e12a429cdfed9',1,'ADC_TypeDef::DR()'],['../structCRC__TypeDef.html#a50cb22870dbb9001241cec694994e5ef',1,'CRC_TypeDef::DR()'],['../structRNG__TypeDef.html#a89f3352fb11cca430aaecc0c9b49c6d3',1,'RNG_TypeDef::DR()'],['../structRTC__TypeDef.html#a8750eae683cb3d382476dc7cdcd92b96',1,'RTC_TypeDef::DR()'],['../structSPI__TypeDef.html#a02ef206dd5bb270e1f17fedd71284422',1,'SPI_TypeDef::DR()']]]
];
