// Seed: 2604209890
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  tri   id_6,
    input  tri1  id_7,
    output tri0  id_8,
    input  tri   id_9,
    input  tri1  id_10
);
  tri1 id_12 = 1 == ~1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
