Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Nov 13 13:53:31 2015
| Host         : MuseOfSpace running 64-bit Linux Mint 17 Qiana
| Command      : report_control_sets -verbose -file screen_top_control_sets_placed.rpt
| Design       : screen_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    19 |
| Minimum Number of register sites lost to control set restrictions |    31 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                |                  |                1 |              2 |
|  clkdv/clkout0 |                                |                  |                1 |              3 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]          |                  |                1 |              4 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_0        |                  |                1 |              4 |
|  clkdv/clk25   | mips/dp/pc[31]_i_1_n_0         |                  |                4 |              4 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_1        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_2        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_3        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_4        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_5        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_6        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_9        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_7        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/blue[3]_8        |                  |                2 |              8 |
|  clk_IBUF_BUFG | vga/myvgatimer/xy/y[9]_i_1_n_0 |                  |                4 |             10 |
|  clk_IBUF_BUFG | vga/myvgatimer/xy/Every4thTick |                  |                3 |             10 |
|  clkdv/clk25   |                                |                  |               23 |             28 |
|  clkdv/clk25   | mips/dp/mem_wr                 |                  |                8 |             32 |
|  clkdv/clk25   | mips/dp/myreg/wr               |                  |               12 |             96 |
+----------------+--------------------------------+------------------+------------------+----------------+


