#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Tue Nov 12 14:06:09 2019
# Process ID: 13936
# Current directory: F:/IP_REPO/Ultrasoon
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5656 F:\IP_REPO\Ultrasoon\edit_Ultrasoon_v1_0.xpr
# Log file: F:/IP_REPO/Ultrasoon/vivado.log
# Journal file: F:/IP_REPO/Ultrasoon\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'c:/embeddedoperatingsystems/oefeningen/ip_repo' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/src/HC_SR04.vhd', nor could it be found using path 'c:/EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/src/HC_SR04.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd', nor could it be found using path 'c:/EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd', nor could it be found using path 'c:/EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/component.xml', nor could it be found using path 'c:/EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0', nor could it be found using path 'c:/EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for em.avnet.com:minized:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-230] Project 'edit_Ultrasoon_v1_0.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 888.379 ; gain = 210.902
update_compile_order -fileset sources_1
update_files -from_files F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/src/HC_SR04.vhd -to_files F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/src/HC_SR04.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/src/HC_SR04.vhd' with file 'F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/src/HC_SR04.vhd'.
update_compile_order -fileset sources_1
update_files -from_files F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd -to_files F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd' with file 'F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd'.
update_files -from_files F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd -to_files F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd' with file 'F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/component.xml -to_files F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/component.xml -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/component.xml' with file 'F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/component.xml'.
ipx::open_ipxact_file {F:\IP_REPO\Ultrasoon\Ultrasoon_1.0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'f:/IP_REPO/Ultrasoon/Ultrasoon_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'f:/IP_REPO/Ultrasoon/Ultrasoon_1.0/src/HC_SR04.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'f:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'f:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'f:/IP_REPO/Ultrasoon/Ultrasoon_1.0/src/HC_SR04.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'f:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'f:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/IP_REPO/Ultrasoon/Ultrasoon_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {f:/IP_REPO/Ultrasoon/Ultrasoon_1.0 f:EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/IP_REPO/Ultrasoon/Ultrasoon_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/IP_REPO/Ultrasoon/EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {f:\IP_REPO\Ultrasoon\Ultrasoon_1.0\xilinx.com_user_Ultrasoon_1.0.zip} [ipx::current_core]
ipx::unload_core component_1
create_bd_design "design_1"
Wrote  : <F:\IP_REPO\Ultrasoon\edit_Ultrasoon_v1_0.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Ultrasoon:1.0 Ultrasoon_0
endgroup
set_property location {1 113 -284} [get_bd_cells Ultrasoon_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Ultrasoon_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Ultrasoon_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Ultrasoon_0/S00_AXI]
Slave segment </Ultrasoon_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
create_bd_port -dir O trig
connect_bd_net [get_bd_ports trig] [get_bd_pins Ultrasoon_0/sonar_trig]
set_property location {1401 -278} [get_bd_ports trig]
save_bd_design
Wrote  : <F:\IP_REPO\Ultrasoon\edit_Ultrasoon_v1_0.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_port -dir I echo
connect_bd_net [get_bd_ports echo] [get_bd_pins Ultrasoon_0/sonar_echo]
save_bd_design
Wrote  : <F:\IP_REPO\Ultrasoon\edit_Ultrasoon_v1_0.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Wrote  : <F:\IP_REPO\Ultrasoon\edit_Ultrasoon_v1_0.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 14:47:05 2019...
