

================================================================
== Vivado HLS Report for 'dense_array_ap_ufixed_32u_array_ap_fixed_14_7_5_3_0_10u_config11_s'
================================================================
* Date:           Tue Aug 12 17:16:05 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.709 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       69| 0.388 us | 0.394 us |   68|   69|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                                                                             |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214  |dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s  |       66|       67| 0.377 us | 0.383 us |   64|   64| loop rewind(delay=0 initiation interval(s)) |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      5|     687|   1463|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    417|    -|
|Register         |        -|      -|     274|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      5|     961|   1886|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214  |dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s  |        1|      5|  687|  1463|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                        |                                                                  |        1|      5|  687|  1463|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op4   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op93  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_16_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_17_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_18_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_19_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_20_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_21_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_22_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_23_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_24_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_25_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_26_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_27_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_28_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_29_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_30_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_31_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 417|         92|   45|         92|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |   3|   0|    3|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |data_0_V_reg_454                                                                          |   4|   0|    4|          0|
    |data_10_V_reg_504                                                                         |   4|   0|    4|          0|
    |data_11_V_reg_509                                                                         |   4|   0|    4|          0|
    |data_12_V_reg_514                                                                         |   4|   0|    4|          0|
    |data_13_V_reg_519                                                                         |   4|   0|    4|          0|
    |data_14_V_reg_524                                                                         |   4|   0|    4|          0|
    |data_15_V_reg_529                                                                         |   4|   0|    4|          0|
    |data_16_V_reg_534                                                                         |   4|   0|    4|          0|
    |data_17_V_reg_539                                                                         |   4|   0|    4|          0|
    |data_18_V_reg_544                                                                         |   4|   0|    4|          0|
    |data_19_V_reg_549                                                                         |   4|   0|    4|          0|
    |data_1_V_reg_459                                                                          |   4|   0|    4|          0|
    |data_20_V_reg_554                                                                         |   4|   0|    4|          0|
    |data_21_V_reg_559                                                                         |   4|   0|    4|          0|
    |data_22_V_reg_564                                                                         |   4|   0|    4|          0|
    |data_23_V_reg_569                                                                         |   4|   0|    4|          0|
    |data_24_V_reg_574                                                                         |   4|   0|    4|          0|
    |data_25_V_reg_579                                                                         |   4|   0|    4|          0|
    |data_26_V_reg_584                                                                         |   4|   0|    4|          0|
    |data_27_V_reg_589                                                                         |   4|   0|    4|          0|
    |data_28_V_reg_594                                                                         |   4|   0|    4|          0|
    |data_29_V_reg_599                                                                         |   4|   0|    4|          0|
    |data_2_V_reg_464                                                                          |   4|   0|    4|          0|
    |data_30_V_reg_604                                                                         |   4|   0|    4|          0|
    |data_31_V_reg_609                                                                         |   4|   0|    4|          0|
    |data_3_V_reg_469                                                                          |   4|   0|    4|          0|
    |data_4_V_reg_474                                                                          |   4|   0|    4|          0|
    |data_5_V_reg_479                                                                          |   4|   0|    4|          0|
    |data_6_V_reg_484                                                                          |   4|   0|    4|          0|
    |data_7_V_reg_489                                                                          |   4|   0|    4|          0|
    |data_8_V_reg_494                                                                          |   4|   0|    4|          0|
    |data_9_V_reg_499                                                                          |   4|   0|    4|          0|
    |grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                            |   1|   0|    1|          0|
    |tmp_data_0_V_reg_614                                                                      |  14|   0|   14|          0|
    |tmp_data_1_V_reg_619                                                                      |  14|   0|   14|          0|
    |tmp_data_2_V_reg_624                                                                      |  14|   0|   14|          0|
    |tmp_data_3_V_reg_629                                                                      |  14|   0|   14|          0|
    |tmp_data_4_V_reg_634                                                                      |  14|   0|   14|          0|
    |tmp_data_5_V_reg_639                                                                      |  14|   0|   14|          0|
    |tmp_data_6_V_reg_644                                                                      |  14|   0|   14|          0|
    |tmp_data_7_V_reg_649                                                                      |  14|   0|   14|          0|
    |tmp_data_8_V_reg_654                                                                      |  14|   0|   14|          0|
    |tmp_data_9_V_reg_659                                                                      |  14|   0|   14|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     | 274|   0|  274|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|start_out                        | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|start_write                      | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> | return value |
|data_stream_V_data_0_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_0_V                        |    pointer   |
|data_stream_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_0_V                        |    pointer   |
|data_stream_V_data_0_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_0_V                        |    pointer   |
|data_stream_V_data_1_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_1_V                        |    pointer   |
|data_stream_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_1_V                        |    pointer   |
|data_stream_V_data_1_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_1_V                        |    pointer   |
|data_stream_V_data_2_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_2_V                        |    pointer   |
|data_stream_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_2_V                        |    pointer   |
|data_stream_V_data_2_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_2_V                        |    pointer   |
|data_stream_V_data_3_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_3_V                        |    pointer   |
|data_stream_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_3_V                        |    pointer   |
|data_stream_V_data_3_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_3_V                        |    pointer   |
|data_stream_V_data_4_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_4_V                        |    pointer   |
|data_stream_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_4_V                        |    pointer   |
|data_stream_V_data_4_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_4_V                        |    pointer   |
|data_stream_V_data_5_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_5_V                        |    pointer   |
|data_stream_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_5_V                        |    pointer   |
|data_stream_V_data_5_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_5_V                        |    pointer   |
|data_stream_V_data_6_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_6_V                        |    pointer   |
|data_stream_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_6_V                        |    pointer   |
|data_stream_V_data_6_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_6_V                        |    pointer   |
|data_stream_V_data_7_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_7_V                        |    pointer   |
|data_stream_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_7_V                        |    pointer   |
|data_stream_V_data_7_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_7_V                        |    pointer   |
|data_stream_V_data_8_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_8_V                        |    pointer   |
|data_stream_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_8_V                        |    pointer   |
|data_stream_V_data_8_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_8_V                        |    pointer   |
|data_stream_V_data_9_V_dout      |  in |    4|   ap_fifo  |                        data_stream_V_data_9_V                        |    pointer   |
|data_stream_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                        data_stream_V_data_9_V                        |    pointer   |
|data_stream_V_data_9_V_read      | out |    1|   ap_fifo  |                        data_stream_V_data_9_V                        |    pointer   |
|data_stream_V_data_10_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_10_V                       |    pointer   |
|data_stream_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_10_V                       |    pointer   |
|data_stream_V_data_10_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_10_V                       |    pointer   |
|data_stream_V_data_11_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_11_V                       |    pointer   |
|data_stream_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_11_V                       |    pointer   |
|data_stream_V_data_11_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_11_V                       |    pointer   |
|data_stream_V_data_12_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_12_V                       |    pointer   |
|data_stream_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_12_V                       |    pointer   |
|data_stream_V_data_12_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_12_V                       |    pointer   |
|data_stream_V_data_13_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_13_V                       |    pointer   |
|data_stream_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_13_V                       |    pointer   |
|data_stream_V_data_13_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_13_V                       |    pointer   |
|data_stream_V_data_14_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_14_V                       |    pointer   |
|data_stream_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_14_V                       |    pointer   |
|data_stream_V_data_14_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_14_V                       |    pointer   |
|data_stream_V_data_15_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_15_V                       |    pointer   |
|data_stream_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_15_V                       |    pointer   |
|data_stream_V_data_15_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_15_V                       |    pointer   |
|data_stream_V_data_16_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_16_V                       |    pointer   |
|data_stream_V_data_16_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_16_V                       |    pointer   |
|data_stream_V_data_16_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_16_V                       |    pointer   |
|data_stream_V_data_17_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_17_V                       |    pointer   |
|data_stream_V_data_17_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_17_V                       |    pointer   |
|data_stream_V_data_17_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_17_V                       |    pointer   |
|data_stream_V_data_18_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_18_V                       |    pointer   |
|data_stream_V_data_18_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_18_V                       |    pointer   |
|data_stream_V_data_18_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_18_V                       |    pointer   |
|data_stream_V_data_19_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_19_V                       |    pointer   |
|data_stream_V_data_19_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_19_V                       |    pointer   |
|data_stream_V_data_19_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_19_V                       |    pointer   |
|data_stream_V_data_20_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_20_V                       |    pointer   |
|data_stream_V_data_20_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_20_V                       |    pointer   |
|data_stream_V_data_20_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_20_V                       |    pointer   |
|data_stream_V_data_21_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_21_V                       |    pointer   |
|data_stream_V_data_21_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_21_V                       |    pointer   |
|data_stream_V_data_21_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_21_V                       |    pointer   |
|data_stream_V_data_22_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_22_V                       |    pointer   |
|data_stream_V_data_22_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_22_V                       |    pointer   |
|data_stream_V_data_22_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_22_V                       |    pointer   |
|data_stream_V_data_23_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_23_V                       |    pointer   |
|data_stream_V_data_23_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_23_V                       |    pointer   |
|data_stream_V_data_23_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_23_V                       |    pointer   |
|data_stream_V_data_24_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_24_V                       |    pointer   |
|data_stream_V_data_24_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_24_V                       |    pointer   |
|data_stream_V_data_24_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_24_V                       |    pointer   |
|data_stream_V_data_25_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_25_V                       |    pointer   |
|data_stream_V_data_25_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_25_V                       |    pointer   |
|data_stream_V_data_25_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_25_V                       |    pointer   |
|data_stream_V_data_26_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_26_V                       |    pointer   |
|data_stream_V_data_26_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_26_V                       |    pointer   |
|data_stream_V_data_26_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_26_V                       |    pointer   |
|data_stream_V_data_27_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_27_V                       |    pointer   |
|data_stream_V_data_27_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_27_V                       |    pointer   |
|data_stream_V_data_27_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_27_V                       |    pointer   |
|data_stream_V_data_28_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_28_V                       |    pointer   |
|data_stream_V_data_28_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_28_V                       |    pointer   |
|data_stream_V_data_28_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_28_V                       |    pointer   |
|data_stream_V_data_29_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_29_V                       |    pointer   |
|data_stream_V_data_29_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_29_V                       |    pointer   |
|data_stream_V_data_29_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_29_V                       |    pointer   |
|data_stream_V_data_30_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_30_V                       |    pointer   |
|data_stream_V_data_30_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_30_V                       |    pointer   |
|data_stream_V_data_30_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_30_V                       |    pointer   |
|data_stream_V_data_31_V_dout     |  in |    4|   ap_fifo  |                        data_stream_V_data_31_V                       |    pointer   |
|data_stream_V_data_31_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_31_V                       |    pointer   |
|data_stream_V_data_31_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_31_V                       |    pointer   |
|res_stream_V_data_0_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_1_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_2_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_3_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_4_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_5_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_6_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_7_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_8_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_9_V_din        | out |   14|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_write      | out |    1|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
+---------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.95>
ST_1 : Operation 4 [1/1] (2.18ns)   --->   "%empty = call { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %data_stream_V_data_0_V, i4* %data_stream_V_data_1_V, i4* %data_stream_V_data_2_V, i4* %data_stream_V_data_3_V, i4* %data_stream_V_data_4_V, i4* %data_stream_V_data_5_V, i4* %data_stream_V_data_6_V, i4* %data_stream_V_data_7_V, i4* %data_stream_V_data_8_V, i4* %data_stream_V_data_9_V, i4* %data_stream_V_data_10_V, i4* %data_stream_V_data_11_V, i4* %data_stream_V_data_12_V, i4* %data_stream_V_data_13_V, i4* %data_stream_V_data_14_V, i4* %data_stream_V_data_15_V, i4* %data_stream_V_data_16_V, i4* %data_stream_V_data_17_V, i4* %data_stream_V_data_18_V, i4* %data_stream_V_data_19_V, i4* %data_stream_V_data_20_V, i4* %data_stream_V_data_21_V, i4* %data_stream_V_data_22_V, i4* %data_stream_V_data_23_V, i4* %data_stream_V_data_24_V, i4* %data_stream_V_data_25_V, i4* %data_stream_V_data_26_V, i4* %data_stream_V_data_27_V, i4* %data_stream_V_data_28_V, i4* %data_stream_V_data_29_V, i4* %data_stream_V_data_30_V, i4* %data_stream_V_data_31_V)" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 4 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 0" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 5 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 1" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 6 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 7 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 3" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 8 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 9 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 5" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 10 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 11 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 12 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_8_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 8" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 13 'extractvalue' 'data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_9_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 9" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 14 'extractvalue' 'data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_10_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 10" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 15 'extractvalue' 'data_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_11_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 11" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 16 'extractvalue' 'data_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_12_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 12" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 17 'extractvalue' 'data_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_13_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 13" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 18 'extractvalue' 'data_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_14_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 14" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 19 'extractvalue' 'data_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_15_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 15" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 20 'extractvalue' 'data_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_16_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 16" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 21 'extractvalue' 'data_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_17_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 17" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 22 'extractvalue' 'data_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_18_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 18" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 23 'extractvalue' 'data_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_19_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 19" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 24 'extractvalue' 'data_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_20_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 20" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 25 'extractvalue' 'data_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_21_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 21" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 26 'extractvalue' 'data_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_22_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 22" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 27 'extractvalue' 'data_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_23_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 23" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 28 'extractvalue' 'data_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_24_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 24" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 29 'extractvalue' 'data_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_25_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 25" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 30 'extractvalue' 'data_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_26_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 26" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 31 'extractvalue' 'data_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_27_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 27" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 32 'extractvalue' 'data_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_28_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 28" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 33 'extractvalue' 'data_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_29_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 29" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 34 'extractvalue' 'data_29_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_30_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 30" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 35 'extractvalue' 'data_30_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_31_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty, 31" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 36 'extractvalue' 'data_31_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.76ns)   --->   "%call_ret = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } @"dense_wrapper<ap_ufixed<4, 0, 4, 0, 0>, ap_fixed<14, 7, 5, 3, 0>, config11>"(i4 %data_0_V, i4 %data_1_V, i4 %data_2_V, i4 %data_3_V, i4 %data_4_V, i4 %data_5_V, i4 %data_6_V, i4 %data_7_V, i4 %data_8_V, i4 %data_9_V, i4 %data_10_V, i4 %data_11_V, i4 %data_12_V, i4 %data_13_V, i4 %data_14_V, i4 %data_15_V, i4 %data_16_V, i4 %data_17_V, i4 %data_18_V, i4 %data_19_V, i4 %data_20_V, i4 %data_21_V, i4 %data_22_V, i4 %data_23_V, i4 %data_24_V, i4 %data_25_V, i4 %data_26_V, i4 %data_27_V, i4 %data_28_V, i4 %data_29_V, i4 %data_30_V, i4 %data_31_V)" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 37 'call' 'call_ret' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.77>
ST_2 : Operation 38 [1/2] (4.77ns)   --->   "%call_ret = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } @"dense_wrapper<ap_ufixed<4, 0, 4, 0, 0>, ap_fixed<14, 7, 5, 3, 0>, config11>"(i4 %data_0_V, i4 %data_1_V, i4 %data_2_V, i4 %data_3_V, i4 %data_4_V, i4 %data_5_V, i4 %data_6_V, i4 %data_7_V, i4 %data_8_V, i4 %data_9_V, i4 %data_10_V, i4 %data_11_V, i4 %data_12_V, i4 %data_13_V, i4 %data_14_V, i4 %data_15_V, i4 %data_16_V, i4 %data_17_V, i4 %data_18_V, i4 %data_19_V, i4 %data_20_V, i4 %data_21_V, i4 %data_22_V, i4 %data_23_V, i4 %data_24_V, i4 %data_25_V, i4 %data_26_V, i4 %data_27_V, i4 %data_28_V, i4 %data_29_V, i4 %data_30_V, i4 %data_31_V)" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 38 'call' 'call_ret' <Predicate = true> <Delay = 4.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 39 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 40 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 41 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 3" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 42 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 4" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 43 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 5" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 44 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 6" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 45 'extractvalue' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 7" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 46 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 8" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 47 'extractvalue' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 9" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 48 'extractvalue' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str29) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:34]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str31) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:49]   --->   Operation 92 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P(i14* %res_stream_V_data_0_V, i14* %res_stream_V_data_1_V, i14* %res_stream_V_data_2_V, i14* %res_stream_V_data_3_V, i14* %res_stream_V_data_4_V, i14* %res_stream_V_data_5_V, i14* %res_stream_V_data_6_V, i14* %res_stream_V_data_7_V, i14* %res_stream_V_data_8_V, i14* %res_stream_V_data_9_V, i14 %tmp_data_0_V, i14 %tmp_data_1_V, i14 %tmp_data_2_V, i14 %tmp_data_3_V, i14 %tmp_data_4_V, i14 %tmp_data_5_V, i14 %tmp_data_6_V, i14 %tmp_data_7_V, i14 %tmp_data_8_V, i14 %tmp_data_9_V)" [firmware/nnet_utils/nnet_dense_stream.h:60]   --->   Operation 93 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:62]   --->   Operation 94 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_28_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_29_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_30_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_31_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w11_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 0000]
data_0_V          (extractvalue ) [ 0010]
data_1_V          (extractvalue ) [ 0010]
data_2_V          (extractvalue ) [ 0010]
data_3_V          (extractvalue ) [ 0010]
data_4_V          (extractvalue ) [ 0010]
data_5_V          (extractvalue ) [ 0010]
data_6_V          (extractvalue ) [ 0010]
data_7_V          (extractvalue ) [ 0010]
data_8_V          (extractvalue ) [ 0010]
data_9_V          (extractvalue ) [ 0010]
data_10_V         (extractvalue ) [ 0010]
data_11_V         (extractvalue ) [ 0010]
data_12_V         (extractvalue ) [ 0010]
data_13_V         (extractvalue ) [ 0010]
data_14_V         (extractvalue ) [ 0010]
data_15_V         (extractvalue ) [ 0010]
data_16_V         (extractvalue ) [ 0010]
data_17_V         (extractvalue ) [ 0010]
data_18_V         (extractvalue ) [ 0010]
data_19_V         (extractvalue ) [ 0010]
data_20_V         (extractvalue ) [ 0010]
data_21_V         (extractvalue ) [ 0010]
data_22_V         (extractvalue ) [ 0010]
data_23_V         (extractvalue ) [ 0010]
data_24_V         (extractvalue ) [ 0010]
data_25_V         (extractvalue ) [ 0010]
data_26_V         (extractvalue ) [ 0010]
data_27_V         (extractvalue ) [ 0010]
data_28_V         (extractvalue ) [ 0010]
data_29_V         (extractvalue ) [ 0010]
data_30_V         (extractvalue ) [ 0010]
data_31_V         (extractvalue ) [ 0010]
call_ret          (call         ) [ 0000]
tmp_data_0_V      (extractvalue ) [ 0001]
tmp_data_1_V      (extractvalue ) [ 0001]
tmp_data_2_V      (extractvalue ) [ 0001]
tmp_data_3_V      (extractvalue ) [ 0001]
tmp_data_4_V      (extractvalue ) [ 0001]
tmp_data_5_V      (extractvalue ) [ 0001]
tmp_data_6_V      (extractvalue ) [ 0001]
tmp_data_7_V      (extractvalue ) [ 0001]
tmp_data_8_V      (extractvalue ) [ 0001]
tmp_data_9_V      (extractvalue ) [ 0001]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specloopname_ln34 (specloopname ) [ 0000]
specloopname_ln49 (specloopname ) [ 0000]
write_ln60        (write        ) [ 0000]
ret_ln62          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_stream_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_stream_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_stream_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_stream_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_stream_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_stream_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_stream_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_stream_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_stream_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_stream_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_stream_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_stream_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_stream_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_stream_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_stream_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_stream_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_stream_V_data_16_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_16_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_stream_V_data_17_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_17_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_stream_V_data_18_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_18_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_stream_V_data_19_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_19_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_stream_V_data_20_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_20_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="data_stream_V_data_21_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_21_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="data_stream_V_data_22_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_22_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_stream_V_data_23_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_23_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_stream_V_data_24_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_24_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_stream_V_data_25_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_25_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="data_stream_V_data_26_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_26_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="data_stream_V_data_27_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_27_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="data_stream_V_data_28_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_28_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="data_stream_V_data_29_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_29_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="data_stream_V_data_30_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_30_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="data_stream_V_data_31_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_31_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="res_stream_V_data_8_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="res_stream_V_data_9_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="outidx">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="w11_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w11_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_ufixed<4, 0, 4, 0, 0>, ap_fixed<14, 7, 5, 3, 0>, config11>"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="empty_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="4" slack="0"/>
<pin id="118" dir="0" index="5" bw="4" slack="0"/>
<pin id="119" dir="0" index="6" bw="4" slack="0"/>
<pin id="120" dir="0" index="7" bw="4" slack="0"/>
<pin id="121" dir="0" index="8" bw="4" slack="0"/>
<pin id="122" dir="0" index="9" bw="4" slack="0"/>
<pin id="123" dir="0" index="10" bw="4" slack="0"/>
<pin id="124" dir="0" index="11" bw="4" slack="0"/>
<pin id="125" dir="0" index="12" bw="4" slack="0"/>
<pin id="126" dir="0" index="13" bw="4" slack="0"/>
<pin id="127" dir="0" index="14" bw="4" slack="0"/>
<pin id="128" dir="0" index="15" bw="4" slack="0"/>
<pin id="129" dir="0" index="16" bw="4" slack="0"/>
<pin id="130" dir="0" index="17" bw="4" slack="0"/>
<pin id="131" dir="0" index="18" bw="4" slack="0"/>
<pin id="132" dir="0" index="19" bw="4" slack="0"/>
<pin id="133" dir="0" index="20" bw="4" slack="0"/>
<pin id="134" dir="0" index="21" bw="4" slack="0"/>
<pin id="135" dir="0" index="22" bw="4" slack="0"/>
<pin id="136" dir="0" index="23" bw="4" slack="0"/>
<pin id="137" dir="0" index="24" bw="4" slack="0"/>
<pin id="138" dir="0" index="25" bw="4" slack="0"/>
<pin id="139" dir="0" index="26" bw="4" slack="0"/>
<pin id="140" dir="0" index="27" bw="4" slack="0"/>
<pin id="141" dir="0" index="28" bw="4" slack="0"/>
<pin id="142" dir="0" index="29" bw="4" slack="0"/>
<pin id="143" dir="0" index="30" bw="4" slack="0"/>
<pin id="144" dir="0" index="31" bw="4" slack="0"/>
<pin id="145" dir="0" index="32" bw="4" slack="0"/>
<pin id="146" dir="1" index="33" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln60_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="14" slack="0"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="0" index="3" bw="14" slack="0"/>
<pin id="185" dir="0" index="4" bw="14" slack="0"/>
<pin id="186" dir="0" index="5" bw="14" slack="0"/>
<pin id="187" dir="0" index="6" bw="14" slack="0"/>
<pin id="188" dir="0" index="7" bw="14" slack="0"/>
<pin id="189" dir="0" index="8" bw="14" slack="0"/>
<pin id="190" dir="0" index="9" bw="14" slack="0"/>
<pin id="191" dir="0" index="10" bw="14" slack="0"/>
<pin id="192" dir="0" index="11" bw="14" slack="1"/>
<pin id="193" dir="0" index="12" bw="14" slack="1"/>
<pin id="194" dir="0" index="13" bw="14" slack="1"/>
<pin id="195" dir="0" index="14" bw="14" slack="1"/>
<pin id="196" dir="0" index="15" bw="14" slack="1"/>
<pin id="197" dir="0" index="16" bw="14" slack="1"/>
<pin id="198" dir="0" index="17" bw="14" slack="1"/>
<pin id="199" dir="0" index="18" bw="14" slack="1"/>
<pin id="200" dir="0" index="19" bw="14" slack="1"/>
<pin id="201" dir="0" index="20" bw="14" slack="1"/>
<pin id="202" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="140" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="0" index="3" bw="4" slack="0"/>
<pin id="219" dir="0" index="4" bw="4" slack="0"/>
<pin id="220" dir="0" index="5" bw="4" slack="0"/>
<pin id="221" dir="0" index="6" bw="4" slack="0"/>
<pin id="222" dir="0" index="7" bw="4" slack="0"/>
<pin id="223" dir="0" index="8" bw="4" slack="0"/>
<pin id="224" dir="0" index="9" bw="4" slack="0"/>
<pin id="225" dir="0" index="10" bw="4" slack="0"/>
<pin id="226" dir="0" index="11" bw="4" slack="0"/>
<pin id="227" dir="0" index="12" bw="4" slack="0"/>
<pin id="228" dir="0" index="13" bw="4" slack="0"/>
<pin id="229" dir="0" index="14" bw="4" slack="0"/>
<pin id="230" dir="0" index="15" bw="4" slack="0"/>
<pin id="231" dir="0" index="16" bw="4" slack="0"/>
<pin id="232" dir="0" index="17" bw="4" slack="0"/>
<pin id="233" dir="0" index="18" bw="4" slack="0"/>
<pin id="234" dir="0" index="19" bw="4" slack="0"/>
<pin id="235" dir="0" index="20" bw="4" slack="0"/>
<pin id="236" dir="0" index="21" bw="4" slack="0"/>
<pin id="237" dir="0" index="22" bw="4" slack="0"/>
<pin id="238" dir="0" index="23" bw="4" slack="0"/>
<pin id="239" dir="0" index="24" bw="4" slack="0"/>
<pin id="240" dir="0" index="25" bw="4" slack="0"/>
<pin id="241" dir="0" index="26" bw="4" slack="0"/>
<pin id="242" dir="0" index="27" bw="4" slack="0"/>
<pin id="243" dir="0" index="28" bw="4" slack="0"/>
<pin id="244" dir="0" index="29" bw="4" slack="0"/>
<pin id="245" dir="0" index="30" bw="4" slack="0"/>
<pin id="246" dir="0" index="31" bw="4" slack="0"/>
<pin id="247" dir="0" index="32" bw="4" slack="0"/>
<pin id="248" dir="0" index="33" bw="1" slack="0"/>
<pin id="249" dir="0" index="34" bw="20" slack="0"/>
<pin id="250" dir="1" index="35" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="data_0_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="128" slack="0"/>
<pin id="256" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_0_V/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="data_1_V_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="128" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="data_2_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="128" slack="0"/>
<pin id="266" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_V/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="data_3_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="128" slack="0"/>
<pin id="271" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_V/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="data_4_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="128" slack="0"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_V/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="data_5_V_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="128" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="data_6_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="128" slack="0"/>
<pin id="286" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_V/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="data_7_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="128" slack="0"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_V/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="data_8_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="128" slack="0"/>
<pin id="296" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_8_V/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="data_9_V_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="128" slack="0"/>
<pin id="301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_9_V/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="data_10_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="128" slack="0"/>
<pin id="306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_10_V/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="data_11_V_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="128" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_11_V/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="data_12_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="128" slack="0"/>
<pin id="316" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_12_V/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="data_13_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="128" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_13_V/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="data_14_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="128" slack="0"/>
<pin id="326" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_14_V/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="data_15_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="128" slack="0"/>
<pin id="331" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_15_V/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="data_16_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="128" slack="0"/>
<pin id="336" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_16_V/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="data_17_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="128" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_17_V/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="data_18_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="128" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_18_V/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="data_19_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="128" slack="0"/>
<pin id="351" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_19_V/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="data_20_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="128" slack="0"/>
<pin id="356" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_20_V/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="data_21_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="128" slack="0"/>
<pin id="361" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_21_V/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="data_22_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="128" slack="0"/>
<pin id="366" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_22_V/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="data_23_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="128" slack="0"/>
<pin id="371" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_23_V/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="data_24_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="128" slack="0"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_24_V/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="data_25_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="128" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_25_V/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="data_26_V_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="128" slack="0"/>
<pin id="386" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_26_V/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="data_27_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="128" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_27_V/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="data_28_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="128" slack="0"/>
<pin id="396" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_28_V/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="data_29_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="128" slack="0"/>
<pin id="401" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_29_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="data_30_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="128" slack="0"/>
<pin id="406" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_30_V/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="data_31_V_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="128" slack="0"/>
<pin id="411" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_31_V/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_data_0_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="140" slack="0"/>
<pin id="416" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_data_1_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="140" slack="0"/>
<pin id="420" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_data_2_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="140" slack="0"/>
<pin id="424" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_data_3_V_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="140" slack="0"/>
<pin id="428" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_data_4_V_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="140" slack="0"/>
<pin id="432" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_data_5_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="140" slack="0"/>
<pin id="436" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_data_6_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="140" slack="0"/>
<pin id="440" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_data_7_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="140" slack="0"/>
<pin id="444" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_data_8_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="140" slack="0"/>
<pin id="448" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_data_9_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="140" slack="0"/>
<pin id="452" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="data_0_V_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="1"/>
<pin id="456" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V "/>
</bind>
</comp>

<comp id="459" class="1005" name="data_1_V_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V "/>
</bind>
</comp>

<comp id="464" class="1005" name="data_2_V_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V "/>
</bind>
</comp>

<comp id="469" class="1005" name="data_3_V_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="1"/>
<pin id="471" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V "/>
</bind>
</comp>

<comp id="474" class="1005" name="data_4_V_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V "/>
</bind>
</comp>

<comp id="479" class="1005" name="data_5_V_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V "/>
</bind>
</comp>

<comp id="484" class="1005" name="data_6_V_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V "/>
</bind>
</comp>

<comp id="489" class="1005" name="data_7_V_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="1"/>
<pin id="491" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V "/>
</bind>
</comp>

<comp id="494" class="1005" name="data_8_V_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V "/>
</bind>
</comp>

<comp id="499" class="1005" name="data_9_V_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="1"/>
<pin id="501" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V "/>
</bind>
</comp>

<comp id="504" class="1005" name="data_10_V_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V "/>
</bind>
</comp>

<comp id="509" class="1005" name="data_11_V_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="1"/>
<pin id="511" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V "/>
</bind>
</comp>

<comp id="514" class="1005" name="data_12_V_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V "/>
</bind>
</comp>

<comp id="519" class="1005" name="data_13_V_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V "/>
</bind>
</comp>

<comp id="524" class="1005" name="data_14_V_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="1"/>
<pin id="526" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V "/>
</bind>
</comp>

<comp id="529" class="1005" name="data_15_V_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="1"/>
<pin id="531" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V "/>
</bind>
</comp>

<comp id="534" class="1005" name="data_16_V_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="1"/>
<pin id="536" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_16_V "/>
</bind>
</comp>

<comp id="539" class="1005" name="data_17_V_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="1"/>
<pin id="541" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_17_V "/>
</bind>
</comp>

<comp id="544" class="1005" name="data_18_V_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="1"/>
<pin id="546" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_18_V "/>
</bind>
</comp>

<comp id="549" class="1005" name="data_19_V_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="1"/>
<pin id="551" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_19_V "/>
</bind>
</comp>

<comp id="554" class="1005" name="data_20_V_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="1"/>
<pin id="556" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_20_V "/>
</bind>
</comp>

<comp id="559" class="1005" name="data_21_V_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="1"/>
<pin id="561" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_21_V "/>
</bind>
</comp>

<comp id="564" class="1005" name="data_22_V_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="1"/>
<pin id="566" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_22_V "/>
</bind>
</comp>

<comp id="569" class="1005" name="data_23_V_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="1"/>
<pin id="571" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_23_V "/>
</bind>
</comp>

<comp id="574" class="1005" name="data_24_V_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_24_V "/>
</bind>
</comp>

<comp id="579" class="1005" name="data_25_V_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="1"/>
<pin id="581" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_25_V "/>
</bind>
</comp>

<comp id="584" class="1005" name="data_26_V_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_26_V "/>
</bind>
</comp>

<comp id="589" class="1005" name="data_27_V_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="1"/>
<pin id="591" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_27_V "/>
</bind>
</comp>

<comp id="594" class="1005" name="data_28_V_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="1"/>
<pin id="596" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_28_V "/>
</bind>
</comp>

<comp id="599" class="1005" name="data_29_V_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="1"/>
<pin id="601" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_29_V "/>
</bind>
</comp>

<comp id="604" class="1005" name="data_30_V_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="1"/>
<pin id="606" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_30_V "/>
</bind>
</comp>

<comp id="609" class="1005" name="data_31_V_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="1"/>
<pin id="611" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_31_V "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_data_0_V_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="1"/>
<pin id="616" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_data_1_V_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="1"/>
<pin id="621" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_data_2_V_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="1"/>
<pin id="626" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_data_3_V_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="14" slack="1"/>
<pin id="631" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_data_4_V_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="1"/>
<pin id="636" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_data_5_V_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="1"/>
<pin id="641" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_data_6_V_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="1"/>
<pin id="646" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_data_7_V_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="1"/>
<pin id="651" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_data_8_V_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="1"/>
<pin id="656" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_8_V "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_data_9_V_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="14" slack="1"/>
<pin id="661" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_9_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="88" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="112" pin=11"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="112" pin=12"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="112" pin=13"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="112" pin=14"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="112" pin=15"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="112" pin=16"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="112" pin=17"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="112" pin=18"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="112" pin=19"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="112" pin=20"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="112" pin=21"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="112" pin=22"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="112" pin=23"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="112" pin=24"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="112" pin=25"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="112" pin=26"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="112" pin=27"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="112" pin=28"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="112" pin=29"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="112" pin=30"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="112" pin=31"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="112" pin=32"/></net>

<net id="203"><net_src comp="110" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="209"><net_src comp="74" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="210"><net_src comp="76" pin="0"/><net_sink comp="180" pin=7"/></net>

<net id="211"><net_src comp="78" pin="0"/><net_sink comp="180" pin=8"/></net>

<net id="212"><net_src comp="80" pin="0"/><net_sink comp="180" pin=9"/></net>

<net id="213"><net_src comp="82" pin="0"/><net_sink comp="180" pin=10"/></net>

<net id="251"><net_src comp="90" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="252"><net_src comp="84" pin="0"/><net_sink comp="214" pin=33"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="214" pin=34"/></net>

<net id="257"><net_src comp="112" pin="33"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="262"><net_src comp="112" pin="33"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="267"><net_src comp="112" pin="33"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="272"><net_src comp="112" pin="33"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="277"><net_src comp="112" pin="33"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="214" pin=5"/></net>

<net id="282"><net_src comp="112" pin="33"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="214" pin=6"/></net>

<net id="287"><net_src comp="112" pin="33"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="214" pin=7"/></net>

<net id="292"><net_src comp="112" pin="33"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="214" pin=8"/></net>

<net id="297"><net_src comp="112" pin="33"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="214" pin=9"/></net>

<net id="302"><net_src comp="112" pin="33"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="214" pin=10"/></net>

<net id="307"><net_src comp="112" pin="33"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="214" pin=11"/></net>

<net id="312"><net_src comp="112" pin="33"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="214" pin=12"/></net>

<net id="317"><net_src comp="112" pin="33"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="214" pin=13"/></net>

<net id="322"><net_src comp="112" pin="33"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="214" pin=14"/></net>

<net id="327"><net_src comp="112" pin="33"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="214" pin=15"/></net>

<net id="332"><net_src comp="112" pin="33"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="214" pin=16"/></net>

<net id="337"><net_src comp="112" pin="33"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="214" pin=17"/></net>

<net id="342"><net_src comp="112" pin="33"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="214" pin=18"/></net>

<net id="347"><net_src comp="112" pin="33"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="214" pin=19"/></net>

<net id="352"><net_src comp="112" pin="33"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="214" pin=20"/></net>

<net id="357"><net_src comp="112" pin="33"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="214" pin=21"/></net>

<net id="362"><net_src comp="112" pin="33"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="214" pin=22"/></net>

<net id="367"><net_src comp="112" pin="33"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="214" pin=23"/></net>

<net id="372"><net_src comp="112" pin="33"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="214" pin=24"/></net>

<net id="377"><net_src comp="112" pin="33"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="214" pin=25"/></net>

<net id="382"><net_src comp="112" pin="33"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="214" pin=26"/></net>

<net id="387"><net_src comp="112" pin="33"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="214" pin=27"/></net>

<net id="392"><net_src comp="112" pin="33"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="214" pin=28"/></net>

<net id="397"><net_src comp="112" pin="33"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="214" pin=29"/></net>

<net id="402"><net_src comp="112" pin="33"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="214" pin=30"/></net>

<net id="407"><net_src comp="112" pin="33"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="214" pin=31"/></net>

<net id="412"><net_src comp="112" pin="33"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="214" pin=32"/></net>

<net id="417"><net_src comp="214" pin="35"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="214" pin="35"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="214" pin="35"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="214" pin="35"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="214" pin="35"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="214" pin="35"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="214" pin="35"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="214" pin="35"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="214" pin="35"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="214" pin="35"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="254" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="462"><net_src comp="259" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="467"><net_src comp="264" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="472"><net_src comp="269" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="477"><net_src comp="274" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="214" pin=5"/></net>

<net id="482"><net_src comp="279" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="214" pin=6"/></net>

<net id="487"><net_src comp="284" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="214" pin=7"/></net>

<net id="492"><net_src comp="289" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="214" pin=8"/></net>

<net id="497"><net_src comp="294" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="214" pin=9"/></net>

<net id="502"><net_src comp="299" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="214" pin=10"/></net>

<net id="507"><net_src comp="304" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="214" pin=11"/></net>

<net id="512"><net_src comp="309" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="214" pin=12"/></net>

<net id="517"><net_src comp="314" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="214" pin=13"/></net>

<net id="522"><net_src comp="319" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="214" pin=14"/></net>

<net id="527"><net_src comp="324" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="214" pin=15"/></net>

<net id="532"><net_src comp="329" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="214" pin=16"/></net>

<net id="537"><net_src comp="334" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="214" pin=17"/></net>

<net id="542"><net_src comp="339" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="214" pin=18"/></net>

<net id="547"><net_src comp="344" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="214" pin=19"/></net>

<net id="552"><net_src comp="349" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="214" pin=20"/></net>

<net id="557"><net_src comp="354" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="214" pin=21"/></net>

<net id="562"><net_src comp="359" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="214" pin=22"/></net>

<net id="567"><net_src comp="364" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="214" pin=23"/></net>

<net id="572"><net_src comp="369" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="214" pin=24"/></net>

<net id="577"><net_src comp="374" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="214" pin=25"/></net>

<net id="582"><net_src comp="379" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="214" pin=26"/></net>

<net id="587"><net_src comp="384" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="214" pin=27"/></net>

<net id="592"><net_src comp="389" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="214" pin=28"/></net>

<net id="597"><net_src comp="394" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="214" pin=29"/></net>

<net id="602"><net_src comp="399" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="214" pin=30"/></net>

<net id="607"><net_src comp="404" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="214" pin=31"/></net>

<net id="612"><net_src comp="409" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="214" pin=32"/></net>

<net id="617"><net_src comp="414" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="180" pin=11"/></net>

<net id="622"><net_src comp="418" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="180" pin=12"/></net>

<net id="627"><net_src comp="422" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="180" pin=13"/></net>

<net id="632"><net_src comp="426" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="180" pin=14"/></net>

<net id="637"><net_src comp="430" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="180" pin=15"/></net>

<net id="642"><net_src comp="434" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="180" pin=16"/></net>

<net id="647"><net_src comp="438" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="180" pin=17"/></net>

<net id="652"><net_src comp="442" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="180" pin=18"/></net>

<net id="657"><net_src comp="446" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="180" pin=19"/></net>

<net id="662"><net_src comp="450" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="180" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {3 }
	Port: res_stream_V_data_1_V | {3 }
	Port: res_stream_V_data_2_V | {3 }
	Port: res_stream_V_data_3_V | {3 }
	Port: res_stream_V_data_4_V | {3 }
	Port: res_stream_V_data_5_V | {3 }
	Port: res_stream_V_data_6_V | {3 }
	Port: res_stream_V_data_7_V | {3 }
	Port: res_stream_V_data_8_V | {3 }
	Port: res_stream_V_data_9_V | {3 }
	Port: outidx | {}
	Port: w11_V | {}
 - Input state : 
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_0_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_1_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_2_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_3_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_4_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_5_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_6_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_7_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_8_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_9_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_10_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_11_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_12_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_13_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_14_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_15_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_16_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_17_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_18_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_19_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_20_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_21_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_22_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_23_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_24_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_25_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_26_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_27_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_28_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_29_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_30_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : data_stream_V_data_31_V | {1 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : outidx | {1 2 }
	Port: dense<array<ap_ufixed,32u>,array<ap_fixed<14,7,5,3,0>,10u>,config11> : w11_V | {1 2 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		tmp_data_8_V : 1
		tmp_data_9_V : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                               |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |    5    |  24.766 |   708   |   506   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                              empty_read_fu_112                              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                           write_ln60_write_fu_180                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               data_0_V_fu_254                               |    0    |    0    |    0    |    0    |
|          |                               data_1_V_fu_259                               |    0    |    0    |    0    |    0    |
|          |                               data_2_V_fu_264                               |    0    |    0    |    0    |    0    |
|          |                               data_3_V_fu_269                               |    0    |    0    |    0    |    0    |
|          |                               data_4_V_fu_274                               |    0    |    0    |    0    |    0    |
|          |                               data_5_V_fu_279                               |    0    |    0    |    0    |    0    |
|          |                               data_6_V_fu_284                               |    0    |    0    |    0    |    0    |
|          |                               data_7_V_fu_289                               |    0    |    0    |    0    |    0    |
|          |                               data_8_V_fu_294                               |    0    |    0    |    0    |    0    |
|          |                               data_9_V_fu_299                               |    0    |    0    |    0    |    0    |
|          |                               data_10_V_fu_304                              |    0    |    0    |    0    |    0    |
|          |                               data_11_V_fu_309                              |    0    |    0    |    0    |    0    |
|          |                               data_12_V_fu_314                              |    0    |    0    |    0    |    0    |
|          |                               data_13_V_fu_319                              |    0    |    0    |    0    |    0    |
|          |                               data_14_V_fu_324                              |    0    |    0    |    0    |    0    |
|          |                               data_15_V_fu_329                              |    0    |    0    |    0    |    0    |
|          |                               data_16_V_fu_334                              |    0    |    0    |    0    |    0    |
|          |                               data_17_V_fu_339                              |    0    |    0    |    0    |    0    |
|          |                               data_18_V_fu_344                              |    0    |    0    |    0    |    0    |
|          |                               data_19_V_fu_349                              |    0    |    0    |    0    |    0    |
|extractvalue|                               data_20_V_fu_354                              |    0    |    0    |    0    |    0    |
|          |                               data_21_V_fu_359                              |    0    |    0    |    0    |    0    |
|          |                               data_22_V_fu_364                              |    0    |    0    |    0    |    0    |
|          |                               data_23_V_fu_369                              |    0    |    0    |    0    |    0    |
|          |                               data_24_V_fu_374                              |    0    |    0    |    0    |    0    |
|          |                               data_25_V_fu_379                              |    0    |    0    |    0    |    0    |
|          |                               data_26_V_fu_384                              |    0    |    0    |    0    |    0    |
|          |                               data_27_V_fu_389                              |    0    |    0    |    0    |    0    |
|          |                               data_28_V_fu_394                              |    0    |    0    |    0    |    0    |
|          |                               data_29_V_fu_399                              |    0    |    0    |    0    |    0    |
|          |                               data_30_V_fu_404                              |    0    |    0    |    0    |    0    |
|          |                               data_31_V_fu_409                              |    0    |    0    |    0    |    0    |
|          |                             tmp_data_0_V_fu_414                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_1_V_fu_418                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_2_V_fu_422                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_3_V_fu_426                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_4_V_fu_430                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_5_V_fu_434                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_6_V_fu_438                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_7_V_fu_442                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_8_V_fu_446                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_9_V_fu_450                             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                             |    5    |  24.766 |   708   |   506   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  data_0_V_reg_454  |    4   |
|  data_10_V_reg_504 |    4   |
|  data_11_V_reg_509 |    4   |
|  data_12_V_reg_514 |    4   |
|  data_13_V_reg_519 |    4   |
|  data_14_V_reg_524 |    4   |
|  data_15_V_reg_529 |    4   |
|  data_16_V_reg_534 |    4   |
|  data_17_V_reg_539 |    4   |
|  data_18_V_reg_544 |    4   |
|  data_19_V_reg_549 |    4   |
|  data_1_V_reg_459  |    4   |
|  data_20_V_reg_554 |    4   |
|  data_21_V_reg_559 |    4   |
|  data_22_V_reg_564 |    4   |
|  data_23_V_reg_569 |    4   |
|  data_24_V_reg_574 |    4   |
|  data_25_V_reg_579 |    4   |
|  data_26_V_reg_584 |    4   |
|  data_27_V_reg_589 |    4   |
|  data_28_V_reg_594 |    4   |
|  data_29_V_reg_599 |    4   |
|  data_2_V_reg_464  |    4   |
|  data_30_V_reg_604 |    4   |
|  data_31_V_reg_609 |    4   |
|  data_3_V_reg_469  |    4   |
|  data_4_V_reg_474  |    4   |
|  data_5_V_reg_479  |    4   |
|  data_6_V_reg_484  |    4   |
|  data_7_V_reg_489  |    4   |
|  data_8_V_reg_494  |    4   |
|  data_9_V_reg_499  |    4   |
|tmp_data_0_V_reg_614|   14   |
|tmp_data_1_V_reg_619|   14   |
|tmp_data_2_V_reg_624|   14   |
|tmp_data_3_V_reg_629|   14   |
|tmp_data_4_V_reg_634|   14   |
|tmp_data_5_V_reg_639|   14   |
|tmp_data_6_V_reg_644|   14   |
|tmp_data_7_V_reg_649|   14   |
|tmp_data_8_V_reg_654|   14   |
|tmp_data_9_V_reg_659|   14   |
+--------------------+--------+
|        Total       |   268  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Comp                                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p1  |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p2  |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p3  |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p4  |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p5  |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p6  |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p7  |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p8  |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p9  |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p10 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p11 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p12 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p13 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p14 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p15 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p16 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p17 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p18 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p19 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p20 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p21 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p22 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p23 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p24 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p25 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p26 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p27 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p28 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p29 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p30 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p31 |   2  |   4  |    8   ||    9    |
| grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214 |  p32 |   2  |   4  |    8   ||    9    |
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Total                                    |      |      |      |   256  ||  56.608 ||   288   |
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |   24   |   708  |   506  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   56   |    -   |   288  |
|  Register |    -   |    -   |   268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   81   |   976  |   794  |
+-----------+--------+--------+--------+--------+
