
*** Running vivado
    with args -log led_light.rds -m64 -mode batch -messageDb vivado.pb -source led_light.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source led_light.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog {
#   D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/new/seg_7.v
#   D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/s_74ls138l.v
#   D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/s_74ls138.v
#   D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/swich_1.v
#   D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/swich.v
#   D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/ctc.v
#   D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/clock_div.v
#   D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/led_light.v
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/Xilinx_workspace/formal_assignment/formal_assignment.data/wt [current_project]
# set_property parent.project_dir D:/Xilinx_workspace/formal_assignment [current_project]
# synth_design -top led_light -part xc7a100tcsg324-1
Command: synth_design -top led_light -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 234.688 ; gain = 69.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_light' [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/led_light.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_div' [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/clock_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/clock_div.v:23]
INFO: [Synth 8-638] synthesizing module 'ctc' [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/ctc.v:23]
INFO: [Synth 8-256] done synthesizing module 'ctc' (2#1) [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/ctc.v:23]
INFO: [Synth 8-638] synthesizing module 'swich' [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/swich.v:23]
INFO: [Synth 8-256] done synthesizing module 'swich' (3#1) [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/swich.v:23]
INFO: [Synth 8-638] synthesizing module 'swich_1' [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/swich_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'swich_1' (4#1) [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/swich_1.v:23]
INFO: [Synth 8-638] synthesizing module 'seg_7' [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/new/seg_7.v:23]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/new/seg_7.v:31]
INFO: [Synth 8-256] done synthesizing module 'seg_7' (5#1) [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/new/seg_7.v:23]
INFO: [Synth 8-638] synthesizing module 's_74ls138l' [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/s_74ls138l.v:22]
INFO: [Synth 8-256] done synthesizing module 's_74ls138l' (6#1) [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/s_74ls138l.v:22]
INFO: [Synth 8-638] synthesizing module 's_74ls138' [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/s_74ls138.v:22]
INFO: [Synth 8-256] done synthesizing module 's_74ls138' (7#1) [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/s_74ls138.v:22]
INFO: [Synth 8-256] done synthesizing module 'led_light' (8#1) [D:/Xilinx_workspace/formal_assignment/formal_assignment.srcs/sources_1/imports/sources_1/imports/new/led_light.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 268.008 ; gain = 103.277
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 268.008 ; gain = 103.277
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 531.965 ; gain = 367.234
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_light 
Detailed RTL Component Info : 
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ctc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module swich 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module swich_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module seg_7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module s_74ls138l 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 8     
Module s_74ls138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 8     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design led_light has unconnected port yy[3]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 541.695 ; gain = 376.965
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 563.793 ; gain = 399.063
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 563.793 ; gain = 399.063
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\U2/point_reg ) is unused and will be removed from module led_light.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 563.793 ; gain = 399.063
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 563.793 ; gain = 399.063
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 563.793 ; gain = 399.063
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 563.793 ; gain = 399.063
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    28|
|4     |LUT2   |     2|
|5     |LUT3   |     1|
|6     |LUT4   |    25|
|7     |LUT5   |     6|
|8     |LUT6   |     3|
|9     |FDCE   |    11|
|10    |FDRE   |    34|
|11    |IBUF   |    17|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   163|
|2     |  U0     |clock_div |    67|
|3     |  U1     |ctc       |    22|
|4     |  U2     |swich     |     5|
|5     |  U3     |swich_1   |     9|
|6     |  U4     |seg_7     |    14|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 563.793 ; gain = 399.063
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 563.793 ; gain = 399.063
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 958.648 ; gain = 757.898
# write_checkpoint led_light.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file led_light_utilization_synth.rpt -pb led_light_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 958.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 12 19:45:58 2014...
