

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-b1fdc6da937e638fc1cf735829613f1037bbbf1a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-arbiter_algo                           1 # arbiter_algo
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_banks                               1 # The number of L1 cache banks
-l1_latency                            82 # L1 Hit Latency
-smem_latency                          24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         0 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,1,0,2,1,2,1,0,2,1,5 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     1 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    1 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-simple_dram_model                      0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:L,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
66758181b4c3a949b4698f1f4481353c  /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Running md5sum using "md5sum /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test "
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x403148, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage" from 0x0 to 0x8810 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=34832, cmem=784
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a8f0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40ab80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40ae10, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40b0a0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40b330, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40b5c0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40b850, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40bae0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40bd60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40bfe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40c260, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40c4e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40c760, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40c9e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40cc60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40cee0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40d100, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40d320, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40d540, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40d760, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40d980, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40dba0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40ddc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40dfe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40e200, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40e420, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40e640, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40e860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40ea80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40eca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40eec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40f0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a62e0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a6320; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a6360; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a63a0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a5500; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a62c0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x411fe0; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x412000; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a62c8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x411fe4; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a62d0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc379641e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403148 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1275, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2c0 (cutlass-test.1.sm_70.ptx:152) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (cutlass-test.1.sm_70.ptx:190) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x340 (cutlass-test.1.sm_70.ptx:191) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (cutlass-test.1.sm_70.ptx:249) and.b32 %r1325, %r1963, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x348 (cutlass-test.1.sm_70.ptx:192) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (cutlass-test.1.sm_70.ptx:221) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x408 (cutlass-test.1.sm_70.ptx:218) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (cutlass-test.1.sm_70.ptx:249) and.b32 %r1325, %r1963, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x418 (cutlass-test.1.sm_70.ptx:222) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (cutlass-test.1.sm_70.ptx:249) and.b32 %r1325, %r1963, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x510 (cutlass-test.1.sm_70.ptx:256) @!%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (cutlass-test.1.sm_70.ptx:263) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x518 (cutlass-test.1.sm_70.ptx:257) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (cutlass-test.1.sm_70.ptx:260) ld.global.v4.u32 {%r2178, %r2177, %r2180, %r2179}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x578 (cutlass-test.1.sm_70.ptx:273) @%p33 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (cutlass-test.1.sm_70.ptx:278) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5d0 (cutlass-test.1.sm_70.ptx:287) @%p34 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:292) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x628 (cutlass-test.1.sm_70.ptx:301) @%p35 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x638 (cutlass-test.1.sm_70.ptx:306) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x688 (cutlass-test.1.sm_70.ptx:316) @!%p36 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:323) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x690 (cutlass-test.1.sm_70.ptx:317) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (cutlass-test.1.sm_70.ptx:320) ld.global.v4.u32 {%r2194, %r2193, %r2196, %r2195}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:333) @%p37 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:338) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x748 (cutlass-test.1.sm_70.ptx:347) @%p38 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (cutlass-test.1.sm_70.ptx:352) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x798 (cutlass-test.1.sm_70.ptx:360) @%p39 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a8 (cutlass-test.1.sm_70.ptx:365) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x850 (cutlass-test.1.sm_70.ptx:386) @%p40 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (cutlass-test.1.sm_70.ptx:424) mul.wide.s32 %rd150, %r98, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x980 (cutlass-test.1.sm_70.ptx:450) @%p41 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1840 (cutlass-test.1.sm_70.ptx:958) setp.lt.s32%p56, %r2321, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xb90 (cutlass-test.1.sm_70.ptx:519) @%p42 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (cutlass-test.1.sm_70.ptx:578) and.b32 %r1581, %r1963, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xd60 (cutlass-test.1.sm_70.ptx:580) @!%p47 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd78 (cutlass-test.1.sm_70.ptx:587) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xd68 (cutlass-test.1.sm_70.ptx:581) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (cutlass-test.1.sm_70.ptx:584) ld.global.v4.u32 {%r2178, %r2177, %r2180, %r2179}, [%rd415];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xd98 (cutlass-test.1.sm_70.ptx:591) @%p48 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda8 (cutlass-test.1.sm_70.ptx:596) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xdd0 (cutlass-test.1.sm_70.ptx:601) @%p49 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde0 (cutlass-test.1.sm_70.ptx:606) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xe08 (cutlass-test.1.sm_70.ptx:611) @%p50 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe18 (cutlass-test.1.sm_70.ptx:616) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xe40 (cutlass-test.1.sm_70.ptx:621) @!%p51 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe58 (cutlass-test.1.sm_70.ptx:628) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xe48 (cutlass-test.1.sm_70.ptx:622) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe50 (cutlass-test.1.sm_70.ptx:625) ld.global.v4.u32 {%r2194, %r2193, %r2196, %r2195}, [%rd414];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xe78 (cutlass-test.1.sm_70.ptx:632) @%p52 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (cutlass-test.1.sm_70.ptx:637) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xeb0 (cutlass-test.1.sm_70.ptx:642) @%p53 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec0 (cutlass-test.1.sm_70.ptx:647) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xee8 (cutlass-test.1.sm_70.ptx:652) @%p54 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef8 (cutlass-test.1.sm_70.ptx:657) add.s32 %r1623, %r98, 2176;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1638 (cutlass-test.1.sm_70.ptx:889) @%p55 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1640 (cutlass-test.1.sm_70.ptx:890) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1640 (cutlass-test.1.sm_70.ptx:890) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1840 (cutlass-test.1.sm_70.ptx:958) setp.lt.s32%p56, %r2321, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1848 (cutlass-test.1.sm_70.ptx:959) @%p56 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (cutlass-test.1.sm_70.ptx:1171) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1eb8 (cutlass-test.1.sm_70.ptx:1168) @%p57 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (cutlass-test.1.sm_70.ptx:1171) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) @%p58 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fa0 (cutlass-test.1.sm_70.ptx:2505) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f70 (cutlass-test.1.sm_70.ptx:1193) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c20 (cutlass-test.1.sm_70.ptx:1709) ld.param.u64 %rd409, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f80 (cutlass-test.1.sm_70.ptx:1197) @%p157 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff8 (cutlass-test.1.sm_70.ptx:1235) shl.b32 %r1891, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2018 (cutlass-test.1.sm_70.ptx:1239) @%p158 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2090 (cutlass-test.1.sm_70.ptx:1277) mul.wide.s32 %rd352, %r1012, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2268 (cutlass-test.1.sm_70.ptx:1336) @%p161 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a8 (cutlass-test.1.sm_70.ptx:1347) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) @!%p164 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (cutlass-test.1.sm_70.ptx:1418) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1410) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (cutlass-test.1.sm_70.ptx:1413) shl.b64 %rd359, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) @!%p167 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2508 (cutlass-test.1.sm_70.ptx:1431) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1423) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f0 (cutlass-test.1.sm_70.ptx:1426) shl.b64 %rd362, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) @!%p170 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2550 (cutlass-test.1.sm_70.ptx:1444) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1436) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2538 (cutlass-test.1.sm_70.ptx:1439) shl.b64 %rd365, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) @!%p173 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2598 (cutlass-test.1.sm_70.ptx:1457) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1449) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2580 (cutlass-test.1.sm_70.ptx:1452) shl.b64 %rd368, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) @!%p176 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e0 (cutlass-test.1.sm_70.ptx:1470) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1462) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c8 (cutlass-test.1.sm_70.ptx:1465) shl.b64 %rd371, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) @!%p179 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2628 (cutlass-test.1.sm_70.ptx:1483) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1475) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2610 (cutlass-test.1.sm_70.ptx:1478) shl.b64 %rd374, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) @!%p182 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2670 (cutlass-test.1.sm_70.ptx:1496) cvt.s64.s32%rd379, %r1254;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1488) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2658 (cutlass-test.1.sm_70.ptx:1491) shl.b64 %rd377, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2808 (cutlass-test.1.sm_70.ptx:1547) @%p185 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2858 (cutlass-test.1.sm_70.ptx:1560) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) @!%p188 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a68 (cutlass-test.1.sm_70.ptx:1630) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1622) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a50 (cutlass-test.1.sm_70.ptx:1625) shl.b64 %rd386, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) @!%p191 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab0 (cutlass-test.1.sm_70.ptx:1643) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1635) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a98 (cutlass-test.1.sm_70.ptx:1638) shl.b64 %rd389, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) @!%p194 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af8 (cutlass-test.1.sm_70.ptx:1656) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1648) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (cutlass-test.1.sm_70.ptx:1651) shl.b64 %rd392, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) @!%p197 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b40 (cutlass-test.1.sm_70.ptx:1669) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1661) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b28 (cutlass-test.1.sm_70.ptx:1664) shl.b64 %rd395, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) @!%p200 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b88 (cutlass-test.1.sm_70.ptx:1682) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1674) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (cutlass-test.1.sm_70.ptx:1677) shl.b64 %rd398, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) @!%p203 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd0 (cutlass-test.1.sm_70.ptx:1695) add.s64 %rd404, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1687) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb8 (cutlass-test.1.sm_70.ptx:1690) shl.b64 %rd401, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) @!%p206 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fa0 (cutlass-test.1.sm_70.ptx:2505) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1702) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1706) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fa0 (cutlass-test.1.sm_70.ptx:2505) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c60 (cutlass-test.1.sm_70.ptx:1717) @%p59 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (cutlass-test.1.sm_70.ptx:1755) shl.b32 %r1806, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf8 (cutlass-test.1.sm_70.ptx:1759) @%p60 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d70 (cutlass-test.1.sm_70.ptx:1797) setp.lt.s32%p61, %r1010, %r1260;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) @!%p63 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2da0 (cutlass-test.1.sm_70.ptx:1807) cvt.s64.s32%rd47, %r1247;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1801) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1804) ld.global.v4.u32 {%r2531, %r2532, %r2533, %r2534}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) @!%p66 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (cutlass-test.1.sm_70.ptx:1821) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1815) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1818) ld.global.v4.u32 {%r2535, %r2536, %r2537, %r2538}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) @!%p69 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e38 (cutlass-test.1.sm_70.ptx:1834) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1828) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1831) ld.global.v4.u32 {%r2539, %r2540, %r2541, %r2542}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) @!%p72 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e80 (cutlass-test.1.sm_70.ptx:1847) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1841) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1844) ld.global.v4.u32 {%r2543, %r2544, %r2545, %r2546}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) @!%p75 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec8 (cutlass-test.1.sm_70.ptx:1860) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1854) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1857) ld.global.v4.u32 {%r2547, %r2548, %r2549, %r2550}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) @!%p78 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f10 (cutlass-test.1.sm_70.ptx:1873) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1867) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1870) ld.global.v4.u32 {%r2551, %r2552, %r2553, %r2554}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) @!%p81 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (cutlass-test.1.sm_70.ptx:1886) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1880) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1883) ld.global.v4.u32 {%r2555, %r2556, %r2557, %r2558}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) @!%p84 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fa0 (cutlass-test.1.sm_70.ptx:1899) mul.wide.s32 %rd266, %r1012, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1893) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1896) ld.global.v4.u32 {%r2559, %r2560, %r2561, %r2562}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34b0 (cutlass-test.1.sm_70.ptx:2061) @%p87 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34c0 (cutlass-test.1.sm_70.ptx:2066) cvt.s64.s32%rd66, %r1253;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) @!%p90 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3510 (cutlass-test.1.sm_70.ptx:2080) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2072) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f8 (cutlass-test.1.sm_70.ptx:2075) shl.b64 %rd276, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) @!%p93 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3558 (cutlass-test.1.sm_70.ptx:2093) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2085) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3540 (cutlass-test.1.sm_70.ptx:2088) shl.b64 %rd279, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) @!%p96 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (cutlass-test.1.sm_70.ptx:2106) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2098) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (cutlass-test.1.sm_70.ptx:2101) shl.b64 %rd282, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) @!%p99 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e8 (cutlass-test.1.sm_70.ptx:2119) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2111) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d0 (cutlass-test.1.sm_70.ptx:2114) shl.b64 %rd285, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) @!%p102 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3630 (cutlass-test.1.sm_70.ptx:2132) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2124) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3618 (cutlass-test.1.sm_70.ptx:2127) shl.b64 %rd288, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) @!%p105 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3678 (cutlass-test.1.sm_70.ptx:2145) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2137) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3660 (cutlass-test.1.sm_70.ptx:2140) shl.b64 %rd291, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) @!%p108 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36c0 (cutlass-test.1.sm_70.ptx:2158) cvt.s64.s32%rd296, %r1254;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2150) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a8 (cutlass-test.1.sm_70.ptx:2153) shl.b64 %rd294, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) @!%p111 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3700 (cutlass-test.1.sm_70.ptx:2170) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2164) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2167) ld.global.v4.u32 {%r2531, %r2532, %r2533, %r2534}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) @!%p114 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3748 (cutlass-test.1.sm_70.ptx:2183) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2177) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2180) ld.global.v4.u32 {%r2535, %r2536, %r2537, %r2538}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) @!%p117 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3790 (cutlass-test.1.sm_70.ptx:2196) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2190) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2193) ld.global.v4.u32 {%r2539, %r2540, %r2541, %r2542}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) @!%p120 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d8 (cutlass-test.1.sm_70.ptx:2209) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2203) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2206) ld.global.v4.u32 {%r2543, %r2544, %r2545, %r2546}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) @!%p123 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3820 (cutlass-test.1.sm_70.ptx:2222) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2216) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2219) ld.global.v4.u32 {%r2547, %r2548, %r2549, %r2550}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) @!%p126 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3868 (cutlass-test.1.sm_70.ptx:2235) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2229) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2232) ld.global.v4.u32 {%r2551, %r2552, %r2553, %r2554}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) @!%p129 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b0 (cutlass-test.1.sm_70.ptx:2248) add.s64 %rd310, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2242) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2245) ld.global.v4.u32 {%r2555, %r2556, %r2557, %r2558}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) @!%p132 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f8 (cutlass-test.1.sm_70.ptx:2261) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2255) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2258) ld.global.v4.u32 {%r2559, %r2560, %r2561, %r2562}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d88 (cutlass-test.1.sm_70.ptx:2407) @%p135 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da8 (cutlass-test.1.sm_70.ptx:2414) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) @!%p138 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3df0 (cutlass-test.1.sm_70.ptx:2427) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2419) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd8 (cutlass-test.1.sm_70.ptx:2422) shl.b64 %rd318, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) @!%p141 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e38 (cutlass-test.1.sm_70.ptx:2440) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2432) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e20 (cutlass-test.1.sm_70.ptx:2435) shl.b64 %rd321, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) @!%p144 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e80 (cutlass-test.1.sm_70.ptx:2453) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2445) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e68 (cutlass-test.1.sm_70.ptx:2448) shl.b64 %rd324, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) @!%p147 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec8 (cutlass-test.1.sm_70.ptx:2466) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2458) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3eb0 (cutlass-test.1.sm_70.ptx:2461) shl.b64 %rd327, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) @!%p150 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f10 (cutlass-test.1.sm_70.ptx:2479) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2471) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef8 (cutlass-test.1.sm_70.ptx:2474) shl.b64 %rd330, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) @!%p153 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f58 (cutlass-test.1.sm_70.ptx:2492) add.s64 %rd336, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2484) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (cutlass-test.1.sm_70.ptx:2487) shl.b64 %rd333, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) @!%p156 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fa0 (cutlass-test.1.sm_70.ptx:2505) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2499) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2502) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (2,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 0, limited by: regs
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_1ELS5_0ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!


GPGPU-Sim uArch: ERROR ** deadlock detected: last writeback core 2 @ gpu_sim_cycle 10534 (+ gpu_tot_sim_cycle 4294867296) (89466 cycles ago)
GPGPU-Sim uArch: DEADLOCK  shader cores no longer committing instructions [core(# threads)]:
GPGPU-Sim uArch: DEADLOCK  0(256) 1(0) 2(256) 3(0) 4(256) 5(0) 6(256) 7(0) 

Re-run the simulator in gdb and use debug routines in .gdbinit to debug this
