(module SS_Relay_VO14642AT (layer F.Cu) (tedit 57A94786)
  (fp_text reference REF** (at -5.13 0 90) (layer F.SilkS)
    (effects (font (size 1.2 1.2) (thickness 0.15)))
  )
  (fp_text value SS_Relay_VO14642AT (at 0 0) (layer F.Fab)
    (effects (font (size 1.2 1.2) (thickness 0.15)))
  )
  (fp_line (start -2.93 -6.02) (end -3.93 -5.02) (layer F.SilkS) (width 0.15))
  (fp_line (start -3.93 -5.02) (end -3.93 6.02) (layer F.SilkS) (width 0.15))
  (fp_line (start -3.93 6.02) (end 3.93 6.02) (layer F.SilkS) (width 0.15))
  (fp_line (start 3.93 6.02) (end 3.93 -6.02) (layer F.SilkS) (width 0.15))
  (fp_line (start 3.93 -6.02) (end -2.93 -6.02) (layer F.SilkS) (width 0.15))
  (pad 6 smd rect (at -2.54 -4.76) (size 1.78 1.52) (layers F.Cu F.Paste F.Mask))
  (pad 1 smd rect (at -2.54 4.76) (size 1.78 1.52) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at 0 -4.76) (size 1.78 1.52) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at 0 4.76) (size 1.78 1.52) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at 2.54 -4.76) (size 1.78 1.52) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at 2.54 4.76) (size 1.78 1.52) (layers F.Cu F.Paste F.Mask))
  (model E:/jfixelle/Documents/APC/GitRepo/PCB_Libs/3DParts/VO14642AT.wrl
    (at (xyz 0 0 0.02))
    (scale (xyz 10 10 10))
    (rotate (xyz 180 0 90))
  )
)
