INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_03/Lab_03/Lab_03.srcs/sources_1/new/two_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-311] analyzing module BinaryToDecimal
INFO: [VRFC 10-311] analyzing module BCD_to_SevenSegment
INFO: [VRFC 10-311] analyzing module disp_add
INFO: [VRFC 10-311] analyzing module fourbitadd_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_03/Lab_03/Lab_03.srcs/sim_2/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_03/Lab_03/Lab_03.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
