INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Readdata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Readdata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/Writedata_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writedata_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol equalM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/datapath.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:135]
INFO: [VRFC 10-2458] undeclared symbol memwriteM, assumed default net type wire [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:151]
WARNING: [VRFC 10-3380] identifier 'aluoutconvertM' is used before its declaration [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/mycpu_top.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
