--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf clk.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.916ns.
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X48Y85.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.916ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y91.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y88.G4      net (fanout=7)        1.424   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X52Y88.Y       Tilo                  0.660   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X48Y85.CE      net (fanout=5)        0.782   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X48Y85.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (1.710ns logic, 2.206ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X48Y85.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.916ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y91.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y88.G4      net (fanout=7)        1.424   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X52Y88.Y       Tilo                  0.660   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X48Y85.CE      net (fanout=5)        0.782   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X48Y85.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (1.710ns logic, 2.206ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X48Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.916ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y91.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y88.G4      net (fanout=7)        1.424   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X52Y88.Y       Tilo                  0.660   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X48Y84.CE      net (fanout=5)        0.782   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X48Y84.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (1.710ns logic, 2.206ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X59Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y91.YQ      Tcko                  0.454   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X59Y91.SR      net (fanout=7)        0.511   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X59Y91.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.945ns logic, 0.511ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X59Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y91.YQ      Tcko                  0.454   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X59Y91.SR      net (fanout=7)        0.511   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X59Y91.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.945ns logic, 0.511ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X58Y88.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y91.YQ      Tcko                  0.454   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X58Y88.SR      net (fanout=7)        0.513   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X58Y88.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.945ns logic, 0.513ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.411ns.
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X62Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    icon_instance/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y91.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y91.BY      net (fanout=7)        0.511   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X62Y91.CLK     Tdick                 0.333   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.900ns logic, 0.511ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X62Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.995ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.995ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    icon_instance/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y91.YQ      Tcko                  0.454   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y91.BY      net (fanout=7)        0.409   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X62Y91.CLK     Tckdi       (-Th)    -0.132   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.586ns logic, 0.409ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (SLICE_X12Y69.G3), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.469ns (data path - clock path skew + uncertainty)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      7.469ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y86.XQ      Tcko                  0.514   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X52Y86.G2      net (fanout=4)        1.435   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X52Y86.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y84.G3      net (fanout=4)        0.772   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X12Y69.G3      net (fanout=385)      2.652   vio_control<7>
    SLICE_X12Y69.CLK     Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      7.469ns (2.610ns logic, 4.859ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.754ns (data path - clock path skew + uncertainty)
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      6.754ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X53Y88.F2      net (fanout=2)        0.454   icon_instance/U0/U_ICON/iSYNC
    SLICE_X53Y88.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X46Y84.G4      net (fanout=4)        1.089   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X12Y69.G3      net (fanout=385)      2.652   vio_control<7>
    SLICE_X12Y69.CLK     Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (2.559ns logic, 4.195ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.653ns (data path - clock path skew + uncertainty)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      6.653ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y87.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y86.G1      net (fanout=5)        0.622   icon_instance/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y86.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y84.G3      net (fanout=4)        0.772   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X12Y69.G3      net (fanout=385)      2.652   vio_control<7>
    SLICE_X12Y69.CLK     Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      6.653ns (2.607ns logic, 4.046ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (SLICE_X12Y69.G3), 11 paths
--------------------------------------------------------------------------------
Delay (hold path):      4.763ns (datapath - clock path skew - uncertainty)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      4.763ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y84.XQ      Tcko                  0.412   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X49Y84.F3      net (fanout=5)        0.423   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X49Y84.X       Tilo                  0.490   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X46Y84.G2      net (fanout=1)        0.302   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X46Y84.Y       Tilo                  0.528   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X12Y69.G3      net (fanout=385)      2.121   vio_control<7>
    SLICE_X12Y69.CLK     Tckg        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.917ns logic, 2.846ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.809ns (datapath - clock path skew - uncertainty)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      4.809ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y84.YQ      Tcko                  0.454   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X49Y84.F4      net (fanout=5)        0.427   icon_instance/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X49Y84.X       Tilo                  0.490   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X46Y84.G2      net (fanout=1)        0.302   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X46Y84.Y       Tilo                  0.528   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X12Y69.G3      net (fanout=385)      2.121   vio_control<7>
    SLICE_X12Y69.CLK     Tckg        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (1.959ns logic, 2.850ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.835ns (datapath - clock path skew - uncertainty)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      4.835ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y85.XQ      Tcko                  0.412   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X49Y84.F2      net (fanout=5)        0.495   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X49Y84.X       Tilo                  0.490   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X46Y84.G2      net (fanout=1)        0.302   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X46Y84.Y       Tilo                  0.528   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X12Y69.G3      net (fanout=385)      2.121   vio_control<7>
    SLICE_X12Y69.CLK     Tckg        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.917ns logic, 2.918ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X13Y70.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.957ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Data Path Delay:      1.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         imem_idata<0> falling
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.YQ       Tcko                  0.567   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/falling_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING
    SLICE_X13Y70.G2      net (fanout=1)        0.662   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/falling_out
    SLICE_X13Y70.CLK     Tgck                  0.728   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.295ns logic, 0.662ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X12Y68.G1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.743ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Data Path Delay:      1.743ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.YQ      Tcko                  0.567   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    SLICE_X12Y68.G1      net (fanout=1)        0.400   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
    SLICE_X12Y68.CLK     Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (1.343ns logic, 0.400ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X12Y68.G4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.655ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Data Path Delay:      1.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         imem_idata<0> rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y68.YQ      Tcko                  0.511   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING
    SLICE_X12Y68.G4      net (fanout=1)        0.368   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out
    SLICE_X12Y68.CLK     Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (1.287ns logic, 0.368ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X12Y68.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.191ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Data Path Delay:      1.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         imem_idata<0> rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y68.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING
    SLICE_X12Y68.G4      net (fanout=1)        0.295   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out
    SLICE_X12Y68.CLK     Tckg        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.896ns logic, 0.295ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X12Y68.G1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.261ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Data Path Delay:      1.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.YQ      Tcko                  0.454   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    SLICE_X12Y68.G1      net (fanout=1)        0.320   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
    SLICE_X12Y68.CLK     Tckg        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.941ns logic, 0.320ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X13Y70.G2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.432ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         imem_idata<0> falling
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING to vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.YQ       Tcko                  0.454   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/falling_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING
    SLICE_X13Y70.G2      net (fanout=1)        0.530   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/falling_out
    SLICE_X13Y70.CLK     Tckg        (-Th)    -0.448   vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.902ns logic, 0.530ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12840 paths analyzed, 2299 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.056ns.
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG (SLICE_X53Y6.G4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.056ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y86.XQ      Tcko                  0.514   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X52Y86.G2      net (fanout=4)        1.435   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X52Y86.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y84.G3      net (fanout=4)        0.772   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X53Y6.G4       net (fanout=385)      8.287   vio_control<7>
    SLICE_X53Y6.CLK      Tgck                  0.728   vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     13.056ns (2.562ns logic, 10.494ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X53Y88.F2      net (fanout=2)        0.454   icon_instance/U0/U_ICON/iSYNC
    SLICE_X53Y88.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X46Y84.G4      net (fanout=4)        1.089   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X53Y6.G4       net (fanout=385)      8.287   vio_control<7>
    SLICE_X53Y6.CLK      Tgck                  0.728   vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (2.511ns logic, 9.830ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.240ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y87.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y86.G1      net (fanout=5)        0.622   icon_instance/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y86.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y84.G3      net (fanout=4)        0.772   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X53Y6.G4       net (fanout=385)      8.287   vio_control<7>
    SLICE_X53Y6.CLK      Tgck                  0.728   vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.240ns (2.559ns logic, 9.681ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X52Y4.G3), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y86.XQ      Tcko                  0.514   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X52Y86.G2      net (fanout=4)        1.435   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X52Y86.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y84.G3      net (fanout=4)        0.772   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X52Y4.G3       net (fanout=385)      8.050   vio_control<7>
    SLICE_X52Y4.CLK      Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (2.610ns logic, 10.257ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.152ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X53Y88.F2      net (fanout=2)        0.454   icon_instance/U0/U_ICON/iSYNC
    SLICE_X53Y88.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X46Y84.G4      net (fanout=4)        1.089   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X52Y4.G3       net (fanout=385)      8.050   vio_control<7>
    SLICE_X52Y4.CLK      Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.152ns (2.559ns logic, 9.593ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.051ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y87.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y86.G1      net (fanout=5)        0.622   icon_instance/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y86.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y84.G3      net (fanout=4)        0.772   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X52Y4.G3       net (fanout=385)      8.050   vio_control<7>
    SLICE_X52Y4.CLK      Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.051ns (2.607ns logic, 9.444ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X52Y5.G3), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y86.XQ      Tcko                  0.514   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X52Y86.G2      net (fanout=4)        1.435   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X52Y86.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y84.G3      net (fanout=4)        0.772   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X52Y5.G3       net (fanout=385)      8.050   vio_control<7>
    SLICE_X52Y5.CLK      Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (2.610ns logic, 10.257ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.152ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X53Y88.F2      net (fanout=2)        0.454   icon_instance/U0/U_ICON/iSYNC
    SLICE_X53Y88.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X46Y84.G4      net (fanout=4)        1.089   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X52Y5.G3       net (fanout=385)      8.050   vio_control<7>
    SLICE_X52Y5.CLK      Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.152ns (2.559ns logic, 9.593ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.051ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y87.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y86.G1      net (fanout=5)        0.622   icon_instance/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y86.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y84.G3      net (fanout=4)        0.772   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X52Y5.G3       net (fanout=385)      8.050   vio_control<7>
    SLICE_X52Y5.CLK      Tgck                  0.776   vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.051ns (2.607ns logic, 9.444ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X1Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_F_REG to vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.YQ       Tcko                  0.409   vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_F_REG
    SLICE_X1Y13.BX       net (fanout=1)        0.310   vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/fd3_out
    SLICE_X1Y13.CLK      Tckdi       (-Th)    -0.080   vio_instance/U0/I_VIO/INPUT_SHIFT<16>
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.489ns logic, 0.310ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X13Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_F_REG to vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_F_REG
    SLICE_X13Y54.BX      net (fanout=1)        0.317   vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd3_out
    SLICE_X13Y54.CLK     Tckdi       (-Th)    -0.080   vio_instance/U0/I_VIO/INPUT_SHIFT<30>
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_OUT[87].ASYNC_OUT_CELL/SHIFT_REG (SLICE_X67Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_instance/U0/I_VIO/GEN_ASYNC_OUT[86].ASYNC_OUT_CELL/SHIFT_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_ASYNC_OUT[87].ASYNC_OUT_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_ASYNC_OUT[86].ASYNC_OUT_CELL/SHIFT_REG to vio_instance/U0/I_VIO/GEN_ASYNC_OUT[87].ASYNC_OUT_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y2.YQ       Tcko                  0.409   vio_instance/U0/I_VIO/OUTPUT_SHIFT<88>
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_OUT[86].ASYNC_OUT_CELL/SHIFT_REG
    SLICE_X67Y2.BX       net (fanout=1)        0.317   vio_instance/U0/I_VIO/OUTPUT_SHIFT<87>
    SLICE_X67Y2.CLK      Tckdi       (-Th)    -0.080   vio_instance/U0/I_VIO/OUTPUT_SHIFT<88>
                                                       vio_instance/U0/I_VIO/GEN_ASYNC_OUT[87].ASYNC_OUT_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_instance/U0/U_ICON/U_CMD/iTARGET<11>/SR
  Logical resource: icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/SR
  Location pin: SLICE_X48Y85.SR
  Clock network: icon_instance/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: icon_instance/U0/U_ICON/U_CMD/iTARGET<11>/SR
  Logical resource: icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/SR
  Location pin: SLICE_X48Y85.SR
  Clock network: icon_instance/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_instance/U0/U_ICON/U_CMD/iTARGET<11>/SR
  Logical resource: icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/SR
  Location pin: SLICE_X48Y85.SR
  Clock network: icon_instance/U0/U_ICON/iSEL
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12873 paths, 0 nets, and 2824 connections

Design statistics:
   Minimum period:  13.056ns{1}   (Maximum frequency:  76.593MHz)
   Maximum path delay from/to any node:   3.916ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov  4 01:35:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



