// Seed: 2458680584
module module_0;
  wire id_2;
  assign id_1 = 1;
  tri id_3 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    output logic id_3
);
  initial begin
    id_3 = 1;
    $display(1);
    id_3 <= 1'b0;
  end
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    output logic id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wor id_7,
    output supply1 id_8,
    inout tri1 id_9,
    output tri id_10,
    input wand id_11,
    output wor id_12,
    output tri1 id_13,
    input supply1 id_14,
    output uwire id_15,
    output wand id_16,
    input tri0 id_17,
    inout supply0 id_18
    , id_21,
    output supply1 id_19
);
  reg id_22, id_23;
  assign id_23 = id_21;
  reg id_24, id_25, id_26;
  module_0();
  always @(posedge 1) begin
    if (1) id_24 <= id_23;
    else id_2 <= 1;
  end
endmodule
