
allears_GEN2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aeec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f4  0800b080  0800b080  0001b080  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba74  0800ba74  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba74  0800ba74  0001ba74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba7c  0800ba7c  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba7c  0800ba7c  0001ba7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba80  0800ba80  0001ba80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800ba84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006cc  20000210  0800bc94  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  200008dc  0800bc94  000208dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024b6a  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054eb  00000000  00000000  00044daa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000136ca  00000000  00000000  0004a295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001360  00000000  00000000  0005d960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001e60  00000000  00000000  0005ecc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ae95  00000000  00000000  00060b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00007665  00000000  00000000  0007b9b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008301a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fe4  00000000  00000000  0008306c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b064 	.word	0x0800b064

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800b064 	.word	0x0800b064

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <Echo_Btn_isHandled>:
echo_btn_state_data_t echo_btn_state;

bool Echo_Btn_isHandled(void)
{
	return ECHO_BTN_STATE_HANDLED;
}
 8000ff8:	4b01      	ldr	r3, [pc, #4]	; (8001000 <Echo_Btn_isHandled+0x8>)
 8000ffa:	7898      	ldrb	r0, [r3, #2]
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	2000022c 	.word	0x2000022c

08001004 <Echo_Btn_Handled_clear>:

void Echo_Btn_Handled_clear(void)
{
	ECHO_BTN_STATE_HANDLED = false;
 8001004:	4b01      	ldr	r3, [pc, #4]	; (800100c <Echo_Btn_Handled_clear+0x8>)
 8001006:	2200      	movs	r2, #0
 8001008:	709a      	strb	r2, [r3, #2]
}
 800100a:	4770      	bx	lr
 800100c:	2000022c 	.word	0x2000022c

08001010 <Echo_Btn_handle>:
{
	ECHO_BTN_STATE_HANDLE_ENABLE = enable;
}

void Echo_Btn_handle(void)
{
 8001010:	b508      	push	{r3, lr}
	char res_msg[10] =
	{ '\0', };
#endif

	/* Only works when battery is normal level */
	pressed = ECHO_BTN_IS_PRESSED();
 8001012:	2110      	movs	r1, #16
 8001014:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001018:	f002 fd5c 	bl	8003ad4 <HAL_GPIO_ReadPin>

	if (pressed != ECHO_BTN_STATE_PRESSED)
 800101c:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <Echo_Btn_handle+0x44>)
	pressed = ECHO_BTN_IS_PRESSED();
 800101e:	4601      	mov	r1, r0
	if (pressed != ECHO_BTN_STATE_PRESSED)
 8001020:	781a      	ldrb	r2, [r3, #0]
	pressed = ECHO_BTN_IS_PRESSED();
 8001022:	fab0 f080 	clz	r0, r0
 8001026:	0940      	lsrs	r0, r0, #5
	if (pressed != ECHO_BTN_STATE_PRESSED)
 8001028:	4282      	cmp	r2, r0
 800102a:	d005      	beq.n	8001038 <Echo_Btn_handle+0x28>
	{
		ECHO_BTN_STATE_PRESSED = pressed;
 800102c:	7018      	strb	r0, [r3, #0]
#ifdef DEBUG
		sprintf((char*) res_msg, (const char*) "BTN: %d\r\n", pressed);
		ECHO_SHELL_PRINT(("%s\n",res_msg));
#endif

		if (ECHO_BTN_STATE_PRESSED == false)
 800102e:	b911      	cbnz	r1, 8001036 <Echo_Btn_handle+0x26>
			//aulLed_enable();
		}
		else
		{
			/* BUTTON PRESSED, Send Signal >> echo_state.c */
			ECHO_BTN_STATE_HANDLED = true;
 8001030:	2201      	movs	r2, #1
 8001032:	709a      	strb	r2, [r3, #2]
			ECHO_BTN_STATE_HELD_TICK = 0;
 8001034:	6059      	str	r1, [r3, #4]
		else
		{
			/* Ignored */
		}
	}
}
 8001036:	bd08      	pop	{r3, pc}
	else if (ECHO_BTN_STATE_PRESSED == true)
 8001038:	2a00      	cmp	r2, #0
 800103a:	d0fc      	beq.n	8001036 <Echo_Btn_handle+0x26>
		if (ECHO_BTN_STATE_HELD_TICK == ECHO_BTN_HELD_TIME)
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8001042:	d103      	bne.n	800104c <Echo_Btn_handle+0x3c>
			ECHO_BTN_STATE_HELD_TICK++;
 8001044:	f240 32e9 	movw	r2, #1001	; 0x3e9
			ECHO_BTN_STATE_HELD_TICK++;
 8001048:	605a      	str	r2, [r3, #4]
}
 800104a:	e7f4      	b.n	8001036 <Echo_Btn_handle+0x26>
		else if (ECHO_BTN_STATE_HELD_TICK < ECHO_BTN_HELD_TIME)
 800104c:	d2f3      	bcs.n	8001036 <Echo_Btn_handle+0x26>
			ECHO_BTN_STATE_HELD_TICK++;
 800104e:	3201      	adds	r2, #1
 8001050:	e7fa      	b.n	8001048 <Echo_Btn_handle+0x38>
 8001052:	bf00      	nop
 8001054:	2000022c 	.word	0x2000022c

08001058 <Echo_Flash_Write>:
{
	return FLASH_BANK_1;
}

HAL_StatusTypeDef Echo_Flash_Write()
{
 8001058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 800105a:	f002 fb1f 	bl	800369c <HAL_FLASH_Unlock>
	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 800105e:	4b2c      	ldr	r3, [pc, #176]	; (8001110 <Echo_Flash_Write+0xb8>)
 8001060:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	; 0x5e0
 8001064:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001068:	b291      	uxth	r1, r2
 800106a:	4299      	cmp	r1, r3
 800106c:	d035      	beq.n	80010da <Echo_Flash_Write+0x82>
 800106e:	4b29      	ldr	r3, [pc, #164]	; (8001114 <Echo_Flash_Write+0xbc>)
 8001070:	ea03 2382 	and.w	r3, r3, r2, lsl #10
 8001074:	4a28      	ldr	r2, [pc, #160]	; (8001118 <Echo_Flash_Write+0xc0>)
 8001076:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800107a:	4293      	cmp	r3, r2
 800107c:	d82d      	bhi.n	80010da <Echo_Flash_Write+0x82>
		page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	0adb      	lsrs	r3, r3, #11

	/* Erase the user Flash area*/
	FirstPage = GetPage(FLASH_USER_START_ADDR);
 8001082:	4a26      	ldr	r2, [pc, #152]	; (800111c <Echo_Flash_Write+0xc4>)
 8001084:	6013      	str	r3, [r2, #0]
	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8001086:	4a22      	ldr	r2, [pc, #136]	; (8001110 <Echo_Flash_Write+0xb8>)
 8001088:	f8d2 15e0 	ldr.w	r1, [r2, #1504]	; 0x5e0
 800108c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001090:	b288      	uxth	r0, r1
 8001092:	4290      	cmp	r0, r2
 8001094:	d023      	beq.n	80010de <Echo_Flash_Write+0x86>
 8001096:	4a1f      	ldr	r2, [pc, #124]	; (8001114 <Echo_Flash_Write+0xbc>)
 8001098:	ea02 2281 	and.w	r2, r2, r1, lsl #10
 800109c:	f102 6100 	add.w	r1, r2, #134217728	; 0x8000000
 80010a0:	4a1f      	ldr	r2, [pc, #124]	; (8001120 <Echo_Flash_Write+0xc8>)
 80010a2:	4291      	cmp	r1, r2
 80010a4:	d81b      	bhi.n	80010de <Echo_Flash_Write+0x86>
		page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 80010a6:	1a52      	subs	r2, r2, r1
 80010a8:	0ad2      	lsrs	r2, r2, #11
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 80010aa:	f1c3 0101 	rsb	r1, r3, #1
 80010ae:	440a      	add	r2, r1
 80010b0:	491c      	ldr	r1, [pc, #112]	; (8001124 <Echo_Flash_Write+0xcc>)
	BankNumber = GetBank(FLASH_USER_START_ADDR);
 80010b2:	481d      	ldr	r0, [pc, #116]	; (8001128 <Echo_Flash_Write+0xd0>)
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 80010b4:	600a      	str	r2, [r1, #0]
	BankNumber = GetBank(FLASH_USER_START_ADDR);
 80010b6:	2101      	movs	r1, #1
 80010b8:	6001      	str	r1, [r0, #0]

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80010ba:	481c      	ldr	r0, [pc, #112]	; (800112c <Echo_Flash_Write+0xd4>)
 80010bc:	2400      	movs	r4, #0
	EraseInitStruct.Banks = BankNumber;
 80010be:	e9c0 4100 	strd	r4, r1, [r0]
	EraseInitStruct.Page = FirstPage;
	EraseInitStruct.NbPages = NbOfPages;

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80010c2:	491b      	ldr	r1, [pc, #108]	; (8001130 <Echo_Flash_Write+0xd8>)
	EraseInitStruct.NbPages = NbOfPages;
 80010c4:	e9c0 3202 	strd	r3, r2, [r0, #8]
	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80010c8:	f002 fbdc 	bl	8003884 <HAL_FLASHEx_Erase>
 80010cc:	4604      	mov	r4, r0
 80010ce:	b140      	cbz	r0, 80010e2 <Echo_Flash_Write+0x8a>
		}
		/* Error occurred while writing data in Flash memory.
		 User can add here some code to deal with this error */
		else
		{
			return HAL_FLASH_GetError();
 80010d0:	f002 fb00 	bl	80036d4 <HAL_FLASH_GetError>
 80010d4:	b2c4      	uxtb	r4, r0
	}
	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
	return HAL_OK;
}
 80010d6:	4620      	mov	r0, r4
 80010d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 80010da:	233c      	movs	r3, #60	; 0x3c
 80010dc:	e7d1      	b.n	8001082 <Echo_Flash_Write+0x2a>
 80010de:	223f      	movs	r2, #63	; 0x3f
 80010e0:	e7e3      	b.n	80010aa <Echo_Flash_Write+0x52>
	Address = FLASH_USER_START_ADDR;
 80010e2:	4d14      	ldr	r5, [pc, #80]	; (8001134 <Echo_Flash_Write+0xdc>)
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <Echo_Flash_Write+0xc0>)
	while (Address < FLASH_USER_END_ADDR)
 80010e6:	4e0e      	ldr	r6, [pc, #56]	; (8001120 <Echo_Flash_Write+0xc8>)
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, DATA_WRITE)
 80010e8:	4f13      	ldr	r7, [pc, #76]	; (8001138 <Echo_Flash_Write+0xe0>)
	Address = FLASH_USER_START_ADDR;
 80010ea:	602b      	str	r3, [r5, #0]
	while (Address < FLASH_USER_END_ADDR)
 80010ec:	6829      	ldr	r1, [r5, #0]
 80010ee:	42b1      	cmp	r1, r6
 80010f0:	d302      	bcc.n	80010f8 <Echo_Flash_Write+0xa0>
	HAL_FLASH_Lock();
 80010f2:	f002 fae5 	bl	80036c0 <HAL_FLASH_Lock>
	return HAL_OK;
 80010f6:	e7ee      	b.n	80010d6 <Echo_Flash_Write+0x7e>
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, DATA_WRITE)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	2000      	movs	r0, #0
 80010fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001100:	f002 fb1a 	bl	8003738 <HAL_FLASH_Program>
 8001104:	2800      	cmp	r0, #0
 8001106:	d1e3      	bne.n	80010d0 <Echo_Flash_Write+0x78>
			Address = Address + 4;
 8001108:	682b      	ldr	r3, [r5, #0]
 800110a:	3304      	adds	r3, #4
 800110c:	602b      	str	r3, [r5, #0]
 800110e:	e7ed      	b.n	80010ec <Echo_Flash_Write+0x94>
 8001110:	1fff7000 	.word	0x1fff7000
 8001114:	03fffc00 	.word	0x03fffc00
 8001118:	0801e000 	.word	0x0801e000
 800111c:	2000024c 	.word	0x2000024c
 8001120:	0801ffff 	.word	0x0801ffff
 8001124:	20000250 	.word	0x20000250
 8001128:	20000238 	.word	0x20000238
 800112c:	2000023c 	.word	0x2000023c
 8001130:	20000254 	.word	0x20000254
 8001134:	20000234 	.word	0x20000234
 8001138:	20000008 	.word	0x20000008

0800113c <Echo_Flash_Read>:

HAL_StatusTypeDef Echo_Flash_Read()
{
	memcpy(&pwm_param, (pwm_pulse_param_t*) FLASH_USER_START_ADDR,
 800113c:	4a07      	ldr	r2, [pc, #28]	; (800115c <Echo_Flash_Read+0x20>)
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <Echo_Flash_Read+0x24>)
 8001140:	6810      	ldr	r0, [r2, #0]
 8001142:	6018      	str	r0, [r3, #0]
 8001144:	8892      	ldrh	r2, [r2, #4]
 8001146:	809a      	strh	r2, [r3, #4]
			sizeof(pwm_param));
	if (pwm_param.dead_time == 0 && pwm_param.pulse_freq == 0
			&& pwm_param.pulse_width == 0)
 8001148:	8818      	ldrh	r0, [r3, #0]
 800114a:	889a      	ldrh	r2, [r3, #4]
 800114c:	885b      	ldrh	r3, [r3, #2]
 800114e:	4310      	orrs	r0, r2
 8001150:	4318      	orrs	r0, r3
 8001152:	b280      	uxth	r0, r0
	}
	else
	{
		return HAL_OK;
	}
}
 8001154:	fab0 f080 	clz	r0, r0
 8001158:	0940      	lsrs	r0, r0, #5
 800115a:	4770      	bx	lr
 800115c:	0801e000 	.word	0x0801e000
 8001160:	20000386 	.word	0x20000386

08001164 <Echo_LED_Green_Off>:
/* aul_led_charging */
{ ECHO_LED_GREEN, 0, 0xFFFF } };

__STATIC_INLINE void Echo_LED_Green_Off(void)
{
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001164:	4802      	ldr	r0, [pc, #8]	; (8001170 <Echo_LED_Green_Off+0xc>)
 8001166:	2200      	movs	r2, #0
 8001168:	2108      	movs	r1, #8
 800116a:	f002 bcb9 	b.w	8003ae0 <HAL_GPIO_WritePin>
 800116e:	bf00      	nop
 8001170:	48000400 	.word	0x48000400

08001174 <Echo_LED_CTRL>:
	Echo_LED_Off_All();
}

static void Echo_LED_CTRL(echo_led_color_t colors)
{
	if (colors == ECHO_LED_COLOR_NONE)
 8001174:	b908      	cbnz	r0, 800117a <Echo_LED_CTRL+0x6>
	{
		Echo_LED_Off_All();
 8001176:	f7ff bff5 	b.w	8001164 <Echo_LED_Green_Off>
	Echo_LED_Red_On();
	else
	Echo_LED_Red_Off();
#endif
#ifdef LED_GREEN_EN
		if (colors & ECHO_LED_GREEN)
 800117a:	0783      	lsls	r3, r0, #30
 800117c:	d504      	bpl.n	8001188 <Echo_LED_CTRL+0x14>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800117e:	4803      	ldr	r0, [pc, #12]	; (800118c <Echo_LED_CTRL+0x18>)
 8001180:	2201      	movs	r2, #1
 8001182:	2108      	movs	r1, #8
 8001184:	f002 bcac 	b.w	8003ae0 <HAL_GPIO_WritePin>
			Echo_LED_Green_On();
		else
			Echo_LED_Green_Off();
 8001188:	f7ff bfec 	b.w	8001164 <Echo_LED_Green_Off>
 800118c:	48000400 	.word	0x48000400

08001190 <Echo_LED_Init>:
#endif
	}
}

void Echo_LED_Init(void)
{
 8001190:	b508      	push	{r3, lr}
	Echo_LED_Off_All();
 8001192:	f7ff ffe7 	bl	8001164 <Echo_LED_Green_Off>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001196:	4b02      	ldr	r3, [pc, #8]	; (80011a0 <Echo_LED_Init+0x10>)
 8001198:	2200      	movs	r2, #0
 800119a:	735a      	strb	r2, [r3, #13]
}
 800119c:	bd08      	pop	{r3, pc}
 800119e:	bf00      	nop
 80011a0:	20000258 	.word	0x20000258

080011a4 <Echo_LED_Enable>:

void Echo_LED_Enable(void)
{
 80011a4:	b538      	push	{r3, r4, r5, lr}
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 80011a6:	4c04      	ldr	r4, [pc, #16]	; (80011b8 <Echo_LED_Enable+0x14>)
 80011a8:	2500      	movs	r5, #0
 80011aa:	7365      	strb	r5, [r4, #13]
	ECHO_LED_ON = false;
 80011ac:	7025      	strb	r5, [r4, #0]
	Echo_LED_Off_All();
 80011ae:	f7ff ffd9 	bl	8001164 <Echo_LED_Green_Off>
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_Enable()\r\n"));
#endif
	Echo_LED_State_Reset();
	ECHO_LED_STATE_IND_TIMEOUT_RESET();
 80011b2:	60a5      	str	r5, [r4, #8]
 80011b4:	7325      	strb	r5, [r4, #12]
}
 80011b6:	bd38      	pop	{r3, r4, r5, pc}
 80011b8:	20000258 	.word	0x20000258

080011bc <Echo_LED_StateSet>:
{
	return ECHO_LED_IND_DISABLED();
}

void Echo_LED_StateSet(echo_led_sate_t led_state)
{
 80011bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_StateSet()\r\n"));
#endif
	Echo_LED_Enable();

	if (ECHO_LED_IND_DISABLED() == true)
 80011be:	4d13      	ldr	r5, [pc, #76]	; (800120c <Echo_LED_StateSet+0x50>)
{
 80011c0:	4604      	mov	r4, r0
	Echo_LED_Enable();
 80011c2:	f7ff ffef 	bl	80011a4 <Echo_LED_Enable>
	if (ECHO_LED_IND_DISABLED() == true)
 80011c6:	7b2e      	ldrb	r6, [r5, #12]
 80011c8:	b9b6      	cbnz	r6, 80011f8 <Echo_LED_StateSet+0x3c>
		return;

	if (led_state >= ECHO_LED_STATE_MAX)
		led_state = ECHO_LED_STATE_NONE;
 80011ca:	2c03      	cmp	r4, #3

	if (led_state == ECHO_LED_CUR_STATE)
 80011cc:	7b6b      	ldrb	r3, [r5, #13]
		led_state = ECHO_LED_STATE_NONE;
 80011ce:	bf28      	it	cs
 80011d0:	2400      	movcs	r4, #0
	if (led_state == ECHO_LED_CUR_STATE)
 80011d2:	42a3      	cmp	r3, r4
 80011d4:	d010      	beq.n	80011f8 <Echo_LED_StateSet+0x3c>
	{
		return;
	}

	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(led_state);
 80011d6:	4a0e      	ldr	r2, [pc, #56]	; (8001210 <Echo_LED_StateSet+0x54>)
 80011d8:	2306      	movs	r3, #6
 80011da:	4363      	muls	r3, r4
 80011dc:	18d1      	adds	r1, r2, r3
 80011de:	5cd0      	ldrb	r0, [r2, r3]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(led_state);
 80011e0:	884f      	ldrh	r7, [r1, #2]
	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(led_state);
 80011e2:	9001      	str	r0, [sp, #4]
		Echo_LED_Off_All();
 80011e4:	f7ff ffbe 	bl	8001164 <Echo_LED_Green_Off>
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(led_state);

	Echo_LED_CTRL(ECHO_LED_COLOR_NONE);

	/* Check steady on or off */
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME)
 80011e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011ec:	429f      	cmp	r7, r3
 80011ee:	9801      	ldr	r0, [sp, #4]
 80011f0:	d104      	bne.n	80011fc <Echo_LED_StateSet+0x40>
	{
		ECHO_LED_ON = false;
 80011f2:	702e      	strb	r6, [r5, #0]
		ECHO_LED_TIME_TICK = 0;
 80011f4:	606e      	str	r6, [r5, #4]
		Echo_LED_CTRL(led_ind.led_colors);
		ECHO_LED_ON = true;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}

	ECHO_LED_CUR_STATE = led_state;
 80011f6:	736c      	strb	r4, [r5, #13]

}
 80011f8:	b003      	add	sp, #12
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Echo_LED_CTRL(led_ind.led_colors);
 80011fc:	f7ff ffba 	bl	8001174 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 8001200:	2301      	movs	r3, #1
 8001202:	702b      	strb	r3, [r5, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 8001204:	f001 f9dc 	bl	80025c0 <HAL_GetTick>
 8001208:	6068      	str	r0, [r5, #4]
 800120a:	e7f4      	b.n	80011f6 <Echo_LED_StateSet+0x3a>
 800120c:	20000258 	.word	0x20000258
 8001210:	0800b08c 	.word	0x0800b08c

08001214 <Echo_LED_Handle>:
		Echo_LED_StateSet(ECHO_LED_STATE_NONE);
		break;
	}
}
void Echo_LED_Handle(void)
{
 8001214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	echo_led_state_ind_t led_ind;

	if (ECHO_LED_CUR_STATE == ECHO_LED_STATE_NONE)
 8001216:	4c25      	ldr	r4, [pc, #148]	; (80012ac <Echo_LED_Handle+0x98>)
 8001218:	7b63      	ldrb	r3, [r4, #13]
 800121a:	b1a3      	cbz	r3, 8001246 <Echo_LED_Handle+0x32>
	{
		return;
	}
	if (ECHO_LED_CUR_STATE >= ECHO_LED_STATE_MAX)
 800121c:	2b02      	cmp	r3, #2
 800121e:	d906      	bls.n	800122e <Echo_LED_Handle+0x1a>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001220:	2300      	movs	r3, #0
 8001222:	7363      	strb	r3, [r4, #13]
	ECHO_LED_ON = false;
 8001224:	7023      	strb	r3, [r4, #0]
	{
		Echo_LED_CTRL(ECHO_LED_STATE_NONE);
		ECHO_LED_ON = false;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}
}
 8001226:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	Echo_LED_Off_All();
 800122a:	f7ff bf9b 	b.w	8001164 <Echo_LED_Green_Off>
	if (ECHO_LED_TIMEOUT_TICK == ECHO_LED_IND_TIMEOUT)
 800122e:	68a2      	ldr	r2, [r4, #8]
 8001230:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001234:	428a      	cmp	r2, r1
 8001236:	d107      	bne.n	8001248 <Echo_LED_Handle+0x34>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001238:	2300      	movs	r3, #0
 800123a:	7363      	strb	r3, [r4, #13]
	ECHO_LED_ON = false;
 800123c:	7023      	strb	r3, [r4, #0]
	Echo_LED_Off_All();
 800123e:	f7ff ff91 	bl	8001164 <Echo_LED_Green_Off>
		ECHO_LED_TIMED_OUT = true;
 8001242:	2301      	movs	r3, #1
 8001244:	7323      	strb	r3, [r4, #12]
}
 8001246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if (ECHO_LED_TIMEOUT_TICK < ECHO_LED_IND_TIMEOUT)
 8001248:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 800124c:	428a      	cmp	r2, r1
 800124e:	d8fa      	bhi.n	8001246 <Echo_LED_Handle+0x32>
		ECHO_LED_TIMEOUT_TICK++;
 8001250:	3201      	adds	r2, #1
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001252:	4917      	ldr	r1, [pc, #92]	; (80012b0 <Echo_LED_Handle+0x9c>)
		ECHO_LED_TIMEOUT_TICK++;
 8001254:	60a2      	str	r2, [r4, #8]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001256:	2206      	movs	r2, #6
 8001258:	4353      	muls	r3, r2
 800125a:	18c8      	adds	r0, r1, r3
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
 800125c:	f64f 76fd 	movw	r6, #65533	; 0xfffd
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001260:	8845      	ldrh	r5, [r0, #2]
			|| led_ind.off_time == ECHO_LED_STEADY_ON_TIME)
 8001262:	1e6a      	subs	r2, r5, #1
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
 8001264:	b292      	uxth	r2, r2
 8001266:	42b2      	cmp	r2, r6
 8001268:	d8ed      	bhi.n	8001246 <Echo_LED_Handle+0x32>
	if (ECHO_LED_ON == false
 800126a:	7822      	ldrb	r2, [r4, #0]
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(ECHO_LED_CUR_STATE);
 800126c:	8886      	ldrh	r6, [r0, #4]
	if (ECHO_LED_ON == false
 800126e:	b14a      	cbz	r2, 8001284 <Echo_LED_Handle+0x70>
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.on_time)
 8001270:	f001 f9a6 	bl	80025c0 <HAL_GetTick>
 8001274:	6863      	ldr	r3, [r4, #4]
 8001276:	1ac0      	subs	r0, r0, r3
 8001278:	42b0      	cmp	r0, r6
 800127a:	d3e4      	bcc.n	8001246 <Echo_LED_Handle+0x32>
		Echo_LED_Off_All();
 800127c:	f7ff ff72 	bl	8001164 <Echo_LED_Green_Off>
		ECHO_LED_ON = false;
 8001280:	2300      	movs	r3, #0
 8001282:	e00a      	b.n	800129a <Echo_LED_Handle+0x86>
	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(ECHO_LED_CUR_STATE);
 8001284:	5ccf      	ldrb	r7, [r1, r3]
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.off_time)
 8001286:	f001 f99b 	bl	80025c0 <HAL_GetTick>
 800128a:	6863      	ldr	r3, [r4, #4]
 800128c:	1ac0      	subs	r0, r0, r3
 800128e:	42a8      	cmp	r0, r5
 8001290:	d308      	bcc.n	80012a4 <Echo_LED_Handle+0x90>
		Echo_LED_CTRL(led_ind.led_colors);
 8001292:	4638      	mov	r0, r7
 8001294:	f7ff ff6e 	bl	8001174 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 8001298:	2301      	movs	r3, #1
		ECHO_LED_ON = false;
 800129a:	7023      	strb	r3, [r4, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 800129c:	f001 f990 	bl	80025c0 <HAL_GetTick>
 80012a0:	6060      	str	r0, [r4, #4]
 80012a2:	e7d0      	b.n	8001246 <Echo_LED_Handle+0x32>
	else if (ECHO_LED_ON == true
 80012a4:	7823      	ldrb	r3, [r4, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d0cd      	beq.n	8001246 <Echo_LED_Handle+0x32>
 80012aa:	e7e1      	b.n	8001270 <Echo_LED_Handle+0x5c>
 80012ac:	20000258 	.word	0x20000258
 80012b0:	0800b08c 	.word	0x0800b08c

080012b4 <__io_putchar>:
#else 	/* Keil */
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80012b4:	b507      	push	{r0, r1, r2, lr}
	if (ch == '\n')
 80012b6:	280a      	cmp	r0, #10
{
 80012b8:	9001      	str	r0, [sp, #4]
	if (ch == '\n')
 80012ba:	d106      	bne.n	80012ca <__io_putchar+0x16>
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) "\r", 1, 0xFFFF);
 80012bc:	4908      	ldr	r1, [pc, #32]	; (80012e0 <__io_putchar+0x2c>)
 80012be:	4809      	ldr	r0, [pc, #36]	; (80012e4 <__io_putchar+0x30>)
 80012c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012c4:	2201      	movs	r2, #1
 80012c6:	f004 fbb7 	bl	8005a38 <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) &ch, 1, 0xFFFF);
 80012ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ce:	2201      	movs	r2, #1
 80012d0:	a901      	add	r1, sp, #4
 80012d2:	4804      	ldr	r0, [pc, #16]	; (80012e4 <__io_putchar+0x30>)
 80012d4:	f004 fbb0 	bl	8005a38 <HAL_UART_Transmit>
	return ch;
}
 80012d8:	9801      	ldr	r0, [sp, #4]
 80012da:	b003      	add	sp, #12
 80012dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80012e0:	0800b410 	.word	0x0800b410
 80012e4:	2000083c 	.word	0x2000083c

080012e8 <Echo_ShellPrint_Char>:

	ECHO_SHELL_UART->TDR = st_rcv_byte;
}

void Echo_ShellPrint_Char(uint8_t *data, uint16_t len)
{
 80012e8:	b538      	push	{r3, r4, r5, lr}
	uint16_t i;

	if (len == 0)
 80012ea:	b171      	cbz	r1, 800130a <Echo_ShellPrint_Char+0x22>
 80012ec:	3901      	subs	r1, #1
 80012ee:	1e45      	subs	r5, r0, #1
 80012f0:	fa10 f481 	uxtah	r4, r0, r1
		return;

	for (i = 0; i < len; i++)
	{
		ECHO_SHELL_PRINT(("%c", data[i]));
 80012f4:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80012f8:	f005 fba8 	bl	8006a4c <putchar>
	for (i = 0; i < len; i++)
 80012fc:	42a5      	cmp	r5, r4
 80012fe:	d1f9      	bne.n	80012f4 <Echo_ShellPrint_Char+0xc>
	}

	ECHO_SHELL_PRINT(("\n"));
}
 8001300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ECHO_SHELL_PRINT(("\n"));
 8001304:	200a      	movs	r0, #10
 8001306:	f005 bba1 	b.w	8006a4c <putchar>
}
 800130a:	bd38      	pop	{r3, r4, r5, pc}

0800130c <Echo_Print_Manual>:
/*
 * PIRNT MANUAL
 */
void Echo_Print_Manual()
{
	ECHO_SHELL_PRINT(("%s\n",help_manual));
 800130c:	4b01      	ldr	r3, [pc, #4]	; (8001314 <Echo_Print_Manual+0x8>)
 800130e:	6818      	ldr	r0, [r3, #0]
 8001310:	f005 bc20 	b.w	8006b54 <puts>
 8001314:	20000000 	.word	0x20000000

08001318 <Echo_Print_Version>:

/*
 * PIRNT VERSION
 */
void Echo_Print_Version()
{
 8001318:	b500      	push	{lr}
 800131a:	b08b      	sub	sp, #44	; 0x2c
	char res_msg[40] =
 800131c:	2100      	movs	r1, #0
 800131e:	2224      	movs	r2, #36	; 0x24
 8001320:	a801      	add	r0, sp, #4
 8001322:	9100      	str	r1, [sp, #0]
 8001324:	f004 fcf8 	bl	8005d18 <memset>
	{ '\0', };

	sprintf(res_msg, "\r\nVERSION INFO: %s \r\n", ECHO_FW_VER);
 8001328:	4a05      	ldr	r2, [pc, #20]	; (8001340 <Echo_Print_Version+0x28>)
 800132a:	4906      	ldr	r1, [pc, #24]	; (8001344 <Echo_Print_Version+0x2c>)
 800132c:	4668      	mov	r0, sp
 800132e:	f005 fc1f 	bl	8006b70 <siprintf>
	ECHO_SHELL_PRINT(("%s\n",res_msg));
 8001332:	4668      	mov	r0, sp
 8001334:	f005 fc0e 	bl	8006b54 <puts>
}
 8001338:	b00b      	add	sp, #44	; 0x2c
 800133a:	f85d fb04 	ldr.w	pc, [sp], #4
 800133e:	bf00      	nop
 8001340:	0800b09e 	.word	0x0800b09e
 8001344:	0800b0ac 	.word	0x0800b0ac

08001348 <Echo_Shell_Input_Print>:

/*
 *  INPUT DATA PRINT
 */
void Echo_Shell_Input_Print()
{
 8001348:	b510      	push	{r4, lr}
	if (echo_uart2_rcv_byte != 0)
 800134a:	4c06      	ldr	r4, [pc, #24]	; (8001364 <Echo_Shell_Input_Print+0x1c>)
 800134c:	7823      	ldrb	r3, [r4, #0]
 800134e:	b13b      	cbz	r3, 8001360 <Echo_Shell_Input_Print+0x18>
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1, 10);
 8001350:	230a      	movs	r3, #10
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <Echo_Shell_Input_Print+0x20>)
 8001354:	2201      	movs	r2, #1
 8001356:	4621      	mov	r1, r4
 8001358:	f004 fb6e 	bl	8005a38 <HAL_UART_Transmit>
		echo_uart2_rcv_byte = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	7023      	strb	r3, [r4, #0]
	}
}
 8001360:	bd10      	pop	{r4, pc}
 8001362:	bf00      	nop
 8001364:	20000490 	.word	0x20000490
 8001368:	2000083c 	.word	0x2000083c

0800136c <Echo_Shell_Init>:
/**********************/

void Echo_Shell_Init(void)
{
 800136c:	b510      	push	{r4, lr}
	memset(SHELL_MSG_RCV_BUF, '\0', SHELL_MSG_RCV_BUF_SIZE);
 800136e:	4c05      	ldr	r4, [pc, #20]	; (8001384 <Echo_Shell_Init+0x18>)
 8001370:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001374:	2100      	movs	r1, #0
 8001376:	1c60      	adds	r0, r4, #1
 8001378:	f004 fcce 	bl	8005d18 <memset>
	SHELL_MSG_RCV_POS = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	7023      	strb	r3, [r4, #0]
}
 8001380:	bd10      	pop	{r4, pc}
 8001382:	bf00      	nop
 8001384:	20000268 	.word	0x20000268

08001388 <Echo_AdminCMD_Check>:

/*
 * CMD EXE >> ADMIN COMMAND CHECK
 */
void Echo_AdminCMD_Check(uint8_t *data, uint16_t len)
{
 8001388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800138a:	4e18      	ldr	r6, [pc, #96]	; (80013ec <Echo_AdminCMD_Check+0x64>)
 800138c:	4607      	mov	r7, r0
 800138e:	2500      	movs	r5, #0
	uint8_t admin_cmd_cnt;

	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
	{
		if (strncmp((const char*) data,
 8001390:	7932      	ldrb	r2, [r6, #4]
 8001392:	6831      	ldr	r1, [r6, #0]
 8001394:	4638      	mov	r0, r7
 8001396:	b2ec      	uxtb	r4, r5
 8001398:	f005 fc83 	bl	8006ca2 <strncmp>
 800139c:	b128      	cbz	r0, 80013aa <Echo_AdminCMD_Check+0x22>
	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
 800139e:	3501      	adds	r5, #1
 80013a0:	2d06      	cmp	r5, #6
 80013a2:	f106 0608 	add.w	r6, r6, #8
 80013a6:	d1f3      	bne.n	8001390 <Echo_AdminCMD_Check+0x8>
		break;

	default:
		break;
	}
}
 80013a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	switch (admin_cmd_cnt)
 80013aa:	1e63      	subs	r3, r4, #1
 80013ac:	2b04      	cmp	r3, #4
 80013ae:	d804      	bhi.n	80013ba <Echo_AdminCMD_Check+0x32>
 80013b0:	e8df f003 	tbb	[pc, r3]
 80013b4:	130f0b07 	.word	0x130f0b07
 80013b8:	17          	.byte	0x17
 80013b9:	00          	.byte	0x00
}
 80013ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Set_FSM_State_Start();
 80013be:	f000 b8c7 	b.w	8001550 <Echo_Set_FSM_State_Start>
}
 80013c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Set_FSM_State_Stop();
 80013c6:	f000 b8c9 	b.w	800155c <Echo_Set_FSM_State_Stop>
}
 80013ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Flash_Write();
 80013ce:	f7ff be43 	b.w	8001058 <Echo_Flash_Write>
}
 80013d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Factory_Reset();
 80013d6:	f000 ba83 	b.w	80018e0 <Echo_Factory_Reset>
}
 80013da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Print_Manual();
 80013de:	f7ff bf95 	b.w	800130c <Echo_Print_Manual>
}
 80013e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Print_Version();
 80013e6:	f7ff bf97 	b.w	8001318 <Echo_Print_Version>
 80013ea:	bf00      	nop
 80013ec:	0800b378 	.word	0x0800b378

080013f0 <Echo_ParameterCMD_Check>:

/*
 * CMD EXE >> PARAMETER COMMAND CHECK
 */
void Echo_ParameterCMD_Check(uint8_t *data, uint16_t len)
{
 80013f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013f4:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8001470 <Echo_ParameterCMD_Check+0x80>
 80013f8:	4604      	mov	r4, r0
 80013fa:	460d      	mov	r5, r1
 80013fc:	2700      	movs	r7, #0
	uint8_t param_cmd_cnt = 0;

	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
	{
		if (strncmp((const char*) data,
 80013fe:	f898 2004 	ldrb.w	r2, [r8, #4]
 8001402:	f8d8 1000 	ldr.w	r1, [r8]
 8001406:	4620      	mov	r0, r4
 8001408:	b2fe      	uxtb	r6, r7
 800140a:	f005 fc4a 	bl	8006ca2 <strncmp>
 800140e:	b130      	cbz	r0, 800141e <Echo_ParameterCMD_Check+0x2e>
	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
 8001410:	3701      	adds	r7, #1
 8001412:	2f09      	cmp	r7, #9
 8001414:	f108 0808 	add.w	r8, r8, #8
 8001418:	d1f1      	bne.n	80013fe <Echo_ParameterCMD_Check+0xe>
		break;

	default:
		break;
	}
}
 800141a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (param_cmd_cnt)
 800141e:	1e73      	subs	r3, r6, #1
 8001420:	2b07      	cmp	r3, #7
 8001422:	d805      	bhi.n	8001430 <Echo_ParameterCMD_Check+0x40>
 8001424:	e8df f003 	tbb	[pc, r3]
 8001428:	1e18100a 	.word	0x1e18100a
 800142c:	1e1e1e1e 	.word	0x1e1e1e1e
		Echo_Set_DT(data, len);
 8001430:	4629      	mov	r1, r5
 8001432:	4620      	mov	r0, r4
}
 8001434:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_DT(data, len);
 8001438:	f000 ba7e 	b.w	8001938 <Echo_Set_DT>
		Echo_Set_PW(data, len);
 800143c:	4629      	mov	r1, r5
 800143e:	4620      	mov	r0, r4
}
 8001440:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_PW(data, len);
 8001444:	f000 ba88 	b.w	8001958 <Echo_Set_PW>
		Echo_Set_FSM_State_Stop();
 8001448:	f000 f888 	bl	800155c <Echo_Set_FSM_State_Stop>
		Echo_Set_HZ(data, len);
 800144c:	4629      	mov	r1, r5
 800144e:	4620      	mov	r0, r4
}
 8001450:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_HZ(data, len);
 8001454:	f000 ba90 	b.w	8001978 <Echo_Set_HZ>
		Echo_Set_V_PW(data, len);
 8001458:	4629      	mov	r1, r5
 800145a:	4620      	mov	r0, r4
}
 800145c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_V_PW(data, len);
 8001460:	f000 ba26 	b.w	80018b0 <Echo_Set_V_PW>
		Echo_Get_Res_Data(param_cmd_cnt - 4);
 8001464:	1f30      	subs	r0, r6, #4
 8001466:	b2c0      	uxtb	r0, r0
}
 8001468:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Get_Res_Data(param_cmd_cnt - 4);
 800146c:	f000 b9d4 	b.w	8001818 <Echo_Get_Res_Data>
 8001470:	0800b3a8 	.word	0x0800b3a8

08001474 <Echo_Shell_CMD_Handle>:
{
 8001474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 8001476:	4e2d      	ldr	r6, [pc, #180]	; (800152c <Echo_Shell_CMD_Handle+0xb8>)
 8001478:	4c2d      	ldr	r4, [pc, #180]	; (8001530 <Echo_Shell_CMD_Handle+0xbc>)
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 800147a:	4f2e      	ldr	r7, [pc, #184]	; (8001534 <Echo_Shell_CMD_Handle+0xc0>)
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 800147c:	482b      	ldr	r0, [pc, #172]	; (800152c <Echo_Shell_CMD_Handle+0xb8>)
 800147e:	f000 fb61 	bl	8001b44 <Echo_Uart2_Get_RCV_Q>
 8001482:	bb20      	cbnz	r0, 80014ce <Echo_Shell_CMD_Handle+0x5a>
	if (SHELL_MSG_RCV_POS > 0)
 8001484:	7823      	ldrb	r3, [r4, #0]
 8001486:	b183      	cbz	r3, 80014aa <Echo_Shell_CMD_Handle+0x36>
		if (HAL_GetTick() - SHELL_MSG_RCV_FLUSH_CHK_TIME
 8001488:	f001 f89a 	bl	80025c0 <HAL_GetTick>
 800148c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8001490:	1ac0      	subs	r0, r0, r3
 8001492:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8001496:	d908      	bls.n	80014aa <Echo_Shell_CMD_Handle+0x36>
			ECHO_SHELL_PRINT(("BT_MSG: Flush timeout\n"));
 8001498:	4827      	ldr	r0, [pc, #156]	; (8001538 <Echo_Shell_CMD_Handle+0xc4>)
 800149a:	f005 fb5b 	bl	8006b54 <puts>
			ECHO_SHELL_PRINT_CHAR(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 800149e:	7821      	ldrb	r1, [r4, #0]
 80014a0:	4826      	ldr	r0, [pc, #152]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 80014a2:	f7ff ff21 	bl	80012e8 <Echo_ShellPrint_Char>
			Echo_Shell_Init();
 80014a6:	f7ff ff61 	bl	800136c <Echo_Shell_Init>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80014aa:	f000 f84b 	bl	8001544 <Echo_Get_FSM_State>
 80014ae:	2802      	cmp	r0, #2
 80014b0:	d10c      	bne.n	80014cc <Echo_Shell_CMD_Handle+0x58>
		if (HAL_GetTick() - SHELL_MSG_RCV_HANDSHAKING_TIME
 80014b2:	f001 f885 	bl	80025c0 <HAL_GetTick>
 80014b6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80014ba:	1ac0      	subs	r0, r0, r3
 80014bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80014c0:	4298      	cmp	r0, r3
 80014c2:	d903      	bls.n	80014cc <Echo_Shell_CMD_Handle+0x58>
			SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 80014c4:	f001 f87c 	bl	80025c0 <HAL_GetTick>
 80014c8:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
}
 80014cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SHELL_MSG_RCV_FLUSH_CHK_TIME = HAL_GetTick();
 80014ce:	f001 f877 	bl	80025c0 <HAL_GetTick>
		if ((st_byte == '#') || SHELL_MSG_RCV_POS != 0)
 80014d2:	7833      	ldrb	r3, [r6, #0]
		SHELL_MSG_RCV_FLUSH_CHK_TIME = HAL_GetTick();
 80014d4:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
		if ((st_byte == '#') || SHELL_MSG_RCV_POS != 0)
 80014d8:	2b23      	cmp	r3, #35	; 0x23
 80014da:	d002      	beq.n	80014e2 <Echo_Shell_CMD_Handle+0x6e>
 80014dc:	7822      	ldrb	r2, [r4, #0]
 80014de:	2a00      	cmp	r2, #0
 80014e0:	d0cc      	beq.n	800147c <Echo_Shell_CMD_Handle+0x8>
			SHELL_MSG_RCV_BUF[SHELL_MSG_RCV_POS] = st_byte;
 80014e2:	7825      	ldrb	r5, [r4, #0]
 80014e4:	1962      	adds	r2, r4, r5
			SHELL_MSG_RCV_POS++;
 80014e6:	3501      	adds	r5, #1
 80014e8:	b2ed      	uxtb	r5, r5
			if (st_byte == 13)
 80014ea:	2b0d      	cmp	r3, #13
			SHELL_MSG_RCV_BUF[SHELL_MSG_RCV_POS] = st_byte;
 80014ec:	7053      	strb	r3, [r2, #1]
			SHELL_MSG_RCV_POS++;
 80014ee:	7025      	strb	r5, [r4, #0]
			if (st_byte == 13)
 80014f0:	d1c4      	bne.n	800147c <Echo_Shell_CMD_Handle+0x8>
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 80014f2:	4812      	ldr	r0, [pc, #72]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 80014f4:	2204      	movs	r2, #4
 80014f6:	4639      	mov	r1, r7
 80014f8:	f005 fbd3 	bl	8006ca2 <strncmp>
					Echo_AdminCMD_Check(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 80014fc:	b2ad      	uxth	r5, r5
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 80014fe:	b128      	cbz	r0, 800150c <Echo_Shell_CMD_Handle+0x98>
						|| strncmp((const char*) SHELL_MSG_RCV_BUF,
 8001500:	490f      	ldr	r1, [pc, #60]	; (8001540 <Echo_Shell_CMD_Handle+0xcc>)
 8001502:	480e      	ldr	r0, [pc, #56]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 8001504:	2204      	movs	r2, #4
 8001506:	f005 fbcc 	bl	8006ca2 <strncmp>
 800150a:	b950      	cbnz	r0, 8001522 <Echo_Shell_CMD_Handle+0xae>
					Echo_ParameterCMD_Check(SHELL_MSG_RCV_BUF,
 800150c:	480b      	ldr	r0, [pc, #44]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 800150e:	4629      	mov	r1, r5
 8001510:	f7ff ff6e 	bl	80013f0 <Echo_ParameterCMD_Check>
				Echo_Shell_Init();
 8001514:	f7ff ff2a 	bl	800136c <Echo_Shell_Init>
				SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 8001518:	f001 f852 	bl	80025c0 <HAL_GetTick>
 800151c:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 8001520:	e7ac      	b.n	800147c <Echo_Shell_CMD_Handle+0x8>
					Echo_AdminCMD_Check(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 8001522:	4806      	ldr	r0, [pc, #24]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 8001524:	4629      	mov	r1, r5
 8001526:	f7ff ff2f 	bl	8001388 <Echo_AdminCMD_Check>
 800152a:	e7f3      	b.n	8001514 <Echo_Shell_CMD_Handle+0xa0>
 800152c:	20000374 	.word	0x20000374
 8001530:	20000268 	.word	0x20000268
 8001534:	0800b0c2 	.word	0x0800b0c2
 8001538:	0800b0cc 	.word	0x0800b0cc
 800153c:	20000269 	.word	0x20000269
 8001540:	0800b0c7 	.word	0x0800b0c7

08001544 <Echo_Get_FSM_State>:
}

echo_state_t Echo_Get_FSM_State(void)
{
	return ECHO_CUR_STATE;
}
 8001544:	4b01      	ldr	r3, [pc, #4]	; (800154c <Echo_Get_FSM_State+0x8>)
 8001546:	7818      	ldrb	r0, [r3, #0]
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	20000375 	.word	0x20000375

08001550 <Echo_Set_FSM_State_Start>:

void Echo_Set_FSM_State_Start()
{
	cur_state = ECHO_STATE_RUN;
 8001550:	4b01      	ldr	r3, [pc, #4]	; (8001558 <Echo_Set_FSM_State_Start+0x8>)
 8001552:	2202      	movs	r2, #2
 8001554:	701a      	strb	r2, [r3, #0]
}
 8001556:	4770      	bx	lr
 8001558:	20000004 	.word	0x20000004

0800155c <Echo_Set_FSM_State_Stop>:

void Echo_Set_FSM_State_Stop()
{
	cur_state = ECHO_STATE_IDLE;
 800155c:	4b01      	ldr	r3, [pc, #4]	; (8001564 <Echo_Set_FSM_State_Stop+0x8>)
 800155e:	2201      	movs	r2, #1
 8001560:	701a      	strb	r2, [r3, #0]
}
 8001562:	4770      	bx	lr
 8001564:	20000004 	.word	0x20000004

08001568 <Echo_Set_FSM_State>:
	 If low battery, cover change event for LED is ingnored.
	 */
}

void Echo_Set_FSM_State(echo_state_t state)
{
 8001568:	b538      	push	{r3, r4, r5, lr}
	if (ECHO_CUR_STATE == state || state >= echo_state_max)
 800156a:	4d15      	ldr	r5, [pc, #84]	; (80015c0 <Echo_Set_FSM_State+0x58>)
 800156c:	782b      	ldrb	r3, [r5, #0]
 800156e:	4283      	cmp	r3, r0
{
 8001570:	4604      	mov	r4, r0
	if (ECHO_CUR_STATE == state || state >= echo_state_max)
 8001572:	d00b      	beq.n	800158c <Echo_Set_FSM_State+0x24>
 8001574:	2803      	cmp	r0, #3
 8001576:	d809      	bhi.n	800158c <Echo_Set_FSM_State+0x24>
		return;

	switch (state)
 8001578:	2802      	cmp	r0, #2
 800157a:	d011      	beq.n	80015a0 <Echo_Set_FSM_State+0x38>
 800157c:	2803      	cmp	r0, #3
 800157e:	d018      	beq.n	80015b2 <Echo_Set_FSM_State+0x4a>
 8001580:	2801      	cmp	r0, #1
 8001582:	d004      	beq.n	800158e <Echo_Set_FSM_State+0x26>
	{
	case ECHO_STATE_INIT:
		ECHO_SHELL_PRINT(("ECHO STATE INIT\r\n"));
 8001584:	480f      	ldr	r0, [pc, #60]	; (80015c4 <Echo_Set_FSM_State+0x5c>)
 8001586:	f005 fae5 	bl	8006b54 <puts>
		/* Cannot be here */
		ECHO_SHELL_PRINT(("UNKNOWN ECHO STATE: %d\n", state));
		//Echo_LedStateSet(ECHO_LED_NONE);
		break;
	}
	ECHO_CUR_STATE = state;
 800158a:	702c      	strb	r4, [r5, #0]
}
 800158c:	bd38      	pop	{r3, r4, r5, pc}
		ECHO_SHELL_PRINT(("ECHO STATE IDLE\r\n"));
 800158e:	480e      	ldr	r0, [pc, #56]	; (80015c8 <Echo_Set_FSM_State+0x60>)
 8001590:	f005 fae0 	bl	8006b54 <puts>
		Echo_LED_StateSet(ECHO_LED_IDLE);
 8001594:	4620      	mov	r0, r4
 8001596:	f7ff fe11 	bl	80011bc <Echo_LED_StateSet>
		Echo_Stim_Stop();
 800159a:	f000 fa21 	bl	80019e0 <Echo_Stim_Stop>
		break;
 800159e:	e7f4      	b.n	800158a <Echo_Set_FSM_State+0x22>
		ECHO_SHELL_PRINT(("ECHO STATE RUN\r\n"));
 80015a0:	480a      	ldr	r0, [pc, #40]	; (80015cc <Echo_Set_FSM_State+0x64>)
 80015a2:	f005 fad7 	bl	8006b54 <puts>
		Echo_LED_StateSet(ECHO_LED_RUN);
 80015a6:	4620      	mov	r0, r4
 80015a8:	f7ff fe08 	bl	80011bc <Echo_LED_StateSet>
		Echo_Stim_Start();
 80015ac:	f000 fa42 	bl	8001a34 <Echo_Stim_Start>
		break;
 80015b0:	e7eb      	b.n	800158a <Echo_Set_FSM_State+0x22>
		ECHO_SHELL_PRINT(("ECHO STATE ERROR\r\n"));
 80015b2:	4807      	ldr	r0, [pc, #28]	; (80015d0 <Echo_Set_FSM_State+0x68>)
 80015b4:	f005 face 	bl	8006b54 <puts>
		Echo_LED_StateSet(ECHO_LED_IDLE);
 80015b8:	2001      	movs	r0, #1
 80015ba:	f7ff fdff 	bl	80011bc <Echo_LED_StateSet>
		break;
 80015be:	e7e4      	b.n	800158a <Echo_Set_FSM_State+0x22>
 80015c0:	20000375 	.word	0x20000375
 80015c4:	0800b3f0 	.word	0x0800b3f0
 80015c8:	0800b401 	.word	0x0800b401
 80015cc:	0800b412 	.word	0x0800b412
 80015d0:	0800b422 	.word	0x0800b422

080015d4 <Echo_FSM_State_Init>:
	ECHO_CUR_STATE = echo_state_max;
 80015d4:	4b02      	ldr	r3, [pc, #8]	; (80015e0 <Echo_FSM_State_Init+0xc>)
 80015d6:	2204      	movs	r2, #4
	Echo_Set_FSM_State(ECHO_STATE_INIT);
 80015d8:	2000      	movs	r0, #0
	ECHO_CUR_STATE = echo_state_max;
 80015da:	701a      	strb	r2, [r3, #0]
	Echo_Set_FSM_State(ECHO_STATE_INIT);
 80015dc:	f7ff bfc4 	b.w	8001568 <Echo_Set_FSM_State>
 80015e0:	20000375 	.word	0x20000375

080015e4 <Echo_FSM_State_Handle>:
{
 80015e4:	b510      	push	{r4, lr}
	if (Echo_Btn_isHandled() == true)
 80015e6:	f7ff fd07 	bl	8000ff8 <Echo_Btn_isHandled>
 80015ea:	4c0d      	ldr	r4, [pc, #52]	; (8001620 <Echo_FSM_State_Handle+0x3c>)
 80015ec:	b198      	cbz	r0, 8001616 <Echo_FSM_State_Handle+0x32>
		if (cur_state == ECHO_STATE_IDLE)
 80015ee:	7823      	ldrb	r3, [r4, #0]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d10c      	bne.n	800160e <Echo_FSM_State_Handle+0x2a>
			cur_state = ECHO_STATE_RUN;
 80015f4:	2302      	movs	r3, #2
			cur_state = ECHO_STATE_IDLE;
 80015f6:	7023      	strb	r3, [r4, #0]
	if (ECHO_CUR_STATE != cur_state)
 80015f8:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <Echo_FSM_State_Handle+0x40>)
 80015fa:	7820      	ldrb	r0, [r4, #0]
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	4283      	cmp	r3, r0
 8001600:	d00c      	beq.n	800161c <Echo_FSM_State_Handle+0x38>
		Echo_Set_FSM_State(cur_state);
 8001602:	f7ff ffb1 	bl	8001568 <Echo_Set_FSM_State>
}
 8001606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Echo_Btn_Handled_clear();
 800160a:	f7ff bcfb 	b.w	8001004 <Echo_Btn_Handled_clear>
		else if (cur_state == ECHO_STATE_RUN)
 800160e:	2b02      	cmp	r3, #2
 8001610:	d1f2      	bne.n	80015f8 <Echo_FSM_State_Handle+0x14>
			cur_state = ECHO_STATE_IDLE;
 8001612:	2301      	movs	r3, #1
 8001614:	e7ef      	b.n	80015f6 <Echo_FSM_State_Handle+0x12>
	else if (Echo_Btn_isHandled() == false)
 8001616:	f7ff fcef 	bl	8000ff8 <Echo_Btn_isHandled>
 800161a:	e7ed      	b.n	80015f8 <Echo_FSM_State_Handle+0x14>
}
 800161c:	bd10      	pop	{r4, pc}
 800161e:	bf00      	nop
 8001620:	20000004 	.word	0x20000004
 8001624:	20000375 	.word	0x20000375

08001628 <ADC1_Conv_Waiting>:

#define ADC1_CONV_BUF									get_adc1_buf
uint16_t get_adc1_buf[ADC_CHK_CH_NUM];

static void ADC1_Conv_Waiting(void)
{
 8001628:	b538      	push	{r3, r4, r5, lr}
	uint32_t wait_tick;

	wait_tick = HAL_GetTick();
 800162a:	f000 ffc9 	bl	80025c0 <HAL_GetTick>
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
 800162e:	4d06      	ldr	r5, [pc, #24]	; (8001648 <ADC1_Conv_Waiting+0x20>)
 8001630:	4604      	mov	r4, r0
 8001632:	682b      	ldr	r3, [r5, #0]
 8001634:	071b      	lsls	r3, r3, #28
 8001636:	d405      	bmi.n	8001644 <ADC1_Conv_Waiting+0x1c>

	while (LL_ADC_IsActiveFlag_EOS(ADC1) == 0
			&& (HAL_GetTick() - wait_tick < ADC_CONV_WAIT_TIME_MAX))
 8001638:	f000 ffc2 	bl	80025c0 <HAL_GetTick>
 800163c:	1b03      	subs	r3, r0, r4
 800163e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001642:	d3f6      	bcc.n	8001632 <ADC1_Conv_Waiting+0xa>
		;;
}
 8001644:	bd38      	pop	{r3, r4, r5, pc}
 8001646:	bf00      	nop
 8001648:	50040000 	.word	0x50040000

0800164c <Echo_ADC1_Enable>:

void Echo_ADC1_Enable()
{
 800164c:	b510      	push	{r4, lr}
	// Enable ADC DMA
	HAL_ADC_IRQHandler(&hadc1);
 800164e:	4c0a      	ldr	r4, [pc, #40]	; (8001678 <Echo_ADC1_Enable+0x2c>)
 8001650:	4620      	mov	r0, r4
 8001652:	f001 f8c5 	bl	80027e0 <HAL_ADC_IRQHandler>
	HAL_ADC_Start_IT(&hadc1);
 8001656:	4620      	mov	r0, r4
 8001658:	f001 fc48 	bl	8002eec <HAL_ADC_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_CONV_BUF, ADC_CHK_CH_NUM);
 800165c:	4907      	ldr	r1, [pc, #28]	; (800167c <Echo_ADC1_Enable+0x30>)
 800165e:	2202      	movs	r2, #2
 8001660:	4620      	mov	r0, r4
 8001662:	f001 fce9 	bl	8003038 <HAL_ADC_Start_DMA>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001666:	4620      	mov	r0, r4
 8001668:	217f      	movs	r1, #127	; 0x7f
 800166a:	f001 fd97 	bl	800319c <HAL_ADCEx_Calibration_Start>
	ADC1_Conv_Waiting();
}
 800166e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ADC1_Conv_Waiting();
 8001672:	f7ff bfd9 	b.w	8001628 <ADC1_Conv_Waiting>
 8001676:	bf00      	nop
 8001678:	20000598 	.word	0x20000598
 800167c:	20000376 	.word	0x20000376

08001680 <Echo_Start_ADC_Conv>:

void Echo_Start_ADC_Conv()
{
 8001680:	b508      	push	{r3, lr}
	HAL_ADC_IRQHandler(&hadc1);
 8001682:	480a      	ldr	r0, [pc, #40]	; (80016ac <Echo_Start_ADC_Conv+0x2c>)
 8001684:	f001 f8ac 	bl	80027e0 <HAL_ADC_IRQHandler>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_CONV_BUF, ADC_CHK_CH_NUM);
 8001688:	2202      	movs	r2, #2
 800168a:	4909      	ldr	r1, [pc, #36]	; (80016b0 <Echo_Start_ADC_Conv+0x30>)
 800168c:	4807      	ldr	r0, [pc, #28]	; (80016ac <Echo_Start_ADC_Conv+0x2c>)
 800168e:	f001 fcd3 	bl	8003038 <HAL_ADC_Start_DMA>
  MODIFY_REG(ADCx->CR,
 8001692:	4a08      	ldr	r2, [pc, #32]	; (80016b4 <Echo_Start_ADC_Conv+0x34>)
 8001694:	6893      	ldr	r3, [r2, #8]
 8001696:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800169a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800169e:	f043 0304 	orr.w	r3, r3, #4
 80016a2:	6093      	str	r3, [r2, #8]

	LL_ADC_REG_StartConversion(ADC1);

	ADC1_Conv_Waiting();
}
 80016a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ADC1_Conv_Waiting();
 80016a8:	f7ff bfbe 	b.w	8001628 <ADC1_Conv_Waiting>
 80016ac:	20000598 	.word	0x20000598
 80016b0:	20000376 	.word	0x20000376
 80016b4:	50040000 	.word	0x50040000

080016b8 <Echo_Get_ADC_ConvVal>:

	for (i = 0; i < ADC_CHK_CH_NUM; i++)
	{
		//AUL_DEBUG_PRINT(("ADCVal[%d] = %u\n", i, ADCVal[i]));

		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016b8:	4b10      	ldr	r3, [pc, #64]	; (80016fc <Echo_Get_ADC_ConvVal+0x44>)
 80016ba:	eddf 5a11 	vldr	s11, [pc, #68]	; 8001700 <Echo_Get_ADC_ConvVal+0x48>
 80016be:	881a      	ldrh	r2, [r3, #0]
		temp /= (float) ADC_MAX_VAL;
 80016c0:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8001704 <Echo_Get_ADC_ConvVal+0x4c>
		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016c4:	ee07 2a10 	vmov	s14, r2
 80016c8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80016cc:	ee27 7a25 	vmul.f32	s14, s14, s11
		temp /= (float) ADC_MAX_VAL;
 80016d0:	eec7 6a06 	vdiv.f32	s13, s14, s12
		{
			temp *= (ADC_BAT_R1 + ADC_BAT_R2);
			temp /= ADC_BAT_R2;
		}
#endif
		con_val[i] = (uint16_t) temp;
 80016d4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80016d8:	ee16 2a90 	vmov	r2, s13
 80016dc:	8002      	strh	r2, [r0, #0]
		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016de:	885b      	ldrh	r3, [r3, #2]
 80016e0:	ee07 3a90 	vmov	s15, r3
 80016e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016e8:	ee67 7aa5 	vmul.f32	s15, s15, s11
		temp /= (float) ADC_MAX_VAL;
 80016ec:	ee87 7a86 	vdiv.f32	s14, s15, s12
		con_val[i] = (uint16_t) temp;
 80016f0:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80016f4:	ee17 3a10 	vmov	r3, s14
 80016f8:	8043      	strh	r3, [r0, #2]
	}
}
 80016fa:	4770      	bx	lr
 80016fc:	20000376 	.word	0x20000376
 8001700:	453b8000 	.word	0x453b8000
 8001704:	457ff000 	.word	0x457ff000

08001708 <Echo_Stepup_Handle>:

void Echo_Stepup_Handle(void)
{
 8001708:	b513      	push	{r0, r1, r4, lr}
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 800170a:	f7ff ff1b 	bl	8001544 <Echo_Get_FSM_State>
 800170e:	2802      	cmp	r0, #2
 8001710:	d10f      	bne.n	8001732 <Echo_Stepup_Handle+0x2a>
	{
		static uint32_t st_handle_tick = 0;
		uint16_t convVal[ADC_CHK_CH_NUM];

		if (HAL_GetTick() - st_handle_tick >= PWR_HANDLE_PERIOD)
 8001712:	4c09      	ldr	r4, [pc, #36]	; (8001738 <Echo_Stepup_Handle+0x30>)
 8001714:	f000 ff54 	bl	80025c0 <HAL_GetTick>
 8001718:	6823      	ldr	r3, [r4, #0]
 800171a:	1ac0      	subs	r0, r0, r3
 800171c:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8001720:	d307      	bcc.n	8001732 <Echo_Stepup_Handle+0x2a>
		{
			st_handle_tick = HAL_GetTick();
 8001722:	f000 ff4d 	bl	80025c0 <HAL_GetTick>
 8001726:	6020      	str	r0, [r4, #0]

			Echo_Start_ADC_Conv();
 8001728:	f7ff ffaa 	bl	8001680 <Echo_Start_ADC_Conv>

			Echo_Get_ADC_ConvVal(convVal);
 800172c:	a801      	add	r0, sp, #4
 800172e:	f7ff ffc3 	bl	80016b8 <Echo_Get_ADC_ConvVal>
		}
	}

}
 8001732:	b002      	add	sp, #8
 8001734:	bd10      	pop	{r4, pc}
 8001736:	bf00      	nop
 8001738:	2000037c 	.word	0x2000037c

0800173c <HAL_TIM_OC_DelayElapsedCallback>:
int current_ctrl_proc = 0;

/* TIM2 OC Interrupt handler */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
	if (htim->Instance == TIM2)
 800173c:	6803      	ldr	r3, [r0, #0]
 800173e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8001742:	b510      	push	{r4, lr}
	if (htim->Instance == TIM2)
 8001744:	d10e      	bne.n	8001764 <HAL_TIM_OC_DelayElapsedCallback+0x28>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001746:	7f00      	ldrb	r0, [r0, #28]
 8001748:	2808      	cmp	r0, #8
 800174a:	d110      	bne.n	800176e <HAL_TIM_OC_DelayElapsedCallback+0x32>
		{
			if (gPulse_high == false)
 800174c:	481b      	ldr	r0, [pc, #108]	; (80017bc <HAL_TIM_OC_DelayElapsedCallback+0x80>)
			{
				TIM2->CCR4 = CATHODE_PULSE_TIME0;
 800174e:	4a1c      	ldr	r2, [pc, #112]	; (80017c0 <HAL_TIM_OC_DelayElapsedCallback+0x84>)
			if (gPulse_high == false)
 8001750:	7804      	ldrb	r4, [r0, #0]
				TIM2->CCR4 = CATHODE_PULSE_TIME0;
 8001752:	8851      	ldrh	r1, [r2, #2]
 8001754:	8812      	ldrh	r2, [r2, #0]
			if (gPulse_high == false)
 8001756:	b934      	cbnz	r4, 8001766 <HAL_TIM_OC_DelayElapsedCallback+0x2a>
				TIM2->CCR4 = CATHODE_PULSE_TIME0;
 8001758:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 800175c:	320a      	adds	r2, #10
 800175e:	641a      	str	r2, [r3, #64]	; 0x40
				gPulse_high = true;
 8001760:	2301      	movs	r3, #1
			}
			else
			{
				TIM2->CCR4 = CATHODE_PULSE_TIME1;
				gPulse_high = false;
 8001762:	7003      	strb	r3, [r0, #0]
				TIM2->CCR1 = CURRENT_CTRL_TIME3;
				current_ctrl_proc = 0;
			}
		}
	}
}
 8001764:	bd10      	pop	{r4, pc}
				TIM2->CCR4 = CATHODE_PULSE_TIME1;
 8001766:	440a      	add	r2, r1
 8001768:	641a      	str	r2, [r3, #64]	; 0x40
				gPulse_high = false;
 800176a:	2300      	movs	r3, #0
 800176c:	e7f9      	b.n	8001762 <HAL_TIM_OC_DelayElapsedCallback+0x26>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800176e:	2801      	cmp	r0, #1
 8001770:	d1f8      	bne.n	8001764 <HAL_TIM_OC_DelayElapsedCallback+0x28>
			if (current_ctrl_proc == 0)
 8001772:	4a14      	ldr	r2, [pc, #80]	; (80017c4 <HAL_TIM_OC_DelayElapsedCallback+0x88>)
 8001774:	6811      	ldr	r1, [r2, #0]
 8001776:	b929      	cbnz	r1, 8001784 <HAL_TIM_OC_DelayElapsedCallback+0x48>
				TIM2->CCR1 = CURRENT_CTRL_TIME0;
 8001778:	4911      	ldr	r1, [pc, #68]	; (80017c0 <HAL_TIM_OC_DelayElapsedCallback+0x84>)
 800177a:	8849      	ldrh	r1, [r1, #2]
 800177c:	3105      	adds	r1, #5
 800177e:	6359      	str	r1, [r3, #52]	; 0x34
				current_ctrl_proc = 1;
 8001780:	6010      	str	r0, [r2, #0]
 8001782:	e7ef      	b.n	8001764 <HAL_TIM_OC_DelayElapsedCallback+0x28>
			else if (current_ctrl_proc == 1)
 8001784:	2901      	cmp	r1, #1
 8001786:	d108      	bne.n	800179a <HAL_TIM_OC_DelayElapsedCallback+0x5e>
				TIM2->CCR1 = CURRENT_CTRL_TIME1;
 8001788:	480d      	ldr	r0, [pc, #52]	; (80017c0 <HAL_TIM_OC_DelayElapsedCallback+0x84>)
 800178a:	8841      	ldrh	r1, [r0, #2]
 800178c:	8800      	ldrh	r0, [r0, #0]
 800178e:	4401      	add	r1, r0
 8001790:	3105      	adds	r1, #5
 8001792:	6359      	str	r1, [r3, #52]	; 0x34
				current_ctrl_proc = 2;
 8001794:	2302      	movs	r3, #2
				current_ctrl_proc = 0;
 8001796:	6013      	str	r3, [r2, #0]
}
 8001798:	e7e4      	b.n	8001764 <HAL_TIM_OC_DelayElapsedCallback+0x28>
			else if (current_ctrl_proc == 2)
 800179a:	2902      	cmp	r1, #2
 800179c:	d108      	bne.n	80017b0 <HAL_TIM_OC_DelayElapsedCallback+0x74>
				TIM2->CCR1 = CURRENT_CTRL_TIME2;
 800179e:	4808      	ldr	r0, [pc, #32]	; (80017c0 <HAL_TIM_OC_DelayElapsedCallback+0x84>)
 80017a0:	8844      	ldrh	r4, [r0, #2]
 80017a2:	8801      	ldrh	r1, [r0, #0]
 80017a4:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 80017a8:	3105      	adds	r1, #5
 80017aa:	6359      	str	r1, [r3, #52]	; 0x34
				current_ctrl_proc = 3;
 80017ac:	2303      	movs	r3, #3
 80017ae:	e7f2      	b.n	8001796 <HAL_TIM_OC_DelayElapsedCallback+0x5a>
			else if (current_ctrl_proc == 3)
 80017b0:	2903      	cmp	r1, #3
 80017b2:	d1d7      	bne.n	8001764 <HAL_TIM_OC_DelayElapsedCallback+0x28>
				TIM2->CCR1 = CURRENT_CTRL_TIME3;
 80017b4:	2105      	movs	r1, #5
 80017b6:	6359      	str	r1, [r3, #52]	; 0x34
				current_ctrl_proc = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	e7ec      	b.n	8001796 <HAL_TIM_OC_DelayElapsedCallback+0x5a>
 80017bc:	20000384 	.word	0x20000384
 80017c0:	20000386 	.word	0x20000386
 80017c4:	20000380 	.word	0x20000380

080017c8 <HAL_TIM_PeriodElapsedCallback>:
#endif

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017c8:	b508      	push	{r3, lr}
	if (htim->Instance == TIM16)
 80017ca:	6802      	ldr	r2, [r0, #0]
 80017cc:	4b0e      	ldr	r3, [pc, #56]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d118      	bne.n	8001804 <HAL_TIM_PeriodElapsedCallback+0x3c>
	{
		if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80017d2:	f7ff feb7 	bl	8001544 <Echo_Get_FSM_State>
 80017d6:	2802      	cmp	r0, #2
 80017d8:	d114      	bne.n	8001804 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			if (v_step_val < v_step_tv)
 80017da:	4a0c      	ldr	r2, [pc, #48]	; (800180c <HAL_TIM_PeriodElapsedCallback+0x44>)
 80017dc:	490c      	ldr	r1, [pc, #48]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80017de:	6813      	ldr	r3, [r2, #0]
 80017e0:	6809      	ldr	r1, [r1, #0]
 80017e2:	428b      	cmp	r3, r1
 80017e4:	da05      	bge.n	80017f2 <HAL_TIM_PeriodElapsedCallback+0x2a>
			{
				v_step_val += 10;
 80017e6:	330a      	adds	r3, #10
 80017e8:	6013      	str	r3, [r2, #0]
			{
				HAL_TIM_Base_Stop_IT(&htim16);
			}
		}
	}
}
 80017ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				Echo_Pulse_V_PW_Config();
 80017ee:	f000 b8df 	b.w	80019b0 <Echo_Pulse_V_PW_Config>
			else if (v_step_val > v_step_tv)
 80017f2:	dd01      	ble.n	80017f8 <HAL_TIM_PeriodElapsedCallback+0x30>
				v_step_val = v_step_tv;
 80017f4:	6011      	str	r1, [r2, #0]
 80017f6:	e7f8      	b.n	80017ea <HAL_TIM_PeriodElapsedCallback+0x22>
			else if (v_step_val == v_step_tv)
 80017f8:	d104      	bne.n	8001804 <HAL_TIM_PeriodElapsedCallback+0x3c>
}
 80017fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				HAL_TIM_Base_Stop_IT(&htim16);
 80017fe:	4805      	ldr	r0, [pc, #20]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001800:	f003 b814 	b.w	800482c <HAL_TIM_Base_Stop_IT>
}
 8001804:	bd08      	pop	{r3, pc}
 8001806:	bf00      	nop
 8001808:	40014400 	.word	0x40014400
 800180c:	2000048c 	.word	0x2000048c
 8001810:	2000000c 	.word	0x2000000c
 8001814:	20000720 	.word	0x20000720

08001818 <Echo_Get_Res_Data>:

/*
 * DATA PRINTER
 * */
void Echo_Get_Res_Data(uint8_t select_msg)
{
 8001818:	b510      	push	{r4, lr}
 800181a:	b088      	sub	sp, #32
	char mes_head[11] =
 800181c:	2300      	movs	r3, #0
 800181e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8001822:	f8cd 301b 	str.w	r3, [sp, #27]
	{ '\0', };

	//get_prm_cmd_str_table[admin_cmd_cnt].str
	strcpy((char*) mes_head,
 8001826:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <Echo_Get_Res_Data+0x78>)
{
 8001828:	4604      	mov	r4, r0
	strcpy((char*) mes_head,
 800182a:	f853 1030 	ldr.w	r1, [r3, r0, lsl #3]
 800182e:	a805      	add	r0, sp, #20
 8001830:	f005 fa2f 	bl	8006c92 <strcpy>
			(const char*) get_prm_cmd_str_table[select_msg].str);

	switch (select_msg)
 8001834:	2c04      	cmp	r4, #4
 8001836:	d80b      	bhi.n	8001850 <Echo_Get_Res_Data+0x38>
 8001838:	e8df f004 	tbb	[pc, r4]
 800183c:	18131003 	.word	0x18131003
 8001840:	1b          	.byte	0x1b
 8001841:	00          	.byte	0x00
	{
	case RESPONSE_DEADTIME:
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 8001842:	4b14      	ldr	r3, [pc, #80]	; (8001894 <Echo_Get_Res_Data+0x7c>)
 8001844:	881b      	ldrh	r3, [r3, #0]
				pwm_param.dead_time);
		break;
	case RESPONSE_PULSEWIDTH:
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 8001846:	4914      	ldr	r1, [pc, #80]	; (8001898 <Echo_Get_Res_Data+0x80>)
 8001848:	aa05      	add	r2, sp, #20
 800184a:	4814      	ldr	r0, [pc, #80]	; (800189c <Echo_Get_Res_Data+0x84>)
 800184c:	f005 f990 	bl	8006b70 <siprintf>
				pwm_param.pulse_width, pwm_param.pulse_freq, v_step_tv);
		break;
	default:
		break;
	}
	ECHO_SHELL_PRINT(("%s\r\n", res_msg));
 8001850:	4912      	ldr	r1, [pc, #72]	; (800189c <Echo_Get_Res_Data+0x84>)
 8001852:	4813      	ldr	r0, [pc, #76]	; (80018a0 <Echo_Get_Res_Data+0x88>)
 8001854:	f005 f8e2 	bl	8006a1c <iprintf>
}
 8001858:	b008      	add	sp, #32
 800185a:	bd10      	pop	{r4, pc}
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 800185c:	4b0d      	ldr	r3, [pc, #52]	; (8001894 <Echo_Get_Res_Data+0x7c>)
 800185e:	885b      	ldrh	r3, [r3, #2]
 8001860:	e7f1      	b.n	8001846 <Echo_Get_Res_Data+0x2e>
		sprintf((char*) res_msg, (const char*) "%s %d Hz\r\n\r\n", mes_head,
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <Echo_Get_Res_Data+0x7c>)
 8001864:	490f      	ldr	r1, [pc, #60]	; (80018a4 <Echo_Get_Res_Data+0x8c>)
 8001866:	889b      	ldrh	r3, [r3, #4]
 8001868:	aa05      	add	r2, sp, #20
 800186a:	e7ee      	b.n	800184a <Echo_Get_Res_Data+0x32>
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 800186c:	4b0e      	ldr	r3, [pc, #56]	; (80018a8 <Echo_Get_Res_Data+0x90>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	e7e9      	b.n	8001846 <Echo_Get_Res_Data+0x2e>
		sprintf((char*) res_msg, (const char*) "%s\r\n"
 8001872:	4a0d      	ldr	r2, [pc, #52]	; (80018a8 <Echo_Get_Res_Data+0x90>)
				"VPW: %d us\r\n\r\n", mes_head, pwm_param.dead_time,
 8001874:	4b07      	ldr	r3, [pc, #28]	; (8001894 <Echo_Get_Res_Data+0x7c>)
		sprintf((char*) res_msg, (const char*) "%s\r\n"
 8001876:	6812      	ldr	r2, [r2, #0]
 8001878:	9202      	str	r2, [sp, #8]
 800187a:	889a      	ldrh	r2, [r3, #4]
 800187c:	9201      	str	r2, [sp, #4]
 800187e:	885a      	ldrh	r2, [r3, #2]
 8001880:	9200      	str	r2, [sp, #0]
 8001882:	881b      	ldrh	r3, [r3, #0]
 8001884:	4909      	ldr	r1, [pc, #36]	; (80018ac <Echo_Get_Res_Data+0x94>)
 8001886:	4805      	ldr	r0, [pc, #20]	; (800189c <Echo_Get_Res_Data+0x84>)
 8001888:	aa05      	add	r2, sp, #20
 800188a:	f005 f971 	bl	8006b70 <siprintf>
		break;
 800188e:	e7df      	b.n	8001850 <Echo_Get_Res_Data+0x38>
 8001890:	0800b504 	.word	0x0800b504
 8001894:	20000386 	.word	0x20000386
 8001898:	0800b434 	.word	0x0800b434
 800189c:	2000038c 	.word	0x2000038c
 80018a0:	0800b482 	.word	0x0800b482
 80018a4:	0800b441 	.word	0x0800b441
 80018a8:	2000000c 	.word	0x2000000c
 80018ac:	0800b44e 	.word	0x0800b44e

080018b0 <Echo_Set_V_PW>:
{
 80018b0:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setVPW,%d%*[^\r]", &v_step_tv);
 80018b2:	4a08      	ldr	r2, [pc, #32]	; (80018d4 <Echo_Set_V_PW+0x24>)
 80018b4:	4908      	ldr	r1, [pc, #32]	; (80018d8 <Echo_Set_V_PW+0x28>)
 80018b6:	f005 f97b 	bl	8006bb0 <siscanf>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80018ba:	f7ff fe43 	bl	8001544 <Echo_Get_FSM_State>
 80018be:	2802      	cmp	r0, #2
 80018c0:	d102      	bne.n	80018c8 <Echo_Set_V_PW+0x18>
		HAL_TIM_Base_Start_IT(&htim16);
 80018c2:	4806      	ldr	r0, [pc, #24]	; (80018dc <Echo_Set_V_PW+0x2c>)
 80018c4:	f002 ff88 	bl	80047d8 <HAL_TIM_Base_Start_IT>
}
 80018c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_VOLTAGE_PW);
 80018cc:	2003      	movs	r0, #3
 80018ce:	f7ff bfa3 	b.w	8001818 <Echo_Get_Res_Data>
 80018d2:	bf00      	nop
 80018d4:	2000000c 	.word	0x2000000c
 80018d8:	0800b487 	.word	0x0800b487
 80018dc:	20000720 	.word	0x20000720

080018e0 <Echo_Factory_Reset>:
/*
 * FACTORY RESET
 * */
void Echo_Factory_Reset()
{
	pwm_param.dead_time = 20;
 80018e0:	4b06      	ldr	r3, [pc, #24]	; (80018fc <Echo_Factory_Reset+0x1c>)
 80018e2:	2214      	movs	r2, #20
 80018e4:	801a      	strh	r2, [r3, #0]
	pwm_param.pulse_width = 1000;
 80018e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018ea:	805a      	strh	r2, [r3, #2]
	pwm_param.pulse_freq = 1;
 80018ec:	2201      	movs	r2, #1
 80018ee:	809a      	strh	r2, [r3, #4]
	v_step_tv = VOLTAGE_STEP_TARGET_VALUE;
 80018f0:	4b03      	ldr	r3, [pc, #12]	; (8001900 <Echo_Factory_Reset+0x20>)
 80018f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f6:	601a      	str	r2, [r3, #0]
	Echo_Flash_Write();
 80018f8:	f7ff bbae 	b.w	8001058 <Echo_Flash_Write>
 80018fc:	20000386 	.word	0x20000386
 8001900:	2000000c 	.word	0x2000000c

08001904 <Echo_Pulse_Prm_Config>:
#endif

#ifdef ECHO_PULSE_INTERRUPT
void Echo_Pulse_Prm_Config()
{
	TIM2->CCR2 = ANODE_PULSE_TIME;
 8001904:	490a      	ldr	r1, [pc, #40]	; (8001930 <Echo_Pulse_Prm_Config+0x2c>)
 8001906:	884b      	ldrh	r3, [r1, #2]
	TIM2->CCR4 = CATHODE_PULSE_TIME1;
 8001908:	8809      	ldrh	r1, [r1, #0]
	TIM2->CCR2 = ANODE_PULSE_TIME;
 800190a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800190e:	f103 000a 	add.w	r0, r3, #10
 8001912:	6390      	str	r0, [r2, #56]	; 0x38
	TIM2->CCR4 = CATHODE_PULSE_TIME1;
 8001914:	4419      	add	r1, r3
	TIM2->CCR1 = CURRENT_CTRL_TIME3;
 8001916:	2005      	movs	r0, #5
	TIM2->CCR4 = CATHODE_PULSE_TIME1;
 8001918:	6411      	str	r1, [r2, #64]	; 0x40
	TIM2->CCR1 = CURRENT_CTRL_TIME3;
 800191a:	6350      	str	r0, [r2, #52]	; 0x34
	if (gPulse_high == false)
 800191c:	4805      	ldr	r0, [pc, #20]	; (8001934 <Echo_Pulse_Prm_Config+0x30>)
 800191e:	7800      	ldrb	r0, [r0, #0]
 8001920:	b908      	cbnz	r0, 8001926 <Echo_Pulse_Prm_Config+0x22>
	{
		TIM2->CCR4 = CATHODE_PULSE_TIME1;
 8001922:	6411      	str	r1, [r2, #64]	; 0x40
 8001924:	4770      	bx	lr
		//gPulse_high = true;
	}
	else
	{
		TIM2->CCR4 = CATHODE_PULSE_TIME0;
 8001926:	440b      	add	r3, r1
 8001928:	330a      	adds	r3, #10
 800192a:	6413      	str	r3, [r2, #64]	; 0x40
		//gPulse_high = false;
	}
}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	20000386 	.word	0x20000386
 8001934:	20000384 	.word	0x20000384

08001938 <Echo_Set_DT>:
{
 8001938:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setDT,%hd%*[^\r]",
 800193a:	4a05      	ldr	r2, [pc, #20]	; (8001950 <Echo_Set_DT+0x18>)
 800193c:	4905      	ldr	r1, [pc, #20]	; (8001954 <Echo_Set_DT+0x1c>)
 800193e:	f005 f937 	bl	8006bb0 <siscanf>
	Echo_Pulse_Prm_Config();
 8001942:	f7ff ffdf 	bl	8001904 <Echo_Pulse_Prm_Config>
}
 8001946:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_DEADTIME);
 800194a:	2000      	movs	r0, #0
 800194c:	f7ff bf64 	b.w	8001818 <Echo_Get_Res_Data>
 8001950:	20000386 	.word	0x20000386
 8001954:	0800b498 	.word	0x0800b498

08001958 <Echo_Set_PW>:
{
 8001958:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setPW,%hd%*[^\r]",
 800195a:	4a05      	ldr	r2, [pc, #20]	; (8001970 <Echo_Set_PW+0x18>)
 800195c:	4905      	ldr	r1, [pc, #20]	; (8001974 <Echo_Set_PW+0x1c>)
 800195e:	f005 f927 	bl	8006bb0 <siscanf>
	Echo_Pulse_Prm_Config();
 8001962:	f7ff ffcf 	bl	8001904 <Echo_Pulse_Prm_Config>
}
 8001966:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_PULSEWIDTH);
 800196a:	2001      	movs	r0, #1
 800196c:	f7ff bf54 	b.w	8001818 <Echo_Get_Res_Data>
 8001970:	20000388 	.word	0x20000388
 8001974:	0800b4a9 	.word	0x0800b4a9

08001978 <Echo_Set_HZ>:
{
 8001978:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setHZ,%hd%*[^\r]",
 800197a:	4a0b      	ldr	r2, [pc, #44]	; (80019a8 <Echo_Set_HZ+0x30>)
 800197c:	490b      	ldr	r1, [pc, #44]	; (80019ac <Echo_Set_HZ+0x34>)
 800197e:	f005 f917 	bl	8006bb0 <siscanf>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 8001982:	f7ff fddf 	bl	8001544 <Echo_Get_FSM_State>
 8001986:	2802      	cmp	r0, #2
 8001988:	d10a      	bne.n	80019a0 <Echo_Set_HZ+0x28>
		Echo_Set_FSM_State_Stop();
 800198a:	f7ff fde7 	bl	800155c <Echo_Set_FSM_State_Stop>
		Echo_Pulse_Prm_Config();
 800198e:	f7ff ffb9 	bl	8001904 <Echo_Pulse_Prm_Config>
		Echo_Set_FSM_State_Start();
 8001992:	f7ff fddd 	bl	8001550 <Echo_Set_FSM_State_Start>
}
 8001996:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_FREQUENCY);
 800199a:	2002      	movs	r0, #2
 800199c:	f7ff bf3c 	b.w	8001818 <Echo_Get_Res_Data>
		Echo_Pulse_Prm_Config();
 80019a0:	f7ff ffb0 	bl	8001904 <Echo_Pulse_Prm_Config>
 80019a4:	e7f7      	b.n	8001996 <Echo_Set_HZ+0x1e>
 80019a6:	bf00      	nop
 80019a8:	2000038a 	.word	0x2000038a
 80019ac:	0800b4ba 	.word	0x0800b4ba

080019b0 <Echo_Pulse_V_PW_Config>:
/*
 * STEP UP PWM VALUE WRITE TO REGISTOR
 * */
void Echo_Pulse_V_PW_Config()
{
	TIM1->CCR1 = v_step_val;
 80019b0:	4b02      	ldr	r3, [pc, #8]	; (80019bc <Echo_Pulse_V_PW_Config+0xc>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b02      	ldr	r3, [pc, #8]	; (80019c0 <Echo_Pulse_V_PW_Config+0x10>)
 80019b6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	2000048c 	.word	0x2000048c
 80019c0:	40012c00 	.word	0x40012c00

080019c4 <Echo_StepUP_Stop>:

/*
 * Stimulation Voltage Setting Start AND Stop
 * */
void Echo_StepUP_Stop()
{
 80019c4:	b508      	push	{r3, lr}
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80019c6:	4804      	ldr	r0, [pc, #16]	; (80019d8 <Echo_StepUP_Stop+0x14>)
 80019c8:	2100      	movs	r1, #0
 80019ca:	f003 fa83 	bl	8004ed4 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim16);
}
 80019ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop_IT(&htim16);
 80019d2:	4802      	ldr	r0, [pc, #8]	; (80019dc <Echo_StepUP_Stop+0x18>)
 80019d4:	f002 bf2a 	b.w	800482c <HAL_TIM_Base_Stop_IT>
 80019d8:	200006d4 	.word	0x200006d4
 80019dc:	20000720 	.word	0x20000720

080019e0 <Echo_Stim_Stop>:
{
 80019e0:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2); // ANODE
 80019e2:	4c08      	ldr	r4, [pc, #32]	; (8001a04 <Echo_Stim_Stop+0x24>)
 80019e4:	2104      	movs	r1, #4
 80019e6:	4620      	mov	r0, r4
 80019e8:	f003 fa74 	bl	8004ed4 <HAL_TIM_PWM_Stop>
	HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_4); // CATHODE
 80019ec:	210c      	movs	r1, #12
 80019ee:	4620      	mov	r0, r4
 80019f0:	f003 faf6 	bl	8004fe0 <HAL_TIM_OC_Stop_IT>
	HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1); // CURRENT
 80019f4:	4620      	mov	r0, r4
 80019f6:	2100      	movs	r1, #0
 80019f8:	f003 faf2 	bl	8004fe0 <HAL_TIM_OC_Stop_IT>
}
 80019fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Echo_StepUP_Stop();
 8001a00:	f7ff bfe0 	b.w	80019c4 <Echo_StepUP_Stop>
 8001a04:	2000076c 	.word	0x2000076c

08001a08 <Echo_StepUP_Start>:

void Echo_StepUP_Start()
{
 8001a08:	b508      	push	{r3, lr}
	TIM1->CCR1 = v_step_val;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <Echo_StepUP_Start+0x1c>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a0c:	4806      	ldr	r0, [pc, #24]	; (8001a28 <Echo_StepUP_Start+0x20>)
	TIM1->CCR1 = v_step_val;
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <Echo_StepUP_Start+0x24>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a12:	2100      	movs	r1, #0
	TIM1->CCR1 = v_step_val;
 8001a14:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a16:	f003 fa0d 	bl	8004e34 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim16);
}
 8001a1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start_IT(&htim16);
 8001a1e:	4804      	ldr	r0, [pc, #16]	; (8001a30 <Echo_StepUP_Start+0x28>)
 8001a20:	f002 beda 	b.w	80047d8 <HAL_TIM_Base_Start_IT>
 8001a24:	2000048c 	.word	0x2000048c
 8001a28:	200006d4 	.word	0x200006d4
 8001a2c:	40012c00 	.word	0x40012c00
 8001a30:	20000720 	.word	0x20000720

08001a34 <Echo_Stim_Start>:
{
 8001a34:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // ANODE
 8001a36:	4c09      	ldr	r4, [pc, #36]	; (8001a5c <Echo_Stim_Start+0x28>)
	Echo_Pulse_Prm_Config();
 8001a38:	f7ff ff64 	bl	8001904 <Echo_Pulse_Prm_Config>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // ANODE
 8001a3c:	2104      	movs	r1, #4
 8001a3e:	4620      	mov	r0, r4
 8001a40:	f003 f9f8 	bl	8004e34 <HAL_TIM_PWM_Start>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4); // CATHODE
 8001a44:	210c      	movs	r1, #12
 8001a46:	4620      	mov	r0, r4
 8001a48:	f003 fa46 	bl	8004ed8 <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1); // CURRENT
 8001a4c:	4620      	mov	r0, r4
 8001a4e:	2100      	movs	r1, #0
 8001a50:	f003 fa42 	bl	8004ed8 <HAL_TIM_OC_Start_IT>
}
 8001a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Echo_StepUP_Start();
 8001a58:	f7ff bfd6 	b.w	8001a08 <Echo_StepUP_Start>
 8001a5c:	2000076c 	.word	0x2000076c

08001a60 <Echo_PCI_State_Init>:
	MX_TIM6_Init();
}
/**********************/

void Echo_PCI_State_Init()
{
 8001a60:	b500      	push	{lr}
	HAL_Delay(200);
 8001a62:	20c8      	movs	r0, #200	; 0xc8
{
 8001a64:	b08f      	sub	sp, #60	; 0x3c
	HAL_Delay(200);
 8001a66:	f000 fdb1 	bl	80025cc <HAL_Delay>
	char res_msg[55] =
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	2233      	movs	r2, #51	; 0x33
 8001a6e:	a801      	add	r0, sp, #4
 8001a70:	9100      	str	r1, [sp, #0]
 8001a72:	f004 f951 	bl	8005d18 <memset>
	{ '\0', };
	// FLASH READ
	if (Echo_Flash_Read() != HAL_OK)
 8001a76:	f7ff fb61 	bl	800113c <Echo_Flash_Read>
 8001a7a:	b158      	cbz	r0, 8001a94 <Echo_PCI_State_Init+0x34>
	{
		pwm_param.dead_time = 20;
 8001a7c:	4b13      	ldr	r3, [pc, #76]	; (8001acc <Echo_PCI_State_Init+0x6c>)
 8001a7e:	2214      	movs	r2, #20
 8001a80:	801a      	strh	r2, [r3, #0]
		pwm_param.pulse_width = 1000;
 8001a82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a86:	805a      	strh	r2, [r3, #2]
		pwm_param.pulse_freq = 1;
 8001a88:	2201      	movs	r2, #1
 8001a8a:	809a      	strh	r2, [r3, #4]
		v_step_tv = 5000;
 8001a8c:	4b10      	ldr	r3, [pc, #64]	; (8001ad0 <Echo_PCI_State_Init+0x70>)
 8001a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a92:	601a      	str	r2, [r3, #0]
	}

	Echo_Print_Version();
 8001a94:	f7ff fc40 	bl	8001318 <Echo_Print_Version>
	sprintf((char*) res_msg, (const char*) "Echo_PCI_State_Init()\r\n"
 8001a98:	f002 fc7e 	bl	8004398 <HAL_RCC_GetHCLKFreq>
 8001a9c:	490d      	ldr	r1, [pc, #52]	; (8001ad4 <Echo_PCI_State_Init+0x74>)
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	4668      	mov	r0, sp
 8001aa2:	f005 f865 	bl	8006b70 <siprintf>
			"SYSTEM CLOCK : %lu Hz\r\n", HAL_RCC_GetHCLKFreq());

	ECHO_SHELL_PRINT(("%s\n", res_msg));
 8001aa6:	4668      	mov	r0, sp
 8001aa8:	f005 f854 	bl	8006b54 <puts>
	Echo_ADC1_Enable();
 8001aac:	f7ff fdce 	bl	800164c <Echo_ADC1_Enable>
	Echo_Print_Manual();
 8001ab0:	f7ff fc2c 	bl	800130c <Echo_Print_Manual>
	Echo_LED_Init();
 8001ab4:	f7ff fb6c 	bl	8001190 <Echo_LED_Init>
	Echo_FSM_State_Init();
 8001ab8:	f7ff fd8c 	bl	80015d4 <Echo_FSM_State_Init>
	Echo_Shell_Init();
 8001abc:	f7ff fc56 	bl	800136c <Echo_Shell_Init>
	Echo_Uart2_INTERRUPT_ENA();
 8001ac0:	f000 f80a 	bl	8001ad8 <Echo_Uart2_INTERRUPT_ENA>
}
 8001ac4:	b00f      	add	sp, #60	; 0x3c
 8001ac6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001aca:	bf00      	nop
 8001acc:	20000386 	.word	0x20000386
 8001ad0:	2000000c 	.word	0x2000000c
 8001ad4:	0800b52c 	.word	0x0800b52c

08001ad8 <Echo_Uart2_INTERRUPT_ENA>:

/*
 * UART2 INTERRUPT ENABLE
 * */
void Echo_Uart2_INTERRUPT_ENA(void)
{
 8001ad8:	b510      	push	{r4, lr}
	/* Clear state REGs */
	ECHO_USART2_STATE_RESET();
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001ada:	4c08      	ldr	r4, [pc, #32]	; (8001afc <Echo_Uart2_INTERRUPT_ENA+0x24>)
	ECHO_USART2_STATE_RESET();
 8001adc:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <Echo_Uart2_INTERRUPT_ENA+0x28>)
 8001ade:	2200      	movs	r2, #0
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001ae0:	4620      	mov	r0, r4
	ECHO_USART2_STATE_RESET();
 8001ae2:	801a      	strh	r2, [r3, #0]
 8001ae4:	805a      	strh	r2, [r3, #2]
 8001ae6:	809a      	strh	r2, [r3, #4]
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001ae8:	f003 fb8e 	bl	8005208 <HAL_UART_AbortReceive_IT>
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001aec:	4620      	mov	r0, r4
 8001aee:	4905      	ldr	r1, [pc, #20]	; (8001b04 <Echo_Uart2_INTERRUPT_ENA+0x2c>)
}
 8001af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001af4:	2201      	movs	r2, #1
 8001af6:	f004 b8bb 	b.w	8005c70 <HAL_UART_Receive_IT>
 8001afa:	bf00      	nop
 8001afc:	2000083c 	.word	0x2000083c
 8001b00:	20000492 	.word	0x20000492
 8001b04:	20000490 	.word	0x20000490

08001b08 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if (huart->Instance == USART1)
	{
	}
	else if (huart->Instance == USART2)
 8001b08:	6802      	ldr	r2, [r0, #0]
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <HAL_UART_RxCpltCallback+0x2c>)
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d10b      	bne.n	8001b28 <HAL_UART_RxCpltCallback+0x20>
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001b10:	4a09      	ldr	r2, [pc, #36]	; (8001b38 <HAL_UART_RxCpltCallback+0x30>)
	{
		Echo_Uart2_RCV_Q_Put_INLINE(echo_uart2_rcv_byte);
 8001b12:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <HAL_UART_RxCpltCallback+0x34>)
 8001b14:	7819      	ldrb	r1, [r3, #0]
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001b16:	8853      	ldrh	r3, [r2, #2]
 8001b18:	3301      	adds	r3, #1
			% ECHO_USART2_RCV_Q_SIZE;
 8001b1a:	b2db      	uxtb	r3, r3
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001b1c:	8053      	strh	r3, [r2, #2]
	echo_uart2_state.queue[echo_uart2_state.q_rear] = item;
 8001b1e:	4413      	add	r3, r2
 8001b20:	7199      	strb	r1, [r3, #6]
	echo_uart2_state.item_num++;
 8001b22:	8893      	ldrh	r3, [r2, #4]
 8001b24:	3301      	adds	r3, #1
 8001b26:	8093      	strh	r3, [r2, #4]
	}
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001b28:	4904      	ldr	r1, [pc, #16]	; (8001b3c <HAL_UART_RxCpltCallback+0x34>)
 8001b2a:	4805      	ldr	r0, [pc, #20]	; (8001b40 <HAL_UART_RxCpltCallback+0x38>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	f004 b89f 	b.w	8005c70 <HAL_UART_Receive_IT>
 8001b32:	bf00      	nop
 8001b34:	40004400 	.word	0x40004400
 8001b38:	20000492 	.word	0x20000492
 8001b3c:	20000490 	.word	0x20000490
 8001b40:	2000083c 	.word	0x2000083c

08001b44 <Echo_Uart2_Get_RCV_Q>:
}
/**********************/

bool Echo_Uart2_Get_RCV_Q(uint8_t *item)
{
 8001b44:	b510      	push	{r4, lr}
#ifdef DEBUG
	ECHO_SHELL_PRINT(("aulUsart1GetRcvQ()\n"));
#endif
	data_valid = false;

	if (echo_uart2_state.item_num > 0)
 8001b46:	4c0b      	ldr	r4, [pc, #44]	; (8001b74 <Echo_Uart2_Get_RCV_Q+0x30>)
 8001b48:	88a3      	ldrh	r3, [r4, #4]
 8001b4a:	b18b      	cbz	r3, 8001b70 <Echo_Uart2_Get_RCV_Q+0x2c>
	{
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001b4c:	8823      	ldrh	r3, [r4, #0]
 8001b4e:	3301      	adds	r3, #1
				% ECHO_USART2_RCV_Q_SIZE;
 8001b50:	b2db      	uxtb	r3, r3
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001b52:	8023      	strh	r3, [r4, #0]
		*item = echo_uart2_state.queue[echo_uart2_state.q_front];
 8001b54:	4423      	add	r3, r4
 8001b56:	799b      	ldrb	r3, [r3, #6]
 8001b58:	7003      	strb	r3, [r0, #0]

		ECHO_USART2_MUTEX_LOCK
 8001b5a:	2026      	movs	r0, #38	; 0x26
 8001b5c:	f001 fc22 	bl	80033a4 <HAL_NVIC_DisableIRQ>
		;

		echo_uart2_state.item_num--;
 8001b60:	88a3      	ldrh	r3, [r4, #4]

		ECHO_USART2_MUTEX_UNLOCK
 8001b62:	2026      	movs	r0, #38	; 0x26
		echo_uart2_state.item_num--;
 8001b64:	3b01      	subs	r3, #1
 8001b66:	80a3      	strh	r3, [r4, #4]
		ECHO_USART2_MUTEX_UNLOCK
 8001b68:	f001 fc0e 	bl	8003388 <HAL_NVIC_EnableIRQ>
		;

		data_valid = true;
 8001b6c:	2001      	movs	r0, #1
	}
	return data_valid;
}
 8001b6e:	bd10      	pop	{r4, pc}
	data_valid = false;
 8001b70:	4618      	mov	r0, r3
 8001b72:	e7fc      	b.n	8001b6e <Echo_Uart2_Get_RCV_Q+0x2a>
 8001b74:	20000492 	.word	0x20000492

08001b78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b78:	b530      	push	{r4, r5, lr}
 8001b7a:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b7c:	2244      	movs	r2, #68	; 0x44
 8001b7e:	2100      	movs	r1, #0
 8001b80:	a805      	add	r0, sp, #20
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b82:	2514      	movs	r5, #20
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b84:	f004 f8c8 	bl	8005d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b88:	462a      	mov	r2, r5
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	4668      	mov	r0, sp
 8001b8e:	f004 f8c3 	bl	8005d18 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b92:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001b96:	f001 ffb9 	bl	8003b0c <HAL_PWREx_ControlVoltageScaling>
 8001b9a:	4604      	mov	r4, r0
 8001b9c:	b108      	cbz	r0, 8001ba2 <SystemClock_Config+0x2a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b9e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001ba0:	e7fe      	b.n	8001ba0 <SystemClock_Config+0x28>
  HAL_PWR_EnableBkUpAccess();
 8001ba2:	f001 ffa3 	bl	8003aec <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001ba6:	4a17      	ldr	r2, [pc, #92]	; (8001c04 <SystemClock_Config+0x8c>)
 8001ba8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001bac:	f023 0318 	bic.w	r3, r3, #24
 8001bb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001bb4:	2260      	movs	r2, #96	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001bb6:	2301      	movs	r3, #1
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001bb8:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bba:	2202      	movs	r2, #2
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001bbc:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001bc0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001bc4:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001bc6:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bc8:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001bca:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001bcc:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001bd0:	9505      	str	r5, [sp, #20]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001bd2:	9215      	str	r2, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bd4:	f002 f860 	bl	8003c98 <HAL_RCC_OscConfig>
 8001bd8:	b108      	cbz	r0, 8001bde <SystemClock_Config+0x66>
 8001bda:	b672      	cpsid	i
	while (1)
 8001bdc:	e7fe      	b.n	8001bdc <SystemClock_Config+0x64>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bde:	e9cd 0002 	strd	r0, r0, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001be2:	220f      	movs	r2, #15
 8001be4:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001be6:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001be8:	2104      	movs	r1, #4
 8001bea:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bec:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001bf0:	f002 fb28 	bl	8004244 <HAL_RCC_ClockConfig>
 8001bf4:	b108      	cbz	r0, 8001bfa <SystemClock_Config+0x82>
 8001bf6:	b672      	cpsid	i
	while (1)
 8001bf8:	e7fe      	b.n	8001bf8 <SystemClock_Config+0x80>
  HAL_RCCEx_EnableMSIPLLMode();
 8001bfa:	f002 fced 	bl	80045d8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001bfe:	b017      	add	sp, #92	; 0x5c
 8001c00:	bd30      	pop	{r4, r5, pc}
 8001c02:	bf00      	nop
 8001c04:	40021000 	.word	0x40021000

08001c08 <main>:
{
 8001c08:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c0a:	4dad      	ldr	r5, [pc, #692]	; (8001ec0 <main+0x2b8>)
{
 8001c0c:	b09a      	sub	sp, #104	; 0x68
  HAL_Init();
 8001c0e:	f000 fcbb 	bl	8002588 <HAL_Init>
  SystemClock_Config();
 8001c12:	f7ff ffb1 	bl	8001b78 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c16:	2214      	movs	r2, #20
 8001c18:	2100      	movs	r1, #0
 8001c1a:	a80f      	add	r0, sp, #60	; 0x3c
 8001c1c:	f004 f87c 	bl	8005d18 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c20:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
  HAL_GPIO_WritePin(GPIOB, QCC_CRTL0_Pin|QCC_CRTL1_Pin|LED_Pin|BIPHASIC_SW_Pin
 8001c22:	48a8      	ldr	r0, [pc, #672]	; (8001ec4 <main+0x2bc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c24:	f043 0304 	orr.w	r3, r3, #4
 8001c28:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001c2a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	9302      	str	r3, [sp, #8]
 8001c32:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c34:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c36:	f043 0301 	orr.w	r3, r3, #1
 8001c3a:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001c3c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	9303      	str	r3, [sp, #12]
 8001c44:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c46:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c48:	f043 0302 	orr.w	r3, r3, #2
 8001c4c:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001c4e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, QCC_CRTL0_Pin|QCC_CRTL1_Pin|LED_Pin|BIPHASIC_SW_Pin
 8001c56:	2200      	movs	r2, #0
 8001c58:	213b      	movs	r1, #59	; 0x3b
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, QCC_CRTL0_Pin|QCC_CRTL1_Pin|LED_Pin|BIPHASIC_SW_Pin
 8001c5c:	f001 ff40 	bl	8003ae0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, DAC0_Pin|DAC1_Pin|DAC2_Pin|DAC3_Pin, GPIO_PIN_RESET);
 8001c60:	2200      	movs	r2, #0
 8001c62:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 8001c66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c6a:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOA, DAC0_Pin|DAC1_Pin|DAC2_Pin|DAC3_Pin, GPIO_PIN_RESET);
 8001c6c:	f001 ff38 	bl	8003ae0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c70:	2601      	movs	r6, #1
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c72:	2310      	movs	r3, #16
  HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 8001c74:	a90f      	add	r1, sp, #60	; 0x3c
 8001c76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c7a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c7e:	270b      	movs	r7, #11
 8001c80:	f04f 0880 	mov.w	r8, #128	; 0x80
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c84:	9611      	str	r6, [sp, #68]	; 0x44
  HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 8001c86:	f001 fe67 	bl	8003958 <HAL_GPIO_Init>
  HAL_GPIO_Init(PEAK_DETECTION_GPIO_Port, &GPIO_InitStruct);
 8001c8a:	a90f      	add	r1, sp, #60	; 0x3c
 8001c8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c90:	e9cd 870f 	strd	r8, r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	9411      	str	r4, [sp, #68]	; 0x44
  HAL_GPIO_Init(PEAK_DETECTION_GPIO_Port, &GPIO_InitStruct);
 8001c96:	f001 fe5f 	bl	8003958 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QCC_CRTL0_Pin|QCC_CRTL1_Pin|LED_Pin|BIPHASIC_SW_Pin
 8001c9a:	233b      	movs	r3, #59	; 0x3b
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9c:	4889      	ldr	r0, [pc, #548]	; (8001ec4 <main+0x2bc>)
 8001c9e:	a90f      	add	r1, sp, #60	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca0:	e9cd 360f 	strd	r3, r6, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca4:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca8:	f001 fe56 	bl	8003958 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DAC0_Pin|DAC1_Pin|DAC2_Pin|DAC3_Pin;
 8001cac:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb0:	a90f      	add	r1, sp, #60	; 0x3c
 8001cb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb6:	e9cd 360f 	strd	r3, r6, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cba:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbe:	f001 fe4b 	bl	8003958 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cc2:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001cc4:	4333      	orrs	r3, r6
 8001cc6:	64ab      	str	r3, [r5, #72]	; 0x48
 8001cc8:	6cab      	ldr	r3, [r5, #72]	; 0x48
  htim1.Instance = TIM1;
 8001cca:	4d7f      	ldr	r5, [pc, #508]	; (8001ec8 <main+0x2c0>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ccc:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cce:	4622      	mov	r2, r4
 8001cd0:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cd2:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cd4:	4638      	mov	r0, r7
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cd6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cd8:	f001 fb24 	bl	8003324 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001cdc:	4638      	mov	r0, r7
 8001cde:	f001 fb53 	bl	8003388 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001ce2:	4622      	mov	r2, r4
 8001ce4:	4621      	mov	r1, r4
 8001ce6:	200f      	movs	r0, #15
 8001ce8:	f001 fb1c 	bl	8003324 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001cec:	200f      	movs	r0, #15
 8001cee:	f001 fb4b 	bl	8003388 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001cf2:	4622      	mov	r2, r4
 8001cf4:	4621      	mov	r1, r4
 8001cf6:	2011      	movs	r0, #17
 8001cf8:	f001 fb14 	bl	8003324 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001cfc:	2011      	movs	r0, #17
 8001cfe:	f001 fb43 	bl	8003388 <HAL_NVIC_EnableIRQ>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d02:	221c      	movs	r2, #28
 8001d04:	4621      	mov	r1, r4
 8001d06:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d08:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8001d0c:	9407      	str	r4, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d0e:	f004 f803 	bl	8005d18 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d12:	222c      	movs	r2, #44	; 0x2c
 8001d14:	4621      	mov	r1, r4
 8001d16:	a80f      	add	r0, sp, #60	; 0x3c
 8001d18:	f003 fffe 	bl	8005d18 <memset>
  htim1.Instance = TIM1;
 8001d1c:	4b6b      	ldr	r3, [pc, #428]	; (8001ecc <main+0x2c4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d1e:	60ac      	str	r4, [r5, #8]
  htim1.Init.Prescaler = 1;
 8001d20:	e9c5 3600 	strd	r3, r6, [r5]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d24:	4628      	mov	r0, r5
  htim1.Init.Period = 9999;
 8001d26:	f242 730f 	movw	r3, #9999	; 0x270f
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d2a:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d2e:	e9c5 4805 	strd	r4, r8, [r5, #20]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d32:	f002 fee1 	bl	8004af8 <HAL_TIM_PWM_Init>
 8001d36:	b108      	cbz	r0, 8001d3c <main+0x134>
 8001d38:	b672      	cpsid	i
	while (1)
 8001d3a:	e7fe      	b.n	8001d3a <main+0x132>
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d3c:	e9cd 0005 	strd	r0, r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d40:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d42:	a905      	add	r1, sp, #20
 8001d44:	4628      	mov	r0, r5
 8001d46:	f003 f9b7 	bl	80050b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	b108      	cbz	r0, 8001d52 <main+0x14a>
 8001d4e:	b672      	cpsid	i
	while (1)
 8001d50:	e7fe      	b.n	8001d50 <main+0x148>
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d52:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d56:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d5a:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d5c:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d5e:	a908      	add	r1, sp, #32
 8001d60:	4628      	mov	r0, r5
  sConfigOC.Pulse = 1;
 8001d62:	e9cd 3608 	strd	r3, r6, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d66:	f002 ff63 	bl	8004c30 <HAL_TIM_PWM_ConfigChannel>
 8001d6a:	b108      	cbz	r0, 8001d70 <main+0x168>
 8001d6c:	b672      	cpsid	i
	while (1)
 8001d6e:	e7fe      	b.n	8001d6e <main+0x166>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d74:	e9cd 3014 	strd	r3, r0, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d78:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d7c:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d80:	e9cd 0011 	strd	r0, r0, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d84:	e9cd 3017 	strd	r3, r0, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d88:	9013      	str	r0, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d8a:	9016      	str	r0, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d8c:	9019      	str	r0, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d8e:	a90f      	add	r1, sp, #60	; 0x3c
 8001d90:	4628      	mov	r0, r5
 8001d92:	f003 f9c3 	bl	800511c <HAL_TIMEx_ConfigBreakDeadTime>
 8001d96:	4604      	mov	r4, r0
 8001d98:	b108      	cbz	r0, 8001d9e <main+0x196>
 8001d9a:	b672      	cpsid	i
	while (1)
 8001d9c:	e7fe      	b.n	8001d9c <main+0x194>
  HAL_TIM_MspPostInit(&htim1);
 8001d9e:	4628      	mov	r0, r5
 8001da0:	f000 fa28 	bl	80021f4 <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 8001da4:	484a      	ldr	r0, [pc, #296]	; (8001ed0 <main+0x2c8>)
  huart1.Init.BaudRate = 115200;
 8001da6:	4b4b      	ldr	r3, [pc, #300]	; (8001ed4 <main+0x2cc>)
  huart1.Init.Parity = UART_PARITY_NONE;
 8001da8:	6104      	str	r4, [r0, #16]
  huart1.Init.BaudRate = 115200;
 8001daa:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dae:	270c      	movs	r7, #12
  huart1.Init.BaudRate = 115200;
 8001db0:	e9c0 3500 	strd	r3, r5, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001db4:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db8:	e9c0 7405 	strd	r7, r4, [r0, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dbc:	e9c0 4407 	strd	r4, r4, [r0, #28]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dc0:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dc2:	f003 fec6 	bl	8005b52 <HAL_UART_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	b108      	cbz	r0, 8001dce <main+0x1c6>
 8001dca:	b672      	cpsid	i
	while (1)
 8001dcc:	e7fe      	b.n	8001dcc <main+0x1c4>
  huart2.Instance = USART2;
 8001dce:	4842      	ldr	r0, [pc, #264]	; (8001ed8 <main+0x2d0>)
 8001dd0:	4a42      	ldr	r2, [pc, #264]	; (8001edc <main+0x2d4>)
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dd2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001dd6:	e9c0 2500 	strd	r2, r5, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dda:	e9c0 3704 	strd	r3, r7, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dde:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001de2:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001de6:	f003 feb4 	bl	8005b52 <HAL_UART_Init>
 8001dea:	4605      	mov	r5, r0
 8001dec:	b108      	cbz	r0, 8001df2 <main+0x1ea>
 8001dee:	b672      	cpsid	i
	while (1)
 8001df0:	e7fe      	b.n	8001df0 <main+0x1e8>
  ADC_MultiModeTypeDef multimode = {0};
 8001df2:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8001df6:	900a      	str	r0, [sp, #40]	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 8001df8:	4601      	mov	r1, r0
 8001dfa:	2218      	movs	r2, #24
 8001dfc:	a80f      	add	r0, sp, #60	; 0x3c
 8001dfe:	f003 ff8b 	bl	8005d18 <memset>
  hadc1.Instance = ADC1;
 8001e02:	4c37      	ldr	r4, [pc, #220]	; (8001ee0 <main+0x2d8>)
 8001e04:	4b37      	ldr	r3, [pc, #220]	; (8001ee4 <main+0x2dc>)
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001e06:	6126      	str	r6, [r4, #16]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001e08:	e9c4 3500 	strd	r3, r5, [r4]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001e0c:	2308      	movs	r3, #8
 8001e0e:	6163      	str	r3, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001e10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e14:	8323      	strh	r3, [r4, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e16:	4620      	mov	r0, r4
  hadc1.Init.NbrOfConversion = 3;
 8001e18:	2303      	movs	r3, #3
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e1a:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e1e:	e9c4 550a 	strd	r5, r5, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 3;
 8001e22:	61e3      	str	r3, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e24:	f884 5020 	strb.w	r5, [r4, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001e28:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001e2c:	6365      	str	r5, [r4, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001e2e:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e32:	f000 fbf5 	bl	8002620 <HAL_ADC_Init>
 8001e36:	b108      	cbz	r0, 8001e3c <main+0x234>
 8001e38:	b672      	cpsid	i
	while (1)
 8001e3a:	e7fe      	b.n	8001e3a <main+0x232>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001e3c:	9008      	str	r0, [sp, #32]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001e3e:	a908      	add	r1, sp, #32
 8001e40:	4620      	mov	r0, r4
 8001e42:	f001 f9fb 	bl	800323c <HAL_ADCEx_MultiModeConfigChannel>
 8001e46:	b108      	cbz	r0, 8001e4c <main+0x244>
 8001e48:	b672      	cpsid	i
	while (1)
 8001e4a:	e7fe      	b.n	8001e4a <main+0x242>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e4c:	4d26      	ldr	r5, [pc, #152]	; (8001ee8 <main+0x2e0>)
 8001e4e:	2306      	movs	r3, #6
 8001e50:	e9cd 530f 	strd	r5, r3, [sp, #60]	; 0x3c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e54:	2602      	movs	r6, #2
 8001e56:	237f      	movs	r3, #127	; 0x7f
 8001e58:	e9cd 6311 	strd	r6, r3, [sp, #68]	; 0x44
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e5c:	2304      	movs	r3, #4
  sConfig.Offset = 0;
 8001e5e:	e9cd 3013 	strd	r3, r0, [sp, #76]	; 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e62:	a90f      	add	r1, sp, #60	; 0x3c
 8001e64:	4620      	mov	r0, r4
 8001e66:	f000 fe21 	bl	8002aac <HAL_ADC_ConfigChannel>
 8001e6a:	b108      	cbz	r0, 8001e70 <main+0x268>
 8001e6c:	b672      	cpsid	i
	while (1)
 8001e6e:	e7fe      	b.n	8001e6e <main+0x266>
  sConfig.Channel = ADC_CHANNEL_12;
 8001e70:	4b1e      	ldr	r3, [pc, #120]	; (8001eec <main+0x2e4>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e72:	a90f      	add	r1, sp, #60	; 0x3c
 8001e74:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001e76:	e9cd 370f 	strd	r3, r7, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e7a:	f000 fe17 	bl	8002aac <HAL_ADC_ConfigChannel>
 8001e7e:	b108      	cbz	r0, 8001e84 <main+0x27c>
 8001e80:	b672      	cpsid	i
	while (1)
 8001e82:	e7fe      	b.n	8001e82 <main+0x27a>
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001e84:	491a      	ldr	r1, [pc, #104]	; (8001ef0 <main+0x2e8>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e86:	4816      	ldr	r0, [pc, #88]	; (8001ee0 <main+0x2d8>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001e88:	2312      	movs	r3, #18
 8001e8a:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e8e:	a90f      	add	r1, sp, #60	; 0x3c
 8001e90:	f000 fe0c 	bl	8002aac <HAL_ADC_ConfigChannel>
 8001e94:	4603      	mov	r3, r0
 8001e96:	b108      	cbz	r0, 8001e9c <main+0x294>
 8001e98:	b672      	cpsid	i
	while (1)
 8001e9a:	e7fe      	b.n	8001e9a <main+0x292>
  htim16.Instance = TIM16;
 8001e9c:	4815      	ldr	r0, [pc, #84]	; (8001ef4 <main+0x2ec>)
  htim16.Init.Prescaler = 79;
 8001e9e:	4a16      	ldr	r2, [pc, #88]	; (8001ef8 <main+0x2f0>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea0:	6083      	str	r3, [r0, #8]
  htim16.Init.Prescaler = 79;
 8001ea2:	264f      	movs	r6, #79	; 0x4f
 8001ea4:	e9c0 2600 	strd	r2, r6, [r0]
  htim16.Init.Period = 99;
 8001ea8:	2263      	movs	r2, #99	; 0x63
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eaa:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim16.Init.RepetitionCounter = 0;
 8001eae:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001eb4:	f002 fdc0 	bl	8004a38 <HAL_TIM_Base_Init>
 8001eb8:	4605      	mov	r5, r0
 8001eba:	b1f8      	cbz	r0, 8001efc <main+0x2f4>
 8001ebc:	b672      	cpsid	i
	while (1)
 8001ebe:	e7fe      	b.n	8001ebe <main+0x2b6>
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	48000400 	.word	0x48000400
 8001ec8:	200006d4 	.word	0x200006d4
 8001ecc:	40012c00 	.word	0x40012c00
 8001ed0:	200007b8 	.word	0x200007b8
 8001ed4:	40013800 	.word	0x40013800
 8001ed8:	2000083c 	.word	0x2000083c
 8001edc:	40004400 	.word	0x40004400
 8001ee0:	20000598 	.word	0x20000598
 8001ee4:	50040000 	.word	0x50040000
 8001ee8:	2e300800 	.word	0x2e300800
 8001eec:	32601000 	.word	0x32601000
 8001ef0:	80000001 	.word	0x80000001
 8001ef4:	20000720 	.word	0x20000720
 8001ef8:	40014400 	.word	0x40014400
  htim2.Instance = TIM2;
 8001efc:	4c37      	ldr	r4, [pc, #220]	; (8001fdc <main+0x3d4>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001efe:	900a      	str	r0, [sp, #40]	; 0x28
 8001f00:	e9cd 0008 	strd	r0, r0, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f04:	4601      	mov	r1, r0
 8001f06:	221c      	movs	r2, #28
 8001f08:	a80f      	add	r0, sp, #60	; 0x3c
 8001f0a:	f003 ff05 	bl	8005d18 <memset>
  htim2.Instance = TIM2;
 8001f0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 79;
 8001f12:	e9c4 3600 	strd	r3, r6, [r4]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001f16:	4620      	mov	r0, r4
  htim2.Init.Period = 9999;
 8001f18:	f242 730f 	movw	r3, #9999	; 0x270f
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1c:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f20:	60a5      	str	r5, [r4, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f22:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001f24:	f002 fdb8 	bl	8004a98 <HAL_TIM_OC_Init>
 8001f28:	b108      	cbz	r0, 8001f2e <main+0x326>
 8001f2a:	b672      	cpsid	i
	while (1)
 8001f2c:	e7fe      	b.n	8001f2c <main+0x324>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f2e:	4620      	mov	r0, r4
 8001f30:	f002 fde2 	bl	8004af8 <HAL_TIM_PWM_Init>
 8001f34:	b108      	cbz	r0, 8001f3a <main+0x332>
 8001f36:	b672      	cpsid	i
	while (1)
 8001f38:	e7fe      	b.n	8001f38 <main+0x330>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3a:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f3c:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f3e:	a908      	add	r1, sp, #32
 8001f40:	4620      	mov	r0, r4
 8001f42:	f003 f8b9 	bl	80050b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f46:	4602      	mov	r2, r0
 8001f48:	b108      	cbz	r0, 8001f4e <main+0x346>
 8001f4a:	b672      	cpsid	i
	while (1)
 8001f4c:	e7fe      	b.n	8001f4c <main+0x344>
  sConfigOC.Pulse = 5;
 8001f4e:	2530      	movs	r5, #48	; 0x30
 8001f50:	2305      	movs	r3, #5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f52:	9011      	str	r0, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f54:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f56:	a90f      	add	r1, sp, #60	; 0x3c
 8001f58:	4620      	mov	r0, r4
  sConfigOC.Pulse = 5;
 8001f5a:	e9cd 530f 	strd	r5, r3, [sp, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f5e:	f002 fe33 	bl	8004bc8 <HAL_TIM_OC_ConfigChannel>
 8001f62:	b108      	cbz	r0, 8001f68 <main+0x360>
 8001f64:	b672      	cpsid	i
	while (1)
 8001f66:	e7fe      	b.n	8001f66 <main+0x35e>
  sConfigOC.Pulse = 1010;
 8001f68:	2260      	movs	r2, #96	; 0x60
 8001f6a:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8001f6e:	e9cd 230f 	strd	r2, r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f72:	a90f      	add	r1, sp, #60	; 0x3c
 8001f74:	2204      	movs	r2, #4
 8001f76:	4620      	mov	r0, r4
 8001f78:	f002 fe5a 	bl	8004c30 <HAL_TIM_PWM_ConfigChannel>
 8001f7c:	b108      	cbz	r0, 8001f82 <main+0x37a>
 8001f7e:	b672      	cpsid	i
	while (1)
 8001f80:	e7fe      	b.n	8001f80 <main+0x378>
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 8001f82:	6822      	ldr	r2, [r4, #0]
 8001f84:	6993      	ldr	r3, [r2, #24]
 8001f86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001f8a:	6193      	str	r3, [r2, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f8c:	a90f      	add	r1, sp, #60	; 0x3c
  sConfigOC.Pulse = 1040;
 8001f8e:	f44f 6382 	mov.w	r3, #1040	; 0x410
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f92:	220c      	movs	r2, #12
 8001f94:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001f96:	950f      	str	r5, [sp, #60]	; 0x3c
  sConfigOC.Pulse = 1040;
 8001f98:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f9a:	f002 fe15 	bl	8004bc8 <HAL_TIM_OC_ConfigChannel>
 8001f9e:	b108      	cbz	r0, 8001fa4 <main+0x39c>
 8001fa0:	b672      	cpsid	i
	while (1)
 8001fa2:	e7fe      	b.n	8001fa2 <main+0x39a>
  HAL_TIM_MspPostInit(&htim2);
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	f000 f925 	bl	80021f4 <HAL_TIM_MspPostInit>
	Echo_PCI_State_Init();
 8001faa:	f7ff fd59 	bl	8001a60 <Echo_PCI_State_Init>
		if (HAL_GetTick() - schdule_tick >= ECHO_SCHED_HANDLE_PERIOD)
 8001fae:	4c0c      	ldr	r4, [pc, #48]	; (8001fe0 <main+0x3d8>)
		Echo_Shell_CMD_Handle();
 8001fb0:	f7ff fa60 	bl	8001474 <Echo_Shell_CMD_Handle>
		if (HAL_GetTick() - schdule_tick >= ECHO_SCHED_HANDLE_PERIOD)
 8001fb4:	f000 fb04 	bl	80025c0 <HAL_GetTick>
 8001fb8:	6823      	ldr	r3, [r4, #0]
 8001fba:	1ac0      	subs	r0, r0, r3
 8001fbc:	2809      	cmp	r0, #9
 8001fbe:	d9f7      	bls.n	8001fb0 <main+0x3a8>
			Echo_Stepup_Handle();
 8001fc0:	f7ff fba2 	bl	8001708 <Echo_Stepup_Handle>
			Echo_Shell_Input_Print();
 8001fc4:	f7ff f9c0 	bl	8001348 <Echo_Shell_Input_Print>
			Echo_FSM_State_Handle();
 8001fc8:	f7ff fb0c 	bl	80015e4 <Echo_FSM_State_Handle>
			Echo_Btn_handle();
 8001fcc:	f7ff f820 	bl	8001010 <Echo_Btn_handle>
			Echo_LED_Handle();
 8001fd0:	f7ff f920 	bl	8001214 <Echo_LED_Handle>
			schdule_tick = HAL_GetTick();
 8001fd4:	f000 faf4 	bl	80025c0 <HAL_GetTick>
 8001fd8:	6020      	str	r0, [r4, #0]
 8001fda:	e7e9      	b.n	8001fb0 <main+0x3a8>
 8001fdc:	2000076c 	.word	0x2000076c
 8001fe0:	200008c0 	.word	0x200008c0

08001fe4 <Error_Handler>:
 8001fe4:	b672      	cpsid	i
	while (1)
 8001fe6:	e7fe      	b.n	8001fe6 <Error_Handler+0x2>

08001fe8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe8:	4b0a      	ldr	r3, [pc, #40]	; (8002014 <HAL_MspInit+0x2c>)
 8001fea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001fec:	f042 0201 	orr.w	r2, r2, #1
 8001ff0:	661a      	str	r2, [r3, #96]	; 0x60
 8001ff2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8001ff4:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff6:	f002 0201 	and.w	r2, r2, #1
 8001ffa:	9200      	str	r2, [sp, #0]
 8001ffc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002000:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002004:	659a      	str	r2, [r3, #88]	; 0x58
 8002006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002010:	b002      	add	sp, #8
 8002012:	4770      	bx	lr
 8002014:	40021000 	.word	0x40021000

08002018 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002018:	b530      	push	{r4, r5, lr}
 800201a:	4605      	mov	r5, r0
 800201c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201e:	2214      	movs	r2, #20
 8002020:	2100      	movs	r1, #0
 8002022:	a803      	add	r0, sp, #12
 8002024:	f003 fe78 	bl	8005d18 <memset>
  if(hadc->Instance==ADC1)
 8002028:	682a      	ldr	r2, [r5, #0]
 800202a:	4b1f      	ldr	r3, [pc, #124]	; (80020a8 <HAL_ADC_MspInit+0x90>)
 800202c:	429a      	cmp	r2, r3
 800202e:	d138      	bne.n	80020a2 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002030:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8002034:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002038:	4c1c      	ldr	r4, [pc, #112]	; (80020ac <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC_CLK_ENABLE();
 800203a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800203c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002040:	64da      	str	r2, [r3, #76]	; 0x4c
 8002042:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002044:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002048:	9201      	str	r2, [sp, #4]
 800204a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800204c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800204e:	f042 0201 	orr.w	r2, r2, #1
 8002052:	64da      	str	r2, [r3, #76]	; 0x4c
 8002054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800205c:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800205e:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002060:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002062:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002064:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002068:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206c:	f001 fc74 	bl	8003958 <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002070:	2080      	movs	r0, #128	; 0x80
 8002072:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002076:	490e      	ldr	r1, [pc, #56]	; (80020b0 <HAL_ADC_MspInit+0x98>)
 8002078:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800207a:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800207e:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 8002082:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002084:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002086:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800208a:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800208e:	e9c4 c206 	strd	ip, r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002092:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002094:	f001 f9ae 	bl	80033f4 <HAL_DMA_Init>
 8002098:	b108      	cbz	r0, 800209e <HAL_ADC_MspInit+0x86>
    {
      Error_Handler();
 800209a:	f7ff ffa3 	bl	8001fe4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800209e:	64ec      	str	r4, [r5, #76]	; 0x4c
 80020a0:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020a2:	b009      	add	sp, #36	; 0x24
 80020a4:	bd30      	pop	{r4, r5, pc}
 80020a6:	bf00      	nop
 80020a8:	50040000 	.word	0x50040000
 80020ac:	200005fc 	.word	0x200005fc
 80020b0:	40020008 	.word	0x40020008

080020b4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020b4:	b507      	push	{r0, r1, r2, lr}
  if(htim_pwm->Instance==TIM1)
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <HAL_TIM_PWM_MspInit+0x3c>)
 80020b8:	6802      	ldr	r2, [r0, #0]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d115      	bne.n	80020ea <HAL_TIM_PWM_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020be:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80020c2:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020ca:	661a      	str	r2, [r3, #96]	; 0x60
 80020cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80020ce:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020d4:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80020d6:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020d8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80020da:	f001 f923 	bl	8003324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80020de:	2019      	movs	r0, #25
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80020e0:	b003      	add	sp, #12
 80020e2:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80020e6:	f001 b94f 	b.w	8003388 <HAL_NVIC_EnableIRQ>
}
 80020ea:	b003      	add	sp, #12
 80020ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80020f0:	40012c00 	.word	0x40012c00

080020f4 <HAL_TIM_OC_MspInit>:
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
  if(htim_oc->Instance==TIM2)
 80020f4:	6803      	ldr	r3, [r0, #0]
 80020f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 80020fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80020fc:	4605      	mov	r5, r0
  if(htim_oc->Instance==TIM2)
 80020fe:	d14f      	bne.n	80021a0 <HAL_TIM_OC_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002100:	f503 3304 	add.w	r3, r3, #135168	; 0x21000

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8002104:	4c27      	ldr	r4, [pc, #156]	; (80021a4 <HAL_TIM_OC_MspInit+0xb0>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002106:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8002108:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 80021b0 <HAL_TIM_OC_MspInit+0xbc>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800210c:	f042 0201 	orr.w	r2, r2, #1
 8002110:	659a      	str	r2, [r3, #88]	; 0x58
 8002112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	9301      	str	r3, [sp, #4]
 800211a:	9b01      	ldr	r3, [sp, #4]
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 800211c:	2304      	movs	r3, #4
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800211e:	2210      	movs	r2, #16
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8002120:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002124:	2300      	movs	r3, #0
 8002126:	e9c4 2302 	strd	r2, r3, [r4, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800212a:	2180      	movs	r1, #128	; 0x80
 800212c:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8002130:	f44f 6000 	mov.w	r0, #2048	; 0x800
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002134:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8002138:	2220      	movs	r2, #32
 800213a:	e9c4 0206 	strd	r0, r2, [r4, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 800213e:	4620      	mov	r0, r4
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8002140:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8002142:	f001 f957 	bl	80033f4 <HAL_DMA_Init>
 8002146:	b108      	cbz	r0, 800214c <HAL_TIM_OC_MspInit+0x58>
    {
      Error_Handler();
 8002148:	f7ff ff4c 	bl	8001fe4 <Error_Handler>
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);

    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 800214c:	4a16      	ldr	r2, [pc, #88]	; (80021a8 <HAL_TIM_OC_MspInit+0xb4>)
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800214e:	62ac      	str	r4, [r5, #40]	; 0x28
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8002150:	632c      	str	r4, [r5, #48]	; 0x30
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8002152:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002154:	4c15      	ldr	r4, [pc, #84]	; (80021ac <HAL_TIM_OC_MspInit+0xb8>)
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 8002156:	2304      	movs	r3, #4
 8002158:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800215c:	2080      	movs	r0, #128	; 0x80
 800215e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002162:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002166:	2300      	movs	r3, #0
 8002168:	2110      	movs	r1, #16
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 800216a:	f44f 6c00 	mov.w	ip, #2048	; 0x800
 800216e:	2220      	movs	r2, #32
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002170:	4620      	mov	r0, r4
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002172:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002176:	e9c4 c206 	strd	ip, r2, [r4, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800217a:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800217c:	f001 f93a 	bl	80033f4 <HAL_DMA_Init>
 8002180:	b108      	cbz	r0, 8002186 <HAL_TIM_OC_MspInit+0x92>
    {
      Error_Handler();
 8002182:	f7ff ff2f 	bl	8001fe4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002188:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800218a:	4611      	mov	r1, r2
 800218c:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800218e:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002190:	f001 f8c8 	bl	8003324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002194:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002196:	b003      	add	sp, #12
 8002198:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800219c:	f001 b8f4 	b.w	8003388 <HAL_NVIC_EnableIRQ>
}
 80021a0:	b003      	add	sp, #12
 80021a2:	bd30      	pop	{r4, r5, pc}
 80021a4:	2000068c 	.word	0x2000068c
 80021a8:	40020058 	.word	0x40020058
 80021ac:	20000644 	.word	0x20000644
 80021b0:	40020080 	.word	0x40020080

080021b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021b4:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM16)
 80021b6:	4b0e      	ldr	r3, [pc, #56]	; (80021f0 <HAL_TIM_Base_MspInit+0x3c>)
 80021b8:	6802      	ldr	r2, [r0, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d115      	bne.n	80021ea <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021be:	f503 434c 	add.w	r3, r3, #52224	; 0xcc00
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021c2:	2019      	movs	r0, #25
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80021c6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80021ca:	661a      	str	r2, [r3, #96]	; 0x60
 80021cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021ce:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d4:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021d6:	4611      	mov	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021d8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021da:	f001 f8a3 	bl	8003324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021de:	2019      	movs	r0, #25
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80021e0:	b003      	add	sp, #12
 80021e2:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021e6:	f001 b8cf 	b.w	8003388 <HAL_NVIC_EnableIRQ>
}
 80021ea:	b003      	add	sp, #12
 80021ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80021f0:	40014400 	.word	0x40014400

080021f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021f4:	b510      	push	{r4, lr}
 80021f6:	4604      	mov	r4, r0
 80021f8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fa:	2214      	movs	r2, #20
 80021fc:	2100      	movs	r1, #0
 80021fe:	a803      	add	r0, sp, #12
 8002200:	f003 fd8a 	bl	8005d18 <memset>
  if(htim->Instance==TIM1)
 8002204:	6823      	ldr	r3, [r4, #0]
 8002206:	4a15      	ldr	r2, [pc, #84]	; (800225c <HAL_TIM_MspPostInit+0x68>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d117      	bne.n	800223c <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800220c:	4b14      	ldr	r3, [pc, #80]	; (8002260 <HAL_TIM_MspPostInit+0x6c>)
 800220e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002210:	f042 0201 	orr.w	r2, r2, #1
 8002214:	64da      	str	r2, [r3, #76]	; 0x4c
 8002216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	9301      	str	r3, [sp, #4]
 800221e:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = STEP_UP_SW_Pin;
 8002220:	f44f 7380 	mov.w	r3, #256	; 0x100
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA3     ------> TIM2_CH4
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STIM_ANODE_Pin|STIM_CATHODE_Pin|STIM_CURRENT_CTRL_Pin;
 8002224:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002226:	2302      	movs	r3, #2
 8002228:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800222c:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002232:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002234:	f001 fb90 	bl	8003958 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002238:	b008      	add	sp, #32
 800223a:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM2)
 800223c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002240:	d1fa      	bne.n	8002238 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002242:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002246:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002248:	f042 0201 	orr.w	r2, r2, #1
 800224c:	64da      	str	r2, [r3, #76]	; 0x4c
 800224e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	9302      	str	r3, [sp, #8]
 8002256:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STIM_ANODE_Pin|STIM_CATHODE_Pin|STIM_CURRENT_CTRL_Pin;
 8002258:	232a      	movs	r3, #42	; 0x2a
 800225a:	e7e3      	b.n	8002224 <HAL_TIM_MspPostInit+0x30>
 800225c:	40012c00 	.word	0x40012c00
 8002260:	40021000 	.word	0x40021000

08002264 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002264:	b570      	push	{r4, r5, r6, lr}
 8002266:	b096      	sub	sp, #88	; 0x58
 8002268:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800226a:	2214      	movs	r2, #20
 800226c:	2100      	movs	r1, #0
 800226e:	a804      	add	r0, sp, #16
 8002270:	f003 fd52 	bl	8005d18 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002274:	2234      	movs	r2, #52	; 0x34
 8002276:	2100      	movs	r1, #0
 8002278:	a809      	add	r0, sp, #36	; 0x24
 800227a:	f003 fd4d 	bl	8005d18 <memset>
  if(huart->Instance==USART1)
 800227e:	6823      	ldr	r3, [r4, #0]
 8002280:	4a3a      	ldr	r2, [pc, #232]	; (800236c <HAL_UART_MspInit+0x108>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d132      	bne.n	80022ec <HAL_UART_MspInit+0x88>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002286:	2301      	movs	r3, #1
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002288:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800228a:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800228c:	f002 f8ae 	bl	80043ec <HAL_RCCEx_PeriphCLKConfig>
 8002290:	b108      	cbz	r0, 8002296 <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8002292:	f7ff fea7 	bl	8001fe4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002296:	4b36      	ldr	r3, [pc, #216]	; (8002370 <HAL_UART_MspInit+0x10c>)
    GPIO_InitStruct.Pin = QCC_UART_TX_Pin|QCC_UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002298:	4836      	ldr	r0, [pc, #216]	; (8002374 <HAL_UART_MspInit+0x110>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800229a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800229c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022a0:	661a      	str	r2, [r3, #96]	; 0x60
 80022a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022a4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80022a8:	9200      	str	r2, [sp, #0]
 80022aa:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022ae:	f042 0202 	orr.w	r2, r2, #2
 80022b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80022b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022be:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c0:	2302      	movs	r3, #2
 80022c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c6:	2400      	movs	r4, #0
 80022c8:	2303      	movs	r3, #3
 80022ca:	e9cd 4306 	strd	r4, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ce:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022d0:	2307      	movs	r3, #7
 80022d2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d4:	f001 fb40 	bl	8003958 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80022d8:	2025      	movs	r0, #37	; 0x25
 80022da:	4622      	mov	r2, r4
 80022dc:	4621      	mov	r1, r4
 80022de:	f001 f821 	bl	8003324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022e2:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022e4:	f001 f850 	bl	8003388 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80022e8:	b016      	add	sp, #88	; 0x58
 80022ea:	bd70      	pop	{r4, r5, r6, pc}
  else if(huart->Instance==USART2)
 80022ec:	4a22      	ldr	r2, [pc, #136]	; (8002378 <HAL_UART_MspInit+0x114>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d1fa      	bne.n	80022e8 <HAL_UART_MspInit+0x84>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80022f2:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022f4:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80022f6:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022f8:	f002 f878 	bl	80043ec <HAL_RCCEx_PeriphCLKConfig>
 80022fc:	b108      	cbz	r0, 8002302 <HAL_UART_MspInit+0x9e>
      Error_Handler();
 80022fe:	f7ff fe71 	bl	8001fe4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002302:	4b1b      	ldr	r3, [pc, #108]	; (8002370 <HAL_UART_MspInit+0x10c>)
 8002304:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002306:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800230a:	659a      	str	r2, [r3, #88]	; 0x58
 800230c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800230e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002312:	9202      	str	r2, [sp, #8]
 8002314:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002316:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002318:	f042 0201 	orr.w	r2, r2, #1
 800231c:	64da      	str	r2, [r3, #76]	; 0x4c
 800231e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	9303      	str	r3, [sp, #12]
 8002326:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2602      	movs	r6, #2
 800232a:	2304      	movs	r3, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800232c:	2400      	movs	r4, #0
 800232e:	2503      	movs	r5, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002330:	e9cd 3604 	strd	r3, r6, [sp, #16]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002334:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002336:	2307      	movs	r3, #7
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002338:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800233c:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233e:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002342:	f001 fb09 	bl	8003958 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800234a:	a904      	add	r1, sp, #16
 800234c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002350:	e9cd 3604 	strd	r3, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002354:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002358:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800235a:	f001 fafd 	bl	8003958 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800235e:	2026      	movs	r0, #38	; 0x26
 8002360:	4622      	mov	r2, r4
 8002362:	4621      	mov	r1, r4
 8002364:	f000 ffde 	bl	8003324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002368:	2026      	movs	r0, #38	; 0x26
 800236a:	e7bb      	b.n	80022e4 <HAL_UART_MspInit+0x80>
 800236c:	40013800 	.word	0x40013800
 8002370:	40021000 	.word	0x40021000
 8002374:	48000400 	.word	0x48000400
 8002378:	40004400 	.word	0x40004400

0800237c <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800237c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002380:	4905      	ldr	r1, [pc, #20]	; (8002398 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002382:	4b06      	ldr	r3, [pc, #24]	; (800239c <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002384:	68ca      	ldr	r2, [r1, #12]
 8002386:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800238a:	4313      	orrs	r3, r2
 800238c:	60cb      	str	r3, [r1, #12]
 800238e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002392:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002394:	e7fd      	b.n	8002392 <__NVIC_SystemReset+0x16>
 8002396:	bf00      	nop
 8002398:	e000ed00 	.word	0xe000ed00
 800239c:	05fa0004 	.word	0x05fa0004

080023a0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 80023a0:	e7fe      	b.n	80023a0 <NMI_Handler>

080023a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */
	NVIC_SystemReset();
 80023a4:	f7ff ffea 	bl	800237c <__NVIC_SystemReset>

080023a8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a8:	e7fe      	b.n	80023a8 <MemManage_Handler>

080023aa <BusFault_Handler>:
 80023aa:	b508      	push	{r3, lr}
 80023ac:	f7ff ffe6 	bl	800237c <__NVIC_SystemReset>

080023b0 <UsageFault_Handler>:
 80023b0:	b508      	push	{r3, lr}
 80023b2:	f7ff ffe3 	bl	800237c <__NVIC_SystemReset>

080023b6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023b6:	4770      	bx	lr

080023b8 <DebugMon_Handler>:
 80023b8:	4770      	bx	lr

080023ba <PendSV_Handler>:
 80023ba:	4770      	bx	lr

080023bc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023bc:	f000 b8f4 	b.w	80025a8 <HAL_IncTick>

080023c0 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023c0:	4801      	ldr	r0, [pc, #4]	; (80023c8 <DMA1_Channel1_IRQHandler+0x8>)
 80023c2:	f001 b90b 	b.w	80035dc <HAL_DMA_IRQHandler>
 80023c6:	bf00      	nop
 80023c8:	200005fc 	.word	0x200005fc

080023cc <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80023cc:	4801      	ldr	r0, [pc, #4]	; (80023d4 <DMA1_Channel5_IRQHandler+0x8>)
 80023ce:	f001 b905 	b.w	80035dc <HAL_DMA_IRQHandler>
 80023d2:	bf00      	nop
 80023d4:	20000644 	.word	0x20000644

080023d8 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 80023d8:	4801      	ldr	r0, [pc, #4]	; (80023e0 <DMA1_Channel7_IRQHandler+0x8>)
 80023da:	f001 b8ff 	b.w	80035dc <HAL_DMA_IRQHandler>
 80023de:	bf00      	nop
 80023e0:	2000068c 	.word	0x2000068c

080023e4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80023e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023e6:	4804      	ldr	r0, [pc, #16]	; (80023f8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80023e8:	f002 fa3b 	bl	8004862 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80023ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim16);
 80023f0:	4802      	ldr	r0, [pc, #8]	; (80023fc <TIM1_UP_TIM16_IRQHandler+0x18>)
 80023f2:	f002 ba36 	b.w	8004862 <HAL_TIM_IRQHandler>
 80023f6:	bf00      	nop
 80023f8:	200006d4 	.word	0x200006d4
 80023fc:	20000720 	.word	0x20000720

08002400 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002400:	4801      	ldr	r0, [pc, #4]	; (8002408 <TIM2_IRQHandler+0x8>)
 8002402:	f002 ba2e 	b.w	8004862 <HAL_TIM_IRQHandler>
 8002406:	bf00      	nop
 8002408:	2000076c 	.word	0x2000076c

0800240c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800240c:	4801      	ldr	r0, [pc, #4]	; (8002414 <USART1_IRQHandler+0x8>)
 800240e:	f002 bf6b 	b.w	80052e8 <HAL_UART_IRQHandler>
 8002412:	bf00      	nop
 8002414:	200007b8 	.word	0x200007b8

08002418 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002418:	4801      	ldr	r0, [pc, #4]	; (8002420 <USART2_IRQHandler+0x8>)
 800241a:	f002 bf65 	b.w	80052e8 <HAL_UART_IRQHandler>
 800241e:	bf00      	nop
 8002420:	2000083c 	.word	0x2000083c

08002424 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002424:	2001      	movs	r0, #1
 8002426:	4770      	bx	lr

08002428 <_kill>:

int _kill(int pid, int sig)
{
 8002428:	b508      	push	{r3, lr}
	errno = EINVAL;
 800242a:	f003 fc4b 	bl	8005cc4 <__errno>
 800242e:	2316      	movs	r3, #22
 8002430:	6003      	str	r3, [r0, #0]
	return -1;
}
 8002432:	f04f 30ff 	mov.w	r0, #4294967295
 8002436:	bd08      	pop	{r3, pc}

08002438 <_exit>:

void _exit (int status)
{
 8002438:	b508      	push	{r3, lr}
	errno = EINVAL;
 800243a:	f003 fc43 	bl	8005cc4 <__errno>
 800243e:	2316      	movs	r3, #22
 8002440:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002442:	e7fe      	b.n	8002442 <_exit+0xa>

08002444 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002444:	b570      	push	{r4, r5, r6, lr}
 8002446:	460d      	mov	r5, r1
 8002448:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800244a:	460e      	mov	r6, r1
 800244c:	1b73      	subs	r3, r6, r5
 800244e:	429c      	cmp	r4, r3
 8002450:	dc01      	bgt.n	8002456 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8002452:	4620      	mov	r0, r4
 8002454:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8002456:	f3af 8000 	nop.w
 800245a:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800245e:	e7f5      	b.n	800244c <_read+0x8>

08002460 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002460:	b570      	push	{r4, r5, r6, lr}
 8002462:	460d      	mov	r5, r1
 8002464:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002466:	460e      	mov	r6, r1
 8002468:	1b73      	subs	r3, r6, r5
 800246a:	429c      	cmp	r4, r3
 800246c:	dc01      	bgt.n	8002472 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 800246e:	4620      	mov	r0, r4
 8002470:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8002472:	f816 0b01 	ldrb.w	r0, [r6], #1
 8002476:	f7fe ff1d 	bl	80012b4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247a:	e7f5      	b.n	8002468 <_write+0x8>

0800247c <_close>:

int _close(int file)
{
	return -1;
}
 800247c:	f04f 30ff 	mov.w	r0, #4294967295
 8002480:	4770      	bx	lr

08002482 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002482:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002486:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002488:	2000      	movs	r0, #0
 800248a:	4770      	bx	lr

0800248c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800248c:	2001      	movs	r0, #1
 800248e:	4770      	bx	lr

08002490 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002490:	2000      	movs	r0, #0
 8002492:	4770      	bx	lr

08002494 <_sbrk>:
			- (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end)
 8002494:	4a0b      	ldr	r2, [pc, #44]	; (80024c4 <_sbrk+0x30>)
 8002496:	6811      	ldr	r1, [r2, #0]
{
 8002498:	b510      	push	{r4, lr}
 800249a:	4603      	mov	r3, r0
	if (NULL == __sbrk_heap_end)
 800249c:	b909      	cbnz	r1, 80024a2 <_sbrk+0xe>
	{
		__sbrk_heap_end = &_end;
 800249e:	490a      	ldr	r1, [pc, #40]	; (80024c8 <_sbrk+0x34>)
 80024a0:	6011      	str	r1, [r2, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap)
 80024a2:	6810      	ldr	r0, [r2, #0]
 80024a4:	4909      	ldr	r1, [pc, #36]	; (80024cc <_sbrk+0x38>)
 80024a6:	4c0a      	ldr	r4, [pc, #40]	; (80024d0 <_sbrk+0x3c>)
 80024a8:	4403      	add	r3, r0
 80024aa:	1b09      	subs	r1, r1, r4
 80024ac:	428b      	cmp	r3, r1
 80024ae:	d906      	bls.n	80024be <_sbrk+0x2a>
	{
		errno = ENOMEM;
 80024b0:	f003 fc08 	bl	8005cc4 <__errno>
 80024b4:	230c      	movs	r3, #12
 80024b6:	6003      	str	r3, [r0, #0]
		return (void*) -1;
 80024b8:	f04f 30ff 	mov.w	r0, #4294967295

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;

	return (void*) prev_heap_end;
}
 80024bc:	bd10      	pop	{r4, pc}
	__sbrk_heap_end += incr;
 80024be:	6013      	str	r3, [r2, #0]
	return (void*) prev_heap_end;
 80024c0:	e7fc      	b.n	80024bc <_sbrk+0x28>
 80024c2:	bf00      	nop
 80024c4:	200008c4 	.word	0x200008c4
 80024c8:	200008e0 	.word	0x200008e0
 80024cc:	2000a000 	.word	0x2000a000
 80024d0:	00000800 	.word	0x00000800

080024d4 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024d4:	4a03      	ldr	r2, [pc, #12]	; (80024e4 <SystemInit+0x10>)
 80024d6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80024da:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024de:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80024e2:	4770      	bx	lr
 80024e4:	e000ed00 	.word	0xe000ed00

080024e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002520 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024ec:	f7ff fff2 	bl	80024d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024f0:	480c      	ldr	r0, [pc, #48]	; (8002524 <LoopForever+0x6>)
  ldr r1, =_edata
 80024f2:	490d      	ldr	r1, [pc, #52]	; (8002528 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024f4:	4a0d      	ldr	r2, [pc, #52]	; (800252c <LoopForever+0xe>)
  movs r3, #0
 80024f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024f8:	e002      	b.n	8002500 <LoopCopyDataInit>

080024fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024fe:	3304      	adds	r3, #4

08002500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002504:	d3f9      	bcc.n	80024fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002506:	4a0a      	ldr	r2, [pc, #40]	; (8002530 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002508:	4c0a      	ldr	r4, [pc, #40]	; (8002534 <LoopForever+0x16>)
  movs r3, #0
 800250a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800250c:	e001      	b.n	8002512 <LoopFillZerobss>

0800250e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800250e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002510:	3204      	adds	r2, #4

08002512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002514:	d3fb      	bcc.n	800250e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002516:	f003 fbdb 	bl	8005cd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800251a:	f7ff fb75 	bl	8001c08 <main>

0800251e <LoopForever>:

LoopForever:
    b LoopForever
 800251e:	e7fe      	b.n	800251e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002520:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002524:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002528:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 800252c:	0800ba84 	.word	0x0800ba84
  ldr r2, =_sbss
 8002530:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002534:	200008dc 	.word	0x200008dc

08002538 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002538:	e7fe      	b.n	8002538 <ADC1_2_IRQHandler>
	...

0800253c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800253c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800253e:	4b0f      	ldr	r3, [pc, #60]	; (800257c <HAL_InitTick+0x40>)
{
 8002540:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 8002542:	7818      	ldrb	r0, [r3, #0]
 8002544:	b908      	cbnz	r0, 800254a <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002546:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002548:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800254a:	4a0d      	ldr	r2, [pc, #52]	; (8002580 <HAL_InitTick+0x44>)
 800254c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002550:	fbb3 f3f0 	udiv	r3, r3, r0
 8002554:	6810      	ldr	r0, [r2, #0]
 8002556:	fbb0 f0f3 	udiv	r0, r0, r3
 800255a:	f000 ff37 	bl	80033cc <HAL_SYSTICK_Config>
 800255e:	4604      	mov	r4, r0
 8002560:	2800      	cmp	r0, #0
 8002562:	d1f0      	bne.n	8002546 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002564:	2d0f      	cmp	r5, #15
 8002566:	d8ee      	bhi.n	8002546 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002568:	4602      	mov	r2, r0
 800256a:	4629      	mov	r1, r5
 800256c:	f04f 30ff 	mov.w	r0, #4294967295
 8002570:	f000 fed8 	bl	8003324 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002574:	4b03      	ldr	r3, [pc, #12]	; (8002584 <HAL_InitTick+0x48>)
 8002576:	4620      	mov	r0, r4
 8002578:	601d      	str	r5, [r3, #0]
  return status;
 800257a:	e7e5      	b.n	8002548 <HAL_InitTick+0xc>
 800257c:	20000014 	.word	0x20000014
 8002580:	20000010 	.word	0x20000010
 8002584:	20000018 	.word	0x20000018

08002588 <HAL_Init>:
{
 8002588:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800258a:	2003      	movs	r0, #3
 800258c:	f000 feb8 	bl	8003300 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002590:	2000      	movs	r0, #0
 8002592:	f7ff ffd3 	bl	800253c <HAL_InitTick>
 8002596:	4604      	mov	r4, r0
 8002598:	b918      	cbnz	r0, 80025a2 <HAL_Init+0x1a>
    HAL_MspInit();
 800259a:	f7ff fd25 	bl	8001fe8 <HAL_MspInit>
}
 800259e:	4620      	mov	r0, r4
 80025a0:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80025a2:	2401      	movs	r4, #1
 80025a4:	e7fb      	b.n	800259e <HAL_Init+0x16>
	...

080025a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80025a8:	4a03      	ldr	r2, [pc, #12]	; (80025b8 <HAL_IncTick+0x10>)
 80025aa:	4b04      	ldr	r3, [pc, #16]	; (80025bc <HAL_IncTick+0x14>)
 80025ac:	6811      	ldr	r1, [r2, #0]
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	440b      	add	r3, r1
 80025b2:	6013      	str	r3, [r2, #0]
}
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	200008c8 	.word	0x200008c8
 80025bc:	20000014 	.word	0x20000014

080025c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80025c0:	4b01      	ldr	r3, [pc, #4]	; (80025c8 <HAL_GetTick+0x8>)
 80025c2:	6818      	ldr	r0, [r3, #0]
}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	200008c8 	.word	0x200008c8

080025cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025cc:	b538      	push	{r3, r4, r5, lr}
 80025ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80025d0:	f7ff fff6 	bl	80025c0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025d4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 80025d6:	bf1c      	itt	ne
 80025d8:	4b05      	ldrne	r3, [pc, #20]	; (80025f0 <HAL_Delay+0x24>)
 80025da:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80025dc:	4605      	mov	r5, r0
    wait += (uint32_t)uwTickFreq;
 80025de:	bf18      	it	ne
 80025e0:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025e2:	f7ff ffed 	bl	80025c0 <HAL_GetTick>
 80025e6:	1b43      	subs	r3, r0, r5
 80025e8:	42a3      	cmp	r3, r4
 80025ea:	d3fa      	bcc.n	80025e2 <HAL_Delay+0x16>
  {
  }
}
 80025ec:	bd38      	pop	{r3, r4, r5, pc}
 80025ee:	bf00      	nop
 80025f0:	20000014 	.word	0x20000014

080025f4 <LL_ADC_SetChannelSamplingTime>:
{
 80025f4:	b530      	push	{r4, r5, lr}
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80025f6:	0dcc      	lsrs	r4, r1, #23
 80025f8:	f004 0404 	and.w	r4, r4, #4
 80025fc:	3014      	adds	r0, #20
  MODIFY_REG(*preg,
 80025fe:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8002602:	5823      	ldr	r3, [r4, r0]
 8002604:	2507      	movs	r5, #7
 8002606:	408d      	lsls	r5, r1
 8002608:	ea23 0305 	bic.w	r3, r3, r5
 800260c:	fa02 f101 	lsl.w	r1, r2, r1
 8002610:	430b      	orrs	r3, r1
 8002612:	5023      	str	r3, [r4, r0]
}
 8002614:	bd30      	pop	{r4, r5, pc}

08002616 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002616:	6880      	ldr	r0, [r0, #8]
}
 8002618:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800261c:	4770      	bx	lr
	...

08002620 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002620:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002622:	2300      	movs	r3, #0
 8002624:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002626:	4604      	mov	r4, r0
 8002628:	2800      	cmp	r0, #0
 800262a:	f000 80c3 	beq.w	80027b4 <HAL_ADC_Init+0x194>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800262e:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8002630:	b925      	cbnz	r5, 800263c <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002632:	f7ff fcf1 	bl	8002018 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002636:	65a5      	str	r5, [r4, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002638:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800263c:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800263e:	6883      	ldr	r3, [r0, #8]
 8002640:	009b      	lsls	r3, r3, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002642:	bf41      	itttt	mi
 8002644:	6883      	ldrmi	r3, [r0, #8]
 8002646:	f023 4320 	bicmi.w	r3, r3, #2684354560	; 0xa0000000
 800264a:	f023 033f 	bicmi.w	r3, r3, #63	; 0x3f
 800264e:	6083      	strmi	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002650:	6883      	ldr	r3, [r0, #8]
 8002652:	00dd      	lsls	r5, r3, #3
 8002654:	f140 808e 	bpl.w	8002774 <HAL_ADC_Init+0x154>
 8002658:	6883      	ldr	r3, [r0, #8]
 800265a:	00d9      	lsls	r1, r3, #3
 800265c:	f100 80a1 	bmi.w	80027a2 <HAL_ADC_Init+0x182>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002660:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002662:	f043 0310 	orr.w	r3, r3, #16
 8002666:	6563      	str	r3, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002668:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800266a:	f043 0301 	orr.w	r3, r3, #1
 800266e:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002670:	2101      	movs	r1, #1

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002672:	f7ff ffd0 	bl	8002616 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002676:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002678:	f003 0310 	and.w	r3, r3, #16
 800267c:	4303      	orrs	r3, r0
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800267e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002680:	f040 8095 	bne.w	80027ae <HAL_ADC_Init+0x18e>
    ADC_STATE_CLR_SET(hadc->State,
 8002684:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002688:	f043 0302 	orr.w	r3, r3, #2
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800268c:	6820      	ldr	r0, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 800268e:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002690:	6883      	ldr	r3, [r0, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002692:	07da      	lsls	r2, r3, #31
 8002694:	d40e      	bmi.n	80026b4 <HAL_ADC_Init+0x94>
 8002696:	4b48      	ldr	r3, [pc, #288]	; (80027b8 <HAL_ADC_Init+0x198>)
 8002698:	689a      	ldr	r2, [r3, #8]
 800269a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800269e:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	07db      	lsls	r3, r3, #31
 80026a4:	d406      	bmi.n	80026b4 <HAL_ADC_Init+0x94>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026a6:	4a45      	ldr	r2, [pc, #276]	; (80027bc <HAL_ADC_Init+0x19c>)
 80026a8:	6865      	ldr	r5, [r4, #4]
 80026aa:	6893      	ldr	r3, [r2, #8]
 80026ac:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80026b0:	432b      	orrs	r3, r5
 80026b2:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80026b4:	68e5      	ldr	r5, [r4, #12]
 80026b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026b8:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80026bc:	432b      	orrs	r3, r5
 80026be:	68a5      	ldr	r5, [r4, #8]
 80026c0:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026c2:	7e65      	ldrb	r5, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026c4:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80026c6:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80026ce:	bf02      	ittt	eq
 80026d0:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 80026d2:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80026d6:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026da:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80026dc:	b122      	cbz	r2, 80026e8 <HAL_ADC_Init+0xc8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80026de:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026e0:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80026e4:	432a      	orrs	r2, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026e6:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80026e8:	68c5      	ldr	r5, [r0, #12]
 80026ea:	4a35      	ldr	r2, [pc, #212]	; (80027c0 <HAL_ADC_Init+0x1a0>)
 80026ec:	402a      	ands	r2, r5
 80026ee:	4313      	orrs	r3, r2
 80026f0:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026f2:	f7ff ff90 	bl	8002616 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026f6:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80026f8:	689a      	ldr	r2, [r3, #8]
 80026fa:	f002 0208 	and.w	r2, r2, #8
 80026fe:	4302      	orrs	r2, r0
 8002700:	d120      	bne.n	8002744 <HAL_ADC_Init+0x124>
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002702:	68d8      	ldr	r0, [r3, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002704:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002708:	7e25      	ldrb	r5, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800270a:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800270c:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002710:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002714:	f020 0002 	bic.w	r0, r0, #2
 8002718:	4302      	orrs	r2, r0
 800271a:	60da      	str	r2, [r3, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800271c:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8002720:	2a01      	cmp	r2, #1
 8002722:	d140      	bne.n	80027a6 <HAL_ADC_Init+0x186>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002724:	e9d4 250f 	ldrd	r2, r5, [r4, #60]	; 0x3c
 8002728:	6918      	ldr	r0, [r3, #16]
 800272a:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 800272e:	f020 0004 	bic.w	r0, r0, #4
 8002732:	432a      	orrs	r2, r5
 8002734:	4302      	orrs	r2, r0
 8002736:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002738:	4302      	orrs	r2, r0
 800273a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800273c:	4302      	orrs	r2, r0
 800273e:	f042 0201 	orr.w	r2, r2, #1
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002742:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002744:	6922      	ldr	r2, [r4, #16]
 8002746:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002748:	bf05      	ittet	eq
 800274a:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 800274c:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800274e:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002750:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8002754:	bf06      	itte	eq
 8002756:	f020 000f 	biceq.w	r0, r0, #15
 800275a:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800275c:	f022 020f 	bicne.w	r2, r2, #15
 8002760:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002762:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002764:	f023 0303 	bic.w	r3, r3, #3
 8002768:	f043 0301 	orr.w	r3, r3, #1
 800276c:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800276e:	4608      	mov	r0, r1
 8002770:	b003      	add	sp, #12
 8002772:	bd30      	pop	{r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8002774:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002776:	4a13      	ldr	r2, [pc, #76]	; (80027c4 <HAL_ADC_Init+0x1a4>)
 8002778:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800277c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002784:	6083      	str	r3, [r0, #8]
 8002786:	4b10      	ldr	r3, [pc, #64]	; (80027c8 <HAL_ADC_Init+0x1a8>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	fbb3 f3f2 	udiv	r3, r3, r2
 800278e:	3301      	adds	r3, #1
 8002790:	005b      	lsls	r3, r3, #1
      wait_loop_index--;
 8002792:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002794:	9b01      	ldr	r3, [sp, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	f43f af5e 	beq.w	8002658 <HAL_ADC_Init+0x38>
      wait_loop_index--;
 800279c:	9b01      	ldr	r3, [sp, #4]
 800279e:	3b01      	subs	r3, #1
 80027a0:	e7f7      	b.n	8002792 <HAL_ADC_Init+0x172>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027a2:	2100      	movs	r1, #0
 80027a4:	e765      	b.n	8002672 <HAL_ADC_Init+0x52>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80027a6:	691a      	ldr	r2, [r3, #16]
 80027a8:	f022 0201 	bic.w	r2, r2, #1
 80027ac:	e7c9      	b.n	8002742 <HAL_ADC_Init+0x122>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ae:	f043 0310 	orr.w	r3, r3, #16
 80027b2:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 80027b4:	2101      	movs	r1, #1
 80027b6:	e7da      	b.n	800276e <HAL_ADC_Init+0x14e>
 80027b8:	50040000 	.word	0x50040000
 80027bc:	50040300 	.word	0x50040300
 80027c0:	fff0c007 	.word	0xfff0c007
 80027c4:	00030d40 	.word	0x00030d40
 80027c8:	20000010 	.word	0x20000010

080027cc <HAL_ADC_ConvCpltCallback>:
 80027cc:	4770      	bx	lr

080027ce <HAL_ADC_ConvHalfCpltCallback>:
 80027ce:	4770      	bx	lr

080027d0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80027d0:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80027d2:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80027d4:	f7ff fffb 	bl	80027ce <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027d8:	bd08      	pop	{r3, pc}

080027da <HAL_ADC_LevelOutOfWindowCallback>:
 80027da:	4770      	bx	lr

080027dc <HAL_ADC_ErrorCallback>:
 80027dc:	4770      	bx	lr
	...

080027e0 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 80027e0:	6803      	ldr	r3, [r0, #0]
{
 80027e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80027e6:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8002a24 <HAL_ADC_IRQHandler+0x244>
  uint32_t tmp_isr = hadc->Instance->ISR;
 80027ea:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80027ec:	685e      	ldr	r6, [r3, #4]
 80027ee:	f8d8 7008 	ldr.w	r7, [r8, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80027f2:	07ab      	lsls	r3, r5, #30
{
 80027f4:	4604      	mov	r4, r0
 80027f6:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80027fa:	d50e      	bpl.n	800281a <HAL_ADC_IRQHandler+0x3a>
 80027fc:	07b0      	lsls	r0, r6, #30
 80027fe:	d50c      	bpl.n	800281a <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002800:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002802:	06d9      	lsls	r1, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002804:	bf5e      	ittt	pl
 8002806:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8002808:	f443 6300 	orrpl.w	r3, r3, #2048	; 0x800
 800280c:	6563      	strpl	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800280e:	4620      	mov	r0, r4
 8002810:	f000 fd12 	bl	8003238 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002814:	6823      	ldr	r3, [r4, #0]
 8002816:	2202      	movs	r2, #2
 8002818:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800281a:	076a      	lsls	r2, r5, #29
 800281c:	d501      	bpl.n	8002822 <HAL_ADC_IRQHandler+0x42>
 800281e:	0773      	lsls	r3, r6, #29
 8002820:	d403      	bmi.n	800282a <HAL_ADC_IRQHandler+0x4a>
 8002822:	0728      	lsls	r0, r5, #28
 8002824:	d532      	bpl.n	800288c <HAL_ADC_IRQHandler+0xac>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002826:	0731      	lsls	r1, r6, #28
 8002828:	d530      	bpl.n	800288c <HAL_ADC_IRQHandler+0xac>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800282a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800282c:	6820      	ldr	r0, [r4, #0]
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800282e:	06da      	lsls	r2, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002830:	bf5e      	ittt	pl
 8002832:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8002834:	f443 7300 	orrpl.w	r3, r3, #512	; 0x200
 8002838:	6563      	strpl	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800283a:	68c3      	ldr	r3, [r0, #12]
 800283c:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8002840:	d11e      	bne.n	8002880 <HAL_ADC_IRQHandler+0xa0>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002842:	4b76      	ldr	r3, [pc, #472]	; (8002a1c <HAL_ADC_IRQHandler+0x23c>)
 8002844:	4298      	cmp	r0, r3
 8002846:	f000 80db 	beq.w	8002a00 <HAL_ADC_IRQHandler+0x220>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800284a:	68c3      	ldr	r3, [r0, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800284c:	049b      	lsls	r3, r3, #18
 800284e:	d417      	bmi.n	8002880 <HAL_ADC_IRQHandler+0xa0>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002850:	6803      	ldr	r3, [r0, #0]
 8002852:	0719      	lsls	r1, r3, #28
 8002854:	d514      	bpl.n	8002880 <HAL_ADC_IRQHandler+0xa0>
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002856:	f7ff fede 	bl	8002616 <LL_ADC_REG_IsConversionOngoing>
 800285a:	2800      	cmp	r0, #0
 800285c:	f040 80b1 	bne.w	80029c2 <HAL_ADC_IRQHandler+0x1e2>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002860:	6822      	ldr	r2, [r4, #0]
 8002862:	6853      	ldr	r3, [r2, #4]
 8002864:	f023 030c 	bic.w	r3, r3, #12
 8002868:	6053      	str	r3, [r2, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800286a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800286c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002870:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002872:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002874:	04da      	lsls	r2, r3, #19
 8002876:	d403      	bmi.n	8002880 <HAL_ADC_IRQHandler+0xa0>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002878:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800287a:	f043 0301 	orr.w	r3, r3, #1
 800287e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002880:	4620      	mov	r0, r4
 8002882:	f7ff ffa3 	bl	80027cc <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002886:	6823      	ldr	r3, [r4, #0]
 8002888:	220c      	movs	r2, #12
 800288a:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800288c:	06ab      	lsls	r3, r5, #26
 800288e:	d501      	bpl.n	8002894 <HAL_ADC_IRQHandler+0xb4>
 8002890:	06b0      	lsls	r0, r6, #26
 8002892:	d403      	bmi.n	800289c <HAL_ADC_IRQHandler+0xbc>
 8002894:	0669      	lsls	r1, r5, #25
 8002896:	d538      	bpl.n	800290a <HAL_ADC_IRQHandler+0x12a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002898:	0672      	lsls	r2, r6, #25
 800289a:	d536      	bpl.n	800290a <HAL_ADC_IRQHandler+0x12a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800289c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800289e:	4a5f      	ldr	r2, [pc, #380]	; (8002a1c <HAL_ADC_IRQHandler+0x23c>)
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028a0:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80028a2:	bf5e      	ittt	pl
 80028a4:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 80028a6:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 80028aa:	6563      	strpl	r3, [r4, #84]	; 0x54
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80028ac:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80028ae:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028b0:	68d9      	ldr	r1, [r3, #12]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028b2:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80028b4:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
 80028b8:	d104      	bne.n	80028c4 <HAL_ADC_IRQHandler+0xe4>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028ba:	b11f      	cbz	r7, 80028c4 <HAL_ADC_IRQHandler+0xe4>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80028bc:	1fba      	subs	r2, r7, #6
 80028be:	2a01      	cmp	r2, #1
 80028c0:	f200 8088 	bhi.w	80029d4 <HAL_ADC_IRQHandler+0x1f4>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80028c4:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80028c6:	b9d0      	cbnz	r0, 80028fe <HAL_ADC_IRQHandler+0x11e>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80028c8:	0190      	lsls	r0, r2, #6
 80028ca:	d505      	bpl.n	80028d8 <HAL_ADC_IRQHandler+0xf8>
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80028cc:	f402 5000 	and.w	r0, r2, #8192	; 0x2000
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028d0:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80028d4:	4301      	orrs	r1, r0
 80028d6:	d112      	bne.n	80028fe <HAL_ADC_IRQHandler+0x11e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80028d8:	6819      	ldr	r1, [r3, #0]
 80028da:	0648      	lsls	r0, r1, #25
 80028dc:	d50f      	bpl.n	80028fe <HAL_ADC_IRQHandler+0x11e>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80028de:	0291      	lsls	r1, r2, #10
 80028e0:	d40d      	bmi.n	80028fe <HAL_ADC_IRQHandler+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	0712      	lsls	r2, r2, #28
 80028e6:	d478      	bmi.n	80029da <HAL_ADC_IRQHandler+0x1fa>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80028ee:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80028f0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028f6:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80028f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028fa:	05d8      	lsls	r0, r3, #23
 80028fc:	d576      	bpl.n	80029ec <HAL_ADC_IRQHandler+0x20c>
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80028fe:	4620      	mov	r0, r4
 8002900:	f000 fc96 	bl	8003230 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002904:	6823      	ldr	r3, [r4, #0]
 8002906:	2260      	movs	r2, #96	; 0x60
 8002908:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800290a:	0629      	lsls	r1, r5, #24
 800290c:	d50b      	bpl.n	8002926 <HAL_ADC_IRQHandler+0x146>
 800290e:	0632      	lsls	r2, r6, #24
 8002910:	d509      	bpl.n	8002926 <HAL_ADC_IRQHandler+0x146>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002912:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002918:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800291a:	4620      	mov	r0, r4
 800291c:	f7ff ff5d 	bl	80027da <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	2280      	movs	r2, #128	; 0x80
 8002924:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002926:	05eb      	lsls	r3, r5, #23
 8002928:	d50c      	bpl.n	8002944 <HAL_ADC_IRQHandler+0x164>
 800292a:	05f0      	lsls	r0, r6, #23
 800292c:	d50a      	bpl.n	8002944 <HAL_ADC_IRQHandler+0x164>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800292e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002934:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002936:	4620      	mov	r0, r4
 8002938:	f000 fc7c 	bl	8003234 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800293c:	6823      	ldr	r3, [r4, #0]
 800293e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002942:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002944:	05a9      	lsls	r1, r5, #22
 8002946:	d50c      	bpl.n	8002962 <HAL_ADC_IRQHandler+0x182>
 8002948:	05b2      	lsls	r2, r6, #22
 800294a:	d50a      	bpl.n	8002962 <HAL_ADC_IRQHandler+0x182>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800294c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800294e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002952:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002954:	4620      	mov	r0, r4
 8002956:	f000 fc6e 	bl	8003236 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800295a:	6823      	ldr	r3, [r4, #0]
 800295c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002960:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002962:	06eb      	lsls	r3, r5, #27
 8002964:	d518      	bpl.n	8002998 <HAL_ADC_IRQHandler+0x1b8>
 8002966:	06f0      	lsls	r0, r6, #27
 8002968:	d516      	bpl.n	8002998 <HAL_ADC_IRQHandler+0x1b8>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800296a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800296c:	b133      	cbz	r3, 800297c <HAL_ADC_IRQHandler+0x19c>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800296e:	2f00      	cmp	r7, #0
 8002970:	d041      	beq.n	80029f6 <HAL_ADC_IRQHandler+0x216>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002972:	f8d8 3008 	ldr.w	r3, [r8, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002976:	f413 4f60 	tst.w	r3, #57344	; 0xe000
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800297a:	d00a      	beq.n	8002992 <HAL_ADC_IRQHandler+0x1b2>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800297c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800297e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002982:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002984:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002986:	f043 0302 	orr.w	r3, r3, #2
 800298a:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 800298c:	4620      	mov	r0, r4
 800298e:	f7ff ff25 	bl	80027dc <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002992:	6823      	ldr	r3, [r4, #0]
 8002994:	2210      	movs	r2, #16
 8002996:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002998:	0569      	lsls	r1, r5, #21
 800299a:	d53c      	bpl.n	8002a16 <HAL_ADC_IRQHandler+0x236>
 800299c:	0572      	lsls	r2, r6, #21
 800299e:	d53a      	bpl.n	8002a16 <HAL_ADC_IRQHandler+0x236>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80029a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029a6:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80029a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80029aa:	f043 0308 	orr.w	r3, r3, #8
 80029ae:	65a3      	str	r3, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80029b0:	6823      	ldr	r3, [r4, #0]
 80029b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80029b6:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80029b8:	601a      	str	r2, [r3, #0]
}
 80029ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80029be:	f000 bc38 	b.w	8003232 <HAL_ADCEx_InjectedQueueOverflowCallback>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029c4:	f043 0310 	orr.w	r3, r3, #16
 80029c8:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80029cc:	f043 0301 	orr.w	r3, r3, #1
 80029d0:	65a3      	str	r3, [r4, #88]	; 0x58
 80029d2:	e755      	b.n	8002880 <HAL_ADC_IRQHandler+0xa0>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80029d4:	4a12      	ldr	r2, [pc, #72]	; (8002a20 <HAL_ADC_IRQHandler+0x240>)
 80029d6:	68d2      	ldr	r2, [r2, #12]
 80029d8:	e775      	b.n	80028c6 <HAL_ADC_IRQHandler+0xe6>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029da:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029dc:	f043 0310 	orr.w	r3, r3, #16
 80029e0:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	65a3      	str	r3, [r4, #88]	; 0x58
 80029ea:	e788      	b.n	80028fe <HAL_ADC_IRQHandler+0x11e>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029ee:	f043 0301 	orr.w	r3, r3, #1
 80029f2:	6563      	str	r3, [r4, #84]	; 0x54
 80029f4:	e783      	b.n	80028fe <HAL_ADC_IRQHandler+0x11e>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80029f6:	6823      	ldr	r3, [r4, #0]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	f013 0f01 	tst.w	r3, #1
 80029fe:	e7bc      	b.n	800297a <HAL_ADC_IRQHandler+0x19a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a00:	2f09      	cmp	r7, #9
 8002a02:	d805      	bhi.n	8002a10 <HAL_ADC_IRQHandler+0x230>
 8002a04:	f240 2321 	movw	r3, #545	; 0x221
 8002a08:	40fb      	lsrs	r3, r7
 8002a0a:	07db      	lsls	r3, r3, #31
 8002a0c:	f53f af1d 	bmi.w	800284a <HAL_ADC_IRQHandler+0x6a>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a10:	4b03      	ldr	r3, [pc, #12]	; (8002a20 <HAL_ADC_IRQHandler+0x240>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	e71a      	b.n	800284c <HAL_ADC_IRQHandler+0x6c>
}
 8002a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a1a:	bf00      	nop
 8002a1c:	50040100 	.word	0x50040100
 8002a20:	50040000 	.word	0x50040000
 8002a24:	50040300 	.word	0x50040300

08002a28 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a28:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a2c:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8002a30:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a32:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a34:	d121      	bne.n	8002a7a <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a3a:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	6811      	ldr	r1, [r2, #0]
 8002a40:	0708      	lsls	r0, r1, #28
 8002a42:	d516      	bpl.n	8002a72 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a44:	68d1      	ldr	r1, [r2, #12]
 8002a46:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8002a4a:	d10e      	bne.n	8002a6a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002a4c:	68d2      	ldr	r2, [r2, #12]
 8002a4e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002a52:	d10a      	bne.n	8002a6a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a5a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a5e:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a60:	bf5e      	ittt	pl
 8002a62:	6d5a      	ldrpl	r2, [r3, #84]	; 0x54
 8002a64:	f042 0201 	orrpl.w	r2, r2, #1
 8002a68:	655a      	strpl	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff feae 	bl	80027cc <HAL_ADC_ConvCpltCallback>
}
 8002a70:	bd10      	pop	{r4, pc}
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002a72:	68d2      	ldr	r2, [r2, #12]
 8002a74:	f012 0f02 	tst.w	r2, #2
 8002a78:	e7eb      	b.n	8002a52 <ADC_DMAConvCplt+0x2a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a7a:	06d2      	lsls	r2, r2, #27
 8002a7c:	d503      	bpl.n	8002a86 <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff feac 	bl	80027dc <HAL_ADC_ErrorCallback>
 8002a84:	e7f4      	b.n	8002a70 <ADC_DMAConvCplt+0x48>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002a88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a8e:	4718      	bx	r3

08002a90 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a90:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8002a92:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a94:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002a96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a9a:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a9c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002a9e:	f043 0304 	orr.w	r3, r3, #4
 8002aa2:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002aa4:	f7ff fe9a 	bl	80027dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002aa8:	bd08      	pop	{r3, pc}
	...

08002aac <HAL_ADC_ConfigChannel>:
{
 8002aac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002ab2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002ab6:	2b01      	cmp	r3, #1
{
 8002ab8:	4605      	mov	r5, r0
 8002aba:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8002abc:	f000 81a5 	beq.w	8002e0a <HAL_ADC_ConfigChannel+0x35e>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ac6:	6800      	ldr	r0, [r0, #0]
 8002ac8:	f7ff fda5 	bl	8002616 <LL_ADC_REG_IsConversionOngoing>
 8002acc:	2800      	cmp	r0, #0
 8002ace:	f040 8196 	bne.w	8002dfe <HAL_ADC_ConfigChannel+0x352>
    if (sConfig->Rank <= 5U)
 8002ad2:	684b      	ldr	r3, [r1, #4]
 8002ad4:	2b05      	cmp	r3, #5
 8002ad6:	d809      	bhi.n	8002aec <HAL_ADC_ConfigChannel+0x40>
      switch (sConfig->Rank)
 8002ad8:	3b02      	subs	r3, #2
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	f200 8094 	bhi.w	8002c08 <HAL_ADC_ConfigChannel+0x15c>
 8002ae0:	e8df f003 	tbb	[pc, r3]
 8002ae4:	8f8d8b02 	.word	0x8f8d8b02
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002ae8:	230c      	movs	r3, #12
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002aea:	6063      	str	r3, [r4, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002aec:	6862      	ldr	r2, [r4, #4]
 8002aee:	6828      	ldr	r0, [r5, #0]
  MODIFY_REG(*preg,
 8002af0:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002af2:	0991      	lsrs	r1, r2, #6
 8002af4:	f001 010c 	and.w	r1, r1, #12
 8002af8:	f100 0730 	add.w	r7, r0, #48	; 0x30
  MODIFY_REG(*preg,
 8002afc:	f002 021f 	and.w	r2, r2, #31
 8002b00:	59ce      	ldr	r6, [r1, r7]
 8002b02:	f04f 0c1f 	mov.w	ip, #31
 8002b06:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002b0a:	4093      	lsls	r3, r2
 8002b0c:	fa0c f202 	lsl.w	r2, ip, r2
 8002b10:	ea26 0202 	bic.w	r2, r6, r2
 8002b14:	4313      	orrs	r3, r2
 8002b16:	51cb      	str	r3, [r1, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b18:	f7ff fd7d 	bl	8002616 <LL_ADC_REG_IsConversionOngoing>
 8002b1c:	4601      	mov	r1, r0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b1e:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b20:	6882      	ldr	r2, [r0, #8]
 8002b22:	f002 0208 	and.w	r2, r2, #8
 8002b26:	430a      	orrs	r2, r1
 8002b28:	d124      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0xc8>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b2a:	68a3      	ldr	r3, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b2c:	6821      	ldr	r1, [r4, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b32:	d16b      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x160>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b34:	f7ff fd5e 	bl	80025f4 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002b38:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002b3a:	6953      	ldr	r3, [r2, #20]
 8002b3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b40:	6153      	str	r3, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b42:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b44:	6828      	ldr	r0, [r5, #0]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002b46:	6822      	ldr	r2, [r4, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b48:	68c1      	ldr	r1, [r0, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b4a:	2e04      	cmp	r6, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b4c:	f100 0360 	add.w	r3, r0, #96	; 0x60
 8002b50:	d064      	beq.n	8002c1c <HAL_ADC_ConfigChannel+0x170>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b52:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8002b56:	0048      	lsls	r0, r1, #1
 8002b58:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8002b5a:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
 8002b5e:	4081      	lsls	r1, r0
 8002b60:	48ab      	ldr	r0, [pc, #684]	; (8002e10 <HAL_ADC_ConfigChannel+0x364>)
 8002b62:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8002b66:	4038      	ands	r0, r7
 8002b68:	4310      	orrs	r0, r2
 8002b6a:	4301      	orrs	r1, r0
 8002b6c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8002b70:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b74:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b76:	6883      	ldr	r3, [r0, #8]
 8002b78:	07d9      	lsls	r1, r3, #31
 8002b7a:	d433      	bmi.n	8002be4 <HAL_ADC_ConfigChannel+0x138>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002b7c:	68e7      	ldr	r7, [r4, #12]
 8002b7e:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8002b80:	4aa4      	ldr	r2, [pc, #656]	; (8002e14 <HAL_ADC_ConfigChannel+0x368>)
 8002b82:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8002b86:	f007 0c18 	and.w	ip, r7, #24
 8002b8a:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8002b8e:	fa22 f20c 	lsr.w	r2, r2, ip
 8002b92:	401a      	ands	r2, r3
 8002b94:	ea21 0106 	bic.w	r1, r1, r6
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b9e:	4a9e      	ldr	r2, [pc, #632]	; (8002e18 <HAL_ADC_ConfigChannel+0x36c>)
 8002ba0:	4297      	cmp	r7, r2
 8002ba2:	d11f      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0x138>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ba4:	2e00      	cmp	r6, #0
 8002ba6:	f040 808e 	bne.w	8002cc6 <HAL_ADC_ConfigChannel+0x21a>
 8002baa:	0e9a      	lsrs	r2, r3, #26
 8002bac:	3201      	adds	r2, #1
 8002bae:	f002 071f 	and.w	r7, r2, #31
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	0692      	lsls	r2, r2, #26
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bb6:	2f09      	cmp	r7, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bb8:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8002bbc:	fa01 f107 	lsl.w	r1, r1, r7
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bc0:	f200 80b3 	bhi.w	8002d2a <HAL_ADC_ConfigChannel+0x27e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	2e00      	cmp	r6, #0
 8002bc8:	f040 8099 	bne.w	8002cfe <HAL_ADC_ConfigChannel+0x252>
 8002bcc:	0e9b      	lsrs	r3, r3, #26
 8002bce:	3301      	adds	r3, #1
 8002bd0:	f003 031f 	and.w	r3, r3, #31
 8002bd4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002bd8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bda:	ea42 0103 	orr.w	r1, r2, r3
 8002bde:	68a2      	ldr	r2, [r4, #8]
 8002be0:	f7ff fd08 	bl	80025f4 <LL_ADC_SetChannelSamplingTime>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002be4:	6821      	ldr	r1, [r4, #0]
 8002be6:	4b8d      	ldr	r3, [pc, #564]	; (8002e1c <HAL_ADC_ConfigChannel+0x370>)
 8002be8:	4219      	tst	r1, r3
 8002bea:	f040 80b9 	bne.w	8002d60 <HAL_ADC_ConfigChannel+0x2b4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bee:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8002bf6:	b003      	add	sp, #12
 8002bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002bfa:	2312      	movs	r3, #18
 8002bfc:	e775      	b.n	8002aea <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002bfe:	2318      	movs	r3, #24
 8002c00:	e773      	b.n	8002aea <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002c02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c06:	e770      	b.n	8002aea <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002c08:	2306      	movs	r3, #6
 8002c0a:	e76e      	b.n	8002aea <HAL_ADC_ConfigChannel+0x3e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	f7ff fcf1 	bl	80025f4 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002c12:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c14:	6953      	ldr	r3, [r2, #20]
 8002c16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c1a:	e791      	b.n	8002b40 <HAL_ADC_ConfigChannel+0x94>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c1c:	6e01      	ldr	r1, [r0, #96]	; 0x60
 8002c1e:	6e01      	ldr	r1, [r0, #96]	; 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c20:	f3c2 0612 	ubfx	r6, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c24:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c28:	2e00      	cmp	r6, #0
 8002c2a:	d138      	bne.n	8002c9e <HAL_ADC_ConfigChannel+0x1f2>
 8002c2c:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c30:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002c32:	bf02      	ittt	eq
 8002c34:	6e02      	ldreq	r2, [r0, #96]	; 0x60
 8002c36:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002c3a:	6602      	streq	r2, [r0, #96]	; 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c3c:	685a      	ldr	r2, [r3, #4]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c3e:	6822      	ldr	r2, [r4, #0]
 8002c40:	6859      	ldr	r1, [r3, #4]
 8002c42:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c46:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c4a:	bb68      	cbnz	r0, 8002ca8 <HAL_ADC_ConfigChannel+0x1fc>
 8002c4c:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c50:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002c52:	bf02      	ittt	eq
 8002c54:	685a      	ldreq	r2, [r3, #4]
 8002c56:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002c5a:	605a      	streq	r2, [r3, #4]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c5c:	689a      	ldr	r2, [r3, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c5e:	6822      	ldr	r2, [r4, #0]
 8002c60:	6899      	ldr	r1, [r3, #8]
 8002c62:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c66:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c6a:	bb10      	cbnz	r0, 8002cb2 <HAL_ADC_ConfigChannel+0x206>
 8002c6c:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c70:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002c72:	bf02      	ittt	eq
 8002c74:	689a      	ldreq	r2, [r3, #8]
 8002c76:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002c7a:	609a      	streq	r2, [r3, #8]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c7c:	68da      	ldr	r2, [r3, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c7e:	6822      	ldr	r2, [r4, #0]
 8002c80:	68d9      	ldr	r1, [r3, #12]
 8002c82:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c86:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c8a:	b9b8      	cbnz	r0, 8002cbc <HAL_ADC_ConfigChannel+0x210>
 8002c8c:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c90:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002c92:	bf02      	ittt	eq
 8002c94:	68da      	ldreq	r2, [r3, #12]
 8002c96:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002c9a:	60da      	streq	r2, [r3, #12]
}
 8002c9c:	e76a      	b.n	8002b74 <HAL_ADC_ConfigChannel+0xc8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	fa92 f2a2 	rbit	r2, r2
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002ca2:	fab2 f282 	clz	r2, r2
 8002ca6:	e7c3      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x184>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca8:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002cac:	fab2 f282 	clz	r2, r2
 8002cb0:	e7ce      	b.n	8002c50 <HAL_ADC_ConfigChannel+0x1a4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb2:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002cb6:	fab2 f282 	clz	r2, r2
 8002cba:	e7d9      	b.n	8002c70 <HAL_ADC_ConfigChannel+0x1c4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbc:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002cc0:	fab2 f282 	clz	r2, r2
 8002cc4:	e7e4      	b.n	8002c90 <HAL_ADC_ConfigChannel+0x1e4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc6:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8002cca:	b132      	cbz	r2, 8002cda <HAL_ADC_ConfigChannel+0x22e>
  return __builtin_clz(value);
 8002ccc:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cd0:	3201      	adds	r2, #1
 8002cd2:	f002 021f 	and.w	r2, r2, #31
 8002cd6:	2a09      	cmp	r2, #9
 8002cd8:	d816      	bhi.n	8002d08 <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cda:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002cde:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ce2:	3201      	adds	r2, #1
 8002ce4:	0692      	lsls	r2, r2, #26
 8002ce6:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002cee:	fab1 f181 	clz	r1, r1
 8002cf2:	3101      	adds	r1, #1
 8002cf4:	f001 071f 	and.w	r7, r1, #31
 8002cf8:	2101      	movs	r1, #1
 8002cfa:	40b9      	lsls	r1, r7
 8002cfc:	e762      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x118>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfe:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 8002d02:	fab3 f383 	clz	r3, r3
 8002d06:	e762      	b.n	8002bce <HAL_ADC_ConfigChannel+0x122>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d08:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002d0c:	fab2 f282 	clz	r2, r2
 8002d10:	3201      	adds	r2, #1
 8002d12:	0692      	lsls	r2, r2, #26
 8002d14:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d18:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002d1c:	fab1 f181 	clz	r1, r1
 8002d20:	3101      	adds	r1, #1
 8002d22:	f001 071f 	and.w	r7, r1, #31
 8002d26:	2101      	movs	r1, #1
 8002d28:	40b9      	lsls	r1, r7
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	b95e      	cbnz	r6, 8002d46 <HAL_ADC_ConfigChannel+0x29a>
 8002d2e:	0e9e      	lsrs	r6, r3, #26
 8002d30:	3601      	adds	r6, #1
 8002d32:	f006 061f 	and.w	r6, r6, #31
 8002d36:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8002d3a:	391e      	subs	r1, #30
 8002d3c:	0509      	lsls	r1, r1, #20
 8002d3e:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d42:	4311      	orrs	r1, r2
 8002d44:	e74b      	b.n	8002bde <HAL_ADC_ConfigChannel+0x132>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d46:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002d4a:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d4e:	3101      	adds	r1, #1
 8002d50:	f001 031f 	and.w	r3, r1, #31
 8002d54:	f06f 061d 	mvn.w	r6, #29
 8002d58:	2103      	movs	r1, #3
 8002d5a:	fb11 6103 	smlabb	r1, r1, r3, r6
 8002d5e:	e7ed      	b.n	8002d3c <HAL_ADC_ConfigChannel+0x290>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002d60:	4b2f      	ldr	r3, [pc, #188]	; (8002e20 <HAL_ADC_ConfigChannel+0x374>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d62:	4a30      	ldr	r2, [pc, #192]	; (8002e24 <HAL_ADC_ConfigChannel+0x378>)
 8002d64:	6898      	ldr	r0, [r3, #8]
 8002d66:	4291      	cmp	r1, r2
 8002d68:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
 8002d6c:	d11e      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x300>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d6e:	0202      	lsls	r2, r0, #8
 8002d70:	f53f af3d 	bmi.w	8002bee <HAL_ADC_ConfigChannel+0x142>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d74:	6829      	ldr	r1, [r5, #0]
 8002d76:	4a2c      	ldr	r2, [pc, #176]	; (8002e28 <HAL_ADC_ConfigChannel+0x37c>)
 8002d78:	4291      	cmp	r1, r2
 8002d7a:	f47f af38 	bne.w	8002bee <HAL_ADC_ConfigChannel+0x142>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002d84:	4322      	orrs	r2, r4
 8002d86:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002d8a:	609a      	str	r2, [r3, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d8c:	4b27      	ldr	r3, [pc, #156]	; (8002e2c <HAL_ADC_ConfigChannel+0x380>)
 8002d8e:	4a28      	ldr	r2, [pc, #160]	; (8002e30 <HAL_ADC_ConfigChannel+0x384>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	fbb3 f2f2 	udiv	r2, r3, r2
 8002d96:	230c      	movs	r3, #12
 8002d98:	fb02 3303 	mla	r3, r2, r3, r3
            wait_loop_index--;
 8002d9c:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8002d9e:	9b01      	ldr	r3, [sp, #4]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f43f af24 	beq.w	8002bee <HAL_ADC_ConfigChannel+0x142>
            wait_loop_index--;
 8002da6:	9b01      	ldr	r3, [sp, #4]
 8002da8:	3b01      	subs	r3, #1
 8002daa:	e7f7      	b.n	8002d9c <HAL_ADC_ConfigChannel+0x2f0>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002dac:	4a21      	ldr	r2, [pc, #132]	; (8002e34 <HAL_ADC_ConfigChannel+0x388>)
 8002dae:	4291      	cmp	r1, r2
 8002db0:	d111      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x32a>
 8002db2:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8002db6:	f47f af1a 	bne.w	8002bee <HAL_ADC_ConfigChannel+0x142>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dba:	6829      	ldr	r1, [r5, #0]
 8002dbc:	f1a2 42f7 	sub.w	r2, r2, #2071986176	; 0x7b800000
 8002dc0:	4291      	cmp	r1, r2
 8002dc2:	f47f af14 	bne.w	8002bee <HAL_ADC_ConfigChannel+0x142>
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002dcc:	4322      	orrs	r2, r4
 8002dce:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002dd2:	609a      	str	r2, [r3, #8]
}
 8002dd4:	e70c      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x144>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002dd6:	4a18      	ldr	r2, [pc, #96]	; (8002e38 <HAL_ADC_ConfigChannel+0x38c>)
 8002dd8:	4291      	cmp	r1, r2
 8002dda:	f47f af08 	bne.w	8002bee <HAL_ADC_ConfigChannel+0x142>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002dde:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8002de2:	f47f af04 	bne.w	8002bee <HAL_ADC_ConfigChannel+0x142>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002de6:	6829      	ldr	r1, [r5, #0]
 8002de8:	4a0f      	ldr	r2, [pc, #60]	; (8002e28 <HAL_ADC_ConfigChannel+0x37c>)
 8002dea:	4291      	cmp	r1, r2
 8002dec:	f47f aeff 	bne.w	8002bee <HAL_ADC_ConfigChannel+0x142>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002df6:	4322      	orrs	r2, r4
 8002df8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002dfc:	e7e9      	b.n	8002dd2 <HAL_ADC_ConfigChannel+0x326>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dfe:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8002e00:	f042 0220 	orr.w	r2, r2, #32
 8002e04:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8002e06:	4618      	mov	r0, r3
 8002e08:	e6f2      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x144>
  __HAL_LOCK(hadc);
 8002e0a:	2002      	movs	r0, #2
 8002e0c:	e6f3      	b.n	8002bf6 <HAL_ADC_ConfigChannel+0x14a>
 8002e0e:	bf00      	nop
 8002e10:	03fff000 	.word	0x03fff000
 8002e14:	0007ffff 	.word	0x0007ffff
 8002e18:	407f0000 	.word	0x407f0000
 8002e1c:	80080000 	.word	0x80080000
 8002e20:	50040300 	.word	0x50040300
 8002e24:	c7520000 	.word	0xc7520000
 8002e28:	50040000 	.word	0x50040000
 8002e2c:	20000010 	.word	0x20000010
 8002e30:	00030d40 	.word	0x00030d40
 8002e34:	cb840000 	.word	0xcb840000
 8002e38:	80000001 	.word	0x80000001

08002e3c <ADC_Enable>:
{
 8002e3c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002e3e:	2300      	movs	r3, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e40:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8002e42:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e44:	6893      	ldr	r3, [r2, #8]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e46:	07dd      	lsls	r5, r3, #31
{
 8002e48:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e4a:	d502      	bpl.n	8002e52 <ADC_Enable+0x16>
  return HAL_OK;
 8002e4c:	2000      	movs	r0, #0
}
 8002e4e:	b002      	add	sp, #8
 8002e50:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e52:	6891      	ldr	r1, [r2, #8]
 8002e54:	4b20      	ldr	r3, [pc, #128]	; (8002ed8 <ADC_Enable+0x9c>)
 8002e56:	4219      	tst	r1, r3
 8002e58:	d009      	beq.n	8002e6e <ADC_Enable+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e5a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e5c:	f043 0310 	orr.w	r3, r3, #16
 8002e60:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e64:	f043 0301 	orr.w	r3, r3, #1
 8002e68:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8002e6a:	2001      	movs	r0, #1
 8002e6c:	e7ef      	b.n	8002e4e <ADC_Enable+0x12>
  MODIFY_REG(ADCx->CR,
 8002e6e:	6893      	ldr	r3, [r2, #8]
 8002e70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002e7e:	4b17      	ldr	r3, [pc, #92]	; (8002edc <ADC_Enable+0xa0>)
 8002e80:	689b      	ldr	r3, [r3, #8]
    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002e82:	0218      	lsls	r0, r3, #8
 8002e84:	d419      	bmi.n	8002eba <ADC_Enable+0x7e>
    tickstart = HAL_GetTick();
 8002e86:	f7ff fb9b 	bl	80025c0 <HAL_GetTick>
  MODIFY_REG(ADCx->CR,
 8002e8a:	4e15      	ldr	r6, [pc, #84]	; (8002ee0 <ADC_Enable+0xa4>)
 8002e8c:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e8e:	6822      	ldr	r2, [r4, #0]
 8002e90:	6813      	ldr	r3, [r2, #0]
 8002e92:	07db      	lsls	r3, r3, #31
 8002e94:	d4da      	bmi.n	8002e4c <ADC_Enable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e96:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e98:	07d9      	lsls	r1, r3, #31
  MODIFY_REG(ADCx->CR,
 8002e9a:	bf5f      	itttt	pl
 8002e9c:	6893      	ldrpl	r3, [r2, #8]
 8002e9e:	4033      	andpl	r3, r6
 8002ea0:	f043 0301 	orrpl.w	r3, r3, #1
 8002ea4:	6093      	strpl	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ea6:	f7ff fb8b 	bl	80025c0 <HAL_GetTick>
 8002eaa:	1b40      	subs	r0, r0, r5
 8002eac:	2802      	cmp	r0, #2
 8002eae:	d9ee      	bls.n	8002e8e <ADC_Enable+0x52>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002eb0:	6823      	ldr	r3, [r4, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	07da      	lsls	r2, r3, #31
 8002eb6:	d4ea      	bmi.n	8002e8e <ADC_Enable+0x52>
 8002eb8:	e7cf      	b.n	8002e5a <ADC_Enable+0x1e>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002eba:	4b0a      	ldr	r3, [pc, #40]	; (8002ee4 <ADC_Enable+0xa8>)
 8002ebc:	4a0a      	ldr	r2, [pc, #40]	; (8002ee8 <ADC_Enable+0xac>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	fbb3 f2f2 	udiv	r2, r3, r2
 8002ec4:	230c      	movs	r3, #12
 8002ec6:	fb02 3303 	mla	r3, r2, r3, r3
        wait_loop_index--;
 8002eca:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8002ecc:	9b01      	ldr	r3, [sp, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0d9      	beq.n	8002e86 <ADC_Enable+0x4a>
        wait_loop_index--;
 8002ed2:	9b01      	ldr	r3, [sp, #4]
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	e7f8      	b.n	8002eca <ADC_Enable+0x8e>
 8002ed8:	8000003f 	.word	0x8000003f
 8002edc:	50040300 	.word	0x50040300
 8002ee0:	7fffffc0 	.word	0x7fffffc0
 8002ee4:	20000010 	.word	0x20000010
 8002ee8:	00030d40 	.word	0x00030d40

08002eec <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002eec:	4b4f      	ldr	r3, [pc, #316]	; (800302c <HAL_ADC_Start_IT+0x140>)
{
 8002eee:	b570      	push	{r4, r5, r6, lr}
 8002ef0:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ef2:	6800      	ldr	r0, [r0, #0]
 8002ef4:	689e      	ldr	r6, [r3, #8]
 8002ef6:	f7ff fb8e 	bl	8002616 <LL_ADC_REG_IsConversionOngoing>
 8002efa:	4605      	mov	r5, r0
 8002efc:	2800      	cmp	r0, #0
 8002efe:	f040 808f 	bne.w	8003020 <HAL_ADC_Start_IT+0x134>
    __HAL_LOCK(hadc);
 8002f02:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	f000 808a 	beq.w	8003020 <HAL_ADC_Start_IT+0x134>
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8002f12:	4620      	mov	r0, r4
 8002f14:	f7ff ff92 	bl	8002e3c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002f18:	2800      	cmp	r0, #0
 8002f1a:	d17e      	bne.n	800301a <HAL_ADC_Start_IT+0x12e>
      ADC_STATE_CLR_SET(hadc->State,
 8002f1c:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f1e:	4944      	ldr	r1, [pc, #272]	; (8003030 <HAL_ADC_Start_IT+0x144>)
      ADC_STATE_CLR_SET(hadc->State,
 8002f20:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f24:	f023 0301 	bic.w	r3, r3, #1
 8002f28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f2c:	6563      	str	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f2e:	6823      	ldr	r3, [r4, #0]
 8002f30:	428b      	cmp	r3, r1
 8002f32:	f006 021f 	and.w	r2, r6, #31
 8002f36:	d075      	beq.n	8003024 <HAL_ADC_Start_IT+0x138>
 8002f38:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f3a:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002f3c:	f425 1580 	bic.w	r5, r5, #1048576	; 0x100000
 8002f40:	6565      	str	r5, [r4, #84]	; 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002f42:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002f44:	f415 5580 	ands.w	r5, r5, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f48:	bf1c      	itt	ne
 8002f4a:	6da5      	ldrne	r5, [r4, #88]	; 0x58
 8002f4c:	f025 0506 	bicne.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8002f50:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f52:	251c      	movs	r5, #28
 8002f54:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 8002f56:	2500      	movs	r5, #0
 8002f58:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002f5c:	685d      	ldr	r5, [r3, #4]
 8002f5e:	f025 051c 	bic.w	r5, r5, #28
 8002f62:	605d      	str	r5, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002f64:	6965      	ldr	r5, [r4, #20]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002f66:	685e      	ldr	r6, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002f68:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002f6a:	bf0c      	ite	eq
 8002f6c:	f046 0608 	orreq.w	r6, r6, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002f70:	f046 0604 	orrne.w	r6, r6, #4
 8002f74:	605e      	str	r6, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002f76:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8002f78:	b91e      	cbnz	r6, 8002f82 <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f7a:	685e      	ldr	r6, [r3, #4]
 8002f7c:	f046 0610 	orr.w	r6, r6, #16
 8002f80:	605e      	str	r6, [r3, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f82:	428b      	cmp	r3, r1
 8002f84:	d007      	beq.n	8002f96 <HAL_ADC_Start_IT+0xaa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f86:	2a09      	cmp	r2, #9
 8002f88:	d828      	bhi.n	8002fdc <HAL_ADC_Start_IT+0xf0>
 8002f8a:	f240 2621 	movw	r6, #545	; 0x221
 8002f8e:	fa26 f202 	lsr.w	r2, r6, r2
 8002f92:	07d6      	lsls	r6, r2, #31
 8002f94:	d522      	bpl.n	8002fdc <HAL_ADC_Start_IT+0xf0>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f96:	68da      	ldr	r2, [r3, #12]
 8002f98:	0191      	lsls	r1, r2, #6
 8002f9a:	d516      	bpl.n	8002fca <HAL_ADC_Start_IT+0xde>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f9c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002f9e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002fa2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002fa6:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002fa8:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8002faa:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fac:	bf0b      	itete	eq
 8002fae:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002fb2:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fb6:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002fb8:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002fba:	bf0b      	itete	eq
 8002fbc:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002fbe:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002fc0:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002fc4:	f042 0220 	orrne.w	r2, r2, #32
 8002fc8:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002fd0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002fd4:	f042 0204 	orr.w	r2, r2, #4
 8002fd8:	609a      	str	r2, [r3, #8]
}
 8002fda:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fdc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002fde:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002fe2:	6562      	str	r2, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002fe4:	68ca      	ldr	r2, [r1, #12]
 8002fe6:	0192      	lsls	r2, r2, #6
 8002fe8:	d5f7      	bpl.n	8002fda <HAL_ADC_Start_IT+0xee>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fea:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002fec:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002ff0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002ff4:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002ff6:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8002ff8:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ffa:	bf0b      	itete	eq
 8002ffc:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003000:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003004:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003006:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003008:	bf0b      	itete	eq
 800300a:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800300c:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800300e:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003012:	f042 0220 	orrne.w	r2, r2, #32
 8003016:	605a      	str	r2, [r3, #4]
              break;
 8003018:	e7df      	b.n	8002fda <HAL_ADC_Start_IT+0xee>
      __HAL_UNLOCK(hadc);
 800301a:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 800301e:	e7dc      	b.n	8002fda <HAL_ADC_Start_IT+0xee>
    tmp_hal_status = HAL_BUSY;
 8003020:	2002      	movs	r0, #2
 8003022:	e7da      	b.n	8002fda <HAL_ADC_Start_IT+0xee>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003024:	4903      	ldr	r1, [pc, #12]	; (8003034 <HAL_ADC_Start_IT+0x148>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003026:	2a00      	cmp	r2, #0
 8003028:	d087      	beq.n	8002f3a <HAL_ADC_Start_IT+0x4e>
 800302a:	e78a      	b.n	8002f42 <HAL_ADC_Start_IT+0x56>
 800302c:	50040300 	.word	0x50040300
 8003030:	50040100 	.word	0x50040100
 8003034:	50040000 	.word	0x50040000

08003038 <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003038:	4b37      	ldr	r3, [pc, #220]	; (8003118 <HAL_ADC_Start_DMA+0xe0>)
{
 800303a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800303e:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003040:	6800      	ldr	r0, [r0, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
{
 8003044:	460e      	mov	r6, r1
 8003046:	4617      	mov	r7, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003048:	f7ff fae5 	bl	8002616 <LL_ADC_REG_IsConversionOngoing>
 800304c:	2800      	cmp	r0, #0
 800304e:	d15d      	bne.n	800310c <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8003050:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8003054:	2a01      	cmp	r2, #1
 8003056:	d059      	beq.n	800310c <HAL_ADC_Start_DMA+0xd4>
 8003058:	f003 081f 	and.w	r8, r3, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800305c:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 8003060:	f04f 0301 	mov.w	r3, #1
 8003064:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003068:	d84b      	bhi.n	8003102 <HAL_ADC_Start_DMA+0xca>
 800306a:	f240 2021 	movw	r0, #545	; 0x221
 800306e:	fa20 f008 	lsr.w	r0, r0, r8
 8003072:	43c0      	mvns	r0, r0
 8003074:	ea10 0503 	ands.w	r5, r0, r3
 8003078:	d143      	bne.n	8003102 <HAL_ADC_Start_DMA+0xca>
      tmp_hal_status = ADC_Enable(hadc);
 800307a:	4620      	mov	r0, r4
 800307c:	f7ff fede 	bl	8002e3c <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8003080:	2800      	cmp	r0, #0
 8003082:	d13b      	bne.n	80030fc <HAL_ADC_Start_DMA+0xc4>
        ADC_STATE_CLR_SET(hadc->State,
 8003084:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003086:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8003088:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800308c:	f023 0301 	bic.w	r3, r3, #1
 8003090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003094:	6563      	str	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003096:	4b21      	ldr	r3, [pc, #132]	; (800311c <HAL_ADC_Start_DMA+0xe4>)
 8003098:	4299      	cmp	r1, r3
 800309a:	d039      	beq.n	8003110 <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800309c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800309e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80030a2:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030a4:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030a6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030a8:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030ac:	bf1c      	itt	ne
 80030ae:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 80030b0:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80030b4:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030b6:	4b1a      	ldr	r3, [pc, #104]	; (8003120 <HAL_ADC_Start_DMA+0xe8>)
 80030b8:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030ba:	4b1a      	ldr	r3, [pc, #104]	; (8003124 <HAL_ADC_Start_DMA+0xec>)
 80030bc:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030be:	4b1a      	ldr	r3, [pc, #104]	; (8003128 <HAL_ADC_Start_DMA+0xf0>)
 80030c0:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030c2:	231c      	movs	r3, #28
 80030c4:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 80030c6:	2300      	movs	r3, #0
 80030c8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80030cc:	684b      	ldr	r3, [r1, #4]
 80030ce:	f043 0310 	orr.w	r3, r3, #16
 80030d2:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80030d4:	68cb      	ldr	r3, [r1, #12]
 80030d6:	f043 0301 	orr.w	r3, r3, #1
 80030da:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030dc:	4632      	mov	r2, r6
 80030de:	463b      	mov	r3, r7
 80030e0:	3140      	adds	r1, #64	; 0x40
 80030e2:	f000 f9f3 	bl	80034cc <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 80030e6:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80030e8:	6893      	ldr	r3, [r2, #8]
 80030ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030f2:	f043 0304 	orr.w	r3, r3, #4
 80030f6:	6093      	str	r3, [r2, #8]
}
 80030f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 80030fc:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8003100:	e7fa      	b.n	80030f8 <HAL_ADC_Start_DMA+0xc0>
      __HAL_UNLOCK(hadc);
 8003102:	2300      	movs	r3, #0
 8003104:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 8003108:	2001      	movs	r0, #1
 800310a:	e7f5      	b.n	80030f8 <HAL_ADC_Start_DMA+0xc0>
    tmp_hal_status = HAL_BUSY;
 800310c:	2002      	movs	r0, #2
 800310e:	e7f3      	b.n	80030f8 <HAL_ADC_Start_DMA+0xc0>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003110:	f1b8 0f00 	cmp.w	r8, #0
 8003114:	d0c2      	beq.n	800309c <HAL_ADC_Start_DMA+0x64>
 8003116:	e7c5      	b.n	80030a4 <HAL_ADC_Start_DMA+0x6c>
 8003118:	50040300 	.word	0x50040300
 800311c:	50040100 	.word	0x50040100
 8003120:	08002a29 	.word	0x08002a29
 8003124:	080027d1 	.word	0x080027d1
 8003128:	08002a91 	.word	0x08002a91

0800312c <ADC_Disable>:
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800312c:	6802      	ldr	r2, [r0, #0]
{
 800312e:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003130:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003132:	6891      	ldr	r1, [r2, #8]
 8003134:	4604      	mov	r4, r0
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003136:	07c8      	lsls	r0, r1, #31
 8003138:	d401      	bmi.n	800313e <ADC_Disable+0x12>
  return HAL_OK;
 800313a:	2000      	movs	r0, #0
}
 800313c:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 800313e:	0799      	lsls	r1, r3, #30
 8003140:	d4fb      	bmi.n	800313a <ADC_Disable+0xe>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003142:	6893      	ldr	r3, [r2, #8]
 8003144:	f003 030d 	and.w	r3, r3, #13
 8003148:	2b01      	cmp	r3, #1
 800314a:	d119      	bne.n	8003180 <ADC_Disable+0x54>
  MODIFY_REG(ADCx->CR,
 800314c:	6893      	ldr	r3, [r2, #8]
 800314e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003152:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003156:	f043 0302 	orr.w	r3, r3, #2
 800315a:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800315c:	2303      	movs	r3, #3
 800315e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003160:	f7ff fa2e 	bl	80025c0 <HAL_GetTick>
 8003164:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003166:	6823      	ldr	r3, [r4, #0]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	07db      	lsls	r3, r3, #31
 800316c:	d5e5      	bpl.n	800313a <ADC_Disable+0xe>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800316e:	f7ff fa27 	bl	80025c0 <HAL_GetTick>
 8003172:	1b40      	subs	r0, r0, r5
 8003174:	2802      	cmp	r0, #2
 8003176:	d9f6      	bls.n	8003166 <ADC_Disable+0x3a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003178:	6823      	ldr	r3, [r4, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	07da      	lsls	r2, r3, #31
 800317e:	d5f2      	bpl.n	8003166 <ADC_Disable+0x3a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003180:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003182:	f043 0310 	orr.w	r3, r3, #16
 8003186:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003188:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8003190:	2001      	movs	r0, #1
 8003192:	e7d3      	b.n	800313c <ADC_Disable+0x10>

08003194 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003194:	6880      	ldr	r0, [r0, #8]
}
 8003196:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800319a:	4770      	bx	lr

0800319c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800319c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800319e:	2300      	movs	r3, #0
 80031a0:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031a2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80031a6:	2b01      	cmp	r3, #1
{
 80031a8:	4604      	mov	r4, r0
 80031aa:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 80031ac:	d03e      	beq.n	800322c <HAL_ADCEx_Calibration_Start+0x90>
 80031ae:	2301      	movs	r3, #1
 80031b0:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80031b4:	f7ff ffba 	bl	800312c <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80031b8:	2800      	cmp	r0, #0
 80031ba:	d133      	bne.n	8003224 <HAL_ADCEx_Calibration_Start+0x88>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031bc:	6d62      	ldr	r2, [r4, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80031be:	6826      	ldr	r6, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80031c0:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80031c4:	f022 0202 	bic.w	r2, r2, #2
 80031c8:	f042 0202 	orr.w	r2, r2, #2
 80031cc:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 80031ce:	68b3      	ldr	r3, [r6, #8]
 80031d0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80031d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80031d8:	f005 4580 	and.w	r5, r5, #1073741824	; 0x40000000
 80031dc:	432b      	orrs	r3, r5
 80031de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80031e2:	60b3      	str	r3, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80031e4:	68b3      	ldr	r3, [r6, #8]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	da12      	bge.n	8003210 <HAL_ADCEx_Calibration_Start+0x74>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
 80031ea:	9b01      	ldr	r3, [sp, #4]
 80031ec:	3301      	adds	r3, #1
 80031ee:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80031f0:	9b01      	ldr	r3, [sp, #4]
 80031f2:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 80031f6:	d3f5      	bcc.n	80031e4 <HAL_ADCEx_Calibration_Start+0x48>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80031f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80031fa:	f023 0312 	bic.w	r3, r3, #18
 80031fe:	f043 0310 	orr.w	r3, r3, #16
 8003202:	6563      	str	r3, [r4, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003204:	2300      	movs	r3, #0
 8003206:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

        return HAL_ERROR;
 800320a:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800320c:	b002      	add	sp, #8
 800320e:	bd70      	pop	{r4, r5, r6, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8003210:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003212:	f023 0303 	bic.w	r3, r3, #3
 8003216:	f043 0301 	orr.w	r3, r3, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800321a:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800321c:	2300      	movs	r3, #0
 800321e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return tmp_hal_status;
 8003222:	e7f3      	b.n	800320c <HAL_ADCEx_Calibration_Start+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003224:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003226:	f043 0310 	orr.w	r3, r3, #16
 800322a:	e7f6      	b.n	800321a <HAL_ADCEx_Calibration_Start+0x7e>
  __HAL_LOCK(hadc);
 800322c:	2002      	movs	r0, #2
 800322e:	e7ed      	b.n	800320c <HAL_ADCEx_Calibration_Start+0x70>

08003230 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003230:	4770      	bx	lr

08003232 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8003232:	4770      	bx	lr

08003234 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8003234:	4770      	bx	lr

08003236 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8003236:	4770      	bx	lr

08003238 <HAL_ADCEx_EndOfSamplingCallback>:
 8003238:	4770      	bx	lr
	...

0800323c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800323c:	b5f0      	push	{r4, r5, r6, r7, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800323e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8003242:	2b01      	cmp	r3, #1
{
 8003244:	b09b      	sub	sp, #108	; 0x6c
 8003246:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8003248:	d052      	beq.n	80032f0 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 800324a:	2301      	movs	r3, #1
 800324c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003250:	6817      	ldr	r7, [r2, #0]
 8003252:	4c28      	ldr	r4, [pc, #160]	; (80032f4 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003254:	2000      	movs	r0, #0
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003256:	42a7      	cmp	r7, r4
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003258:	9016      	str	r0, [sp, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800325a:	9017      	str	r0, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800325c:	d008      	beq.n	8003270 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800325e:	6d51      	ldr	r1, [r2, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003260:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003264:	f041 0120 	orr.w	r1, r1, #32
 8003268:	6551      	str	r1, [r2, #84]	; 0x54

    return HAL_ERROR;
 800326a:	4618      	mov	r0, r3
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800326c:	b01b      	add	sp, #108	; 0x6c
 800326e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003270:	4e21      	ldr	r6, [pc, #132]	; (80032f8 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 8003272:	4630      	mov	r0, r6
 8003274:	f7ff ff8e 	bl	8003194 <LL_ADC_REG_IsConversionOngoing>
 8003278:	4604      	mov	r4, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800327a:	6810      	ldr	r0, [r2, #0]
 800327c:	f7ff ff8a 	bl	8003194 <LL_ADC_REG_IsConversionOngoing>
 8003280:	4320      	orrs	r0, r4
 8003282:	d130      	bne.n	80032e6 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003284:	4c1d      	ldr	r4, [pc, #116]	; (80032fc <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8003286:	680d      	ldr	r5, [r1, #0]
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003288:	68a3      	ldr	r3, [r4, #8]
 800328a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800328e:	b1e5      	cbz	r5, 80032ca <HAL_ADCEx_MultiModeConfigChannel+0x8e>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003290:	6848      	ldr	r0, [r1, #4]
 8003292:	4303      	orrs	r3, r0
 8003294:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8003298:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 800329c:	60a3      	str	r3, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800329e:	68b8      	ldr	r0, [r7, #8]
 80032a0:	68b3      	ldr	r3, [r6, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032a2:	4303      	orrs	r3, r0
 80032a4:	f013 0301 	ands.w	r3, r3, #1
 80032a8:	d004      	beq.n	80032b4 <HAL_ADCEx_MultiModeConfigChannel+0x78>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032aa:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80032ac:	2300      	movs	r3, #0
 80032ae:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 80032b2:	e7db      	b.n	800326c <HAL_ADCEx_MultiModeConfigChannel+0x30>
        MODIFY_REG(tmpADC_Common->CCR,
 80032b4:	6889      	ldr	r1, [r1, #8]
 80032b6:	68a0      	ldr	r0, [r4, #8]
 80032b8:	430d      	orrs	r5, r1
 80032ba:	f420 6171 	bic.w	r1, r0, #3856	; 0xf10
 80032be:	f021 010f 	bic.w	r1, r1, #15
 80032c2:	430d      	orrs	r5, r1
 80032c4:	60a5      	str	r5, [r4, #8]
    tmp_hal_status = HAL_ERROR;
 80032c6:	4618      	mov	r0, r3
 80032c8:	e7f0      	b.n	80032ac <HAL_ADCEx_MultiModeConfigChannel+0x70>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80032ca:	60a3      	str	r3, [r4, #8]
 80032cc:	68b8      	ldr	r0, [r7, #8]
 80032ce:	68b3      	ldr	r3, [r6, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032d0:	4303      	orrs	r3, r0
 80032d2:	f013 0301 	ands.w	r3, r3, #1
 80032d6:	d1e8      	bne.n	80032aa <HAL_ADCEx_MultiModeConfigChannel+0x6e>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80032d8:	68a1      	ldr	r1, [r4, #8]
 80032da:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 80032de:	f021 010f 	bic.w	r1, r1, #15
 80032e2:	60a1      	str	r1, [r4, #8]
 80032e4:	e7ef      	b.n	80032c6 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032e6:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80032e8:	f041 0120 	orr.w	r1, r1, #32
 80032ec:	6551      	str	r1, [r2, #84]	; 0x54
 80032ee:	e7ea      	b.n	80032c6 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
  __HAL_LOCK(hadc);
 80032f0:	2002      	movs	r0, #2
 80032f2:	e7bb      	b.n	800326c <HAL_ADCEx_MultiModeConfigChannel+0x30>
 80032f4:	50040000 	.word	0x50040000
 80032f8:	50040100 	.word	0x50040100
 80032fc:	50040300 	.word	0x50040300

08003300 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003300:	4907      	ldr	r1, [pc, #28]	; (8003320 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003302:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003304:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003308:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800330a:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800330c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003310:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003312:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003314:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003318:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800331c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800331e:	4770      	bx	lr
 8003320:	e000ed00 	.word	0xe000ed00

08003324 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003324:	4b16      	ldr	r3, [pc, #88]	; (8003380 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003326:	b530      	push	{r4, r5, lr}
 8003328:	68dc      	ldr	r4, [r3, #12]
 800332a:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800332e:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003332:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003334:	2d04      	cmp	r5, #4
 8003336:	bf28      	it	cs
 8003338:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800333a:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800333c:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003340:	bf8c      	ite	hi
 8003342:	3c03      	subhi	r4, #3
 8003344:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003346:	fa03 f505 	lsl.w	r5, r3, r5
 800334a:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800334e:	40a3      	lsls	r3, r4
 8003350:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003354:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8003356:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003358:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800335c:	bfac      	ite	ge
 800335e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003362:	4a08      	ldrlt	r2, [pc, #32]	; (8003384 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003364:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003368:	bfb8      	it	lt
 800336a:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800336e:	b2db      	uxtb	r3, r3
 8003370:	bfaa      	itet	ge
 8003372:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003376:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003378:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800337c:	bd30      	pop	{r4, r5, pc}
 800337e:	bf00      	nop
 8003380:	e000ed00 	.word	0xe000ed00
 8003384:	e000ed14 	.word	0xe000ed14

08003388 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003388:	2800      	cmp	r0, #0
 800338a:	db08      	blt.n	800339e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800338c:	2301      	movs	r3, #1
 800338e:	0942      	lsrs	r2, r0, #5
 8003390:	f000 001f 	and.w	r0, r0, #31
 8003394:	fa03 f000 	lsl.w	r0, r3, r0
 8003398:	4b01      	ldr	r3, [pc, #4]	; (80033a0 <HAL_NVIC_EnableIRQ+0x18>)
 800339a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800339e:	4770      	bx	lr
 80033a0:	e000e100 	.word	0xe000e100

080033a4 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80033a4:	2800      	cmp	r0, #0
 80033a6:	db0d      	blt.n	80033c4 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033a8:	0943      	lsrs	r3, r0, #5
 80033aa:	2201      	movs	r2, #1
 80033ac:	f000 001f 	and.w	r0, r0, #31
 80033b0:	fa02 f000 	lsl.w	r0, r2, r0
 80033b4:	3320      	adds	r3, #32
 80033b6:	4a04      	ldr	r2, [pc, #16]	; (80033c8 <HAL_NVIC_DisableIRQ+0x24>)
 80033b8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80033bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80033c0:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	e000e100 	.word	0xe000e100

080033cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033cc:	3801      	subs	r0, #1
 80033ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80033d2:	d20b      	bcs.n	80033ec <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033d4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d8:	4a05      	ldr	r2, [pc, #20]	; (80033f0 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033da:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033dc:	21f0      	movs	r1, #240	; 0xf0
 80033de:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033e2:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033e4:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033e6:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033e8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033ea:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80033ec:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80033ee:	4770      	bx	lr
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033f4:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80033f6:	2800      	cmp	r0, #0
 80033f8:	d05b      	beq.n	80034b2 <HAL_DMA_Init+0xbe>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033fa:	6801      	ldr	r1, [r0, #0]
 80033fc:	4b2e      	ldr	r3, [pc, #184]	; (80034b8 <HAL_DMA_Init+0xc4>)
 80033fe:	4299      	cmp	r1, r3
 8003400:	f04f 0414 	mov.w	r4, #20
 8003404:	d842      	bhi.n	800348c <HAL_DMA_Init+0x98>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003406:	4a2d      	ldr	r2, [pc, #180]	; (80034bc <HAL_DMA_Init+0xc8>)
 8003408:	440a      	add	r2, r1
 800340a:	fbb2 f2f4 	udiv	r2, r2, r4
 800340e:	0092      	lsls	r2, r2, #2
 8003410:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003412:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
 8003416:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003418:	2302      	movs	r3, #2
 800341a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800341e:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003422:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8003424:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8003426:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003428:	432b      	orrs	r3, r5
 800342a:	6945      	ldr	r5, [r0, #20]
 800342c:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800342e:	6985      	ldr	r5, [r0, #24]
 8003430:	432b      	orrs	r3, r5
 8003432:	69c5      	ldr	r5, [r0, #28]
 8003434:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8003436:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003438:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 800343c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8003440:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8003442:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003444:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8003448:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800344a:	d016      	beq.n	800347a <HAL_DMA_Init+0x86>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800344c:	6c44      	ldr	r4, [r0, #68]	; 0x44
    if (DMA1 == hdma->DmaBaseAddress)
 800344e:	6c01      	ldr	r1, [r0, #64]	; 0x40
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003450:	f004 021c 	and.w	r2, r4, #28

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003454:	6844      	ldr	r4, [r0, #4]
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003456:	230f      	movs	r3, #15
 8003458:	4093      	lsls	r3, r2
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800345a:	4094      	lsls	r4, r2
    if (DMA1 == hdma->DmaBaseAddress)
 800345c:	4a18      	ldr	r2, [pc, #96]	; (80034c0 <HAL_DMA_Init+0xcc>)
 800345e:	4291      	cmp	r1, r2
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003460:	ea6f 0303 	mvn.w	r3, r3
    if (DMA1 == hdma->DmaBaseAddress)
 8003464:	d11a      	bne.n	800349c <HAL_DMA_Init+0xa8>
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003466:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
 800346a:	4013      	ands	r3, r2
 800346c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003470:	f8d1 30a8 	ldr.w	r3, [r1, #168]	; 0xa8
 8003474:	431c      	orrs	r4, r3
 8003476:	f8c1 40a8 	str.w	r4, [r1, #168]	; 0xa8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800347a:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800347c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800347e:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003480:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8003484:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8003488:	4618      	mov	r0, r3
}
 800348a:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800348c:	4b0d      	ldr	r3, [pc, #52]	; (80034c4 <HAL_DMA_Init+0xd0>)
 800348e:	440b      	add	r3, r1
 8003490:	fbb3 f3f4 	udiv	r3, r3, r4
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003498:	4b0b      	ldr	r3, [pc, #44]	; (80034c8 <HAL_DMA_Init+0xd4>)
 800349a:	e7bc      	b.n	8003416 <HAL_DMA_Init+0x22>
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800349c:	f8d2 14a8 	ldr.w	r1, [r2, #1192]	; 0x4a8
 80034a0:	400b      	ands	r3, r1
 80034a2:	f8c2 34a8 	str.w	r3, [r2, #1192]	; 0x4a8
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034a6:	f8d2 34a8 	ldr.w	r3, [r2, #1192]	; 0x4a8
 80034aa:	431c      	orrs	r4, r3
 80034ac:	f8c2 44a8 	str.w	r4, [r2, #1192]	; 0x4a8
 80034b0:	e7e3      	b.n	800347a <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 80034b2:	2001      	movs	r0, #1
 80034b4:	e7e9      	b.n	800348a <HAL_DMA_Init+0x96>
 80034b6:	bf00      	nop
 80034b8:	40020407 	.word	0x40020407
 80034bc:	bffdfff8 	.word	0xbffdfff8
 80034c0:	40020000 	.word	0x40020000
 80034c4:	bffdfbf8 	.word	0xbffdfbf8
 80034c8:	40020400 	.word	0x40020400

080034cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034cc:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80034ce:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 80034d2:	2c01      	cmp	r4, #1
 80034d4:	d037      	beq.n	8003546 <HAL_DMA_Start_IT+0x7a>
 80034d6:	2401      	movs	r4, #1
 80034d8:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80034dc:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 80034e0:	2c01      	cmp	r4, #1
 80034e2:	b2e5      	uxtb	r5, r4
 80034e4:	f04f 0600 	mov.w	r6, #0
 80034e8:	f04f 0402 	mov.w	r4, #2
 80034ec:	d129      	bne.n	8003542 <HAL_DMA_Start_IT+0x76>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034ee:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80034f2:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034f4:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80034f6:	6826      	ldr	r6, [r4, #0]
 80034f8:	f026 0601 	bic.w	r6, r6, #1
 80034fc:	6026      	str	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034fe:	e9d0 6710 	ldrd	r6, r7, [r0, #64]	; 0x40
 8003502:	f007 071c 	and.w	r7, r7, #28
 8003506:	40bd      	lsls	r5, r7
 8003508:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800350a:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800350c:	6883      	ldr	r3, [r0, #8]
 800350e:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8003510:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003512:	bf0b      	itete	eq
 8003514:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003516:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003518:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800351a:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 800351c:	b14b      	cbz	r3, 8003532 <HAL_DMA_Start_IT+0x66>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800351e:	6823      	ldr	r3, [r4, #0]
 8003520:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003524:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800352e:	2000      	movs	r0, #0
}
 8003530:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003532:	6823      	ldr	r3, [r4, #0]
 8003534:	f023 0304 	bic.w	r3, r3, #4
 8003538:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800353a:	6823      	ldr	r3, [r4, #0]
 800353c:	f043 030a 	orr.w	r3, r3, #10
 8003540:	e7f0      	b.n	8003524 <HAL_DMA_Start_IT+0x58>
    __HAL_UNLOCK(hdma);
 8003542:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 8003546:	2002      	movs	r0, #2
 8003548:	e7f2      	b.n	8003530 <HAL_DMA_Start_IT+0x64>

0800354a <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800354a:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800354e:	2b02      	cmp	r3, #2
 8003550:	d006      	beq.n	8003560 <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003552:	2304      	movs	r3, #4
 8003554:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8003556:	2300      	movs	r3, #0
 8003558:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 800355c:	2001      	movs	r0, #1
 800355e:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003560:	6803      	ldr	r3, [r0, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	f022 020e 	bic.w	r2, r2, #14
 8003568:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	f022 0201 	bic.w	r2, r2, #1
 8003570:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003572:	e9d0 1310 	ldrd	r1, r3, [r0, #64]	; 0x40
 8003576:	2201      	movs	r2, #1
 8003578:	f003 031c 	and.w	r3, r3, #28
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003582:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003584:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003588:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return status;
 800358c:	4618      	mov	r0, r3
}
 800358e:	4770      	bx	lr

08003590 <HAL_DMA_Abort_IT>:
{
 8003590:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003592:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8003596:	2a02      	cmp	r2, #2
 8003598:	d003      	beq.n	80035a2 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800359a:	2204      	movs	r2, #4
 800359c:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 800359e:	2001      	movs	r0, #1
}
 80035a0:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035a2:	6802      	ldr	r2, [r0, #0]
    if(hdma->XferAbortCallback != NULL)
 80035a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035a6:	6811      	ldr	r1, [r2, #0]
 80035a8:	f021 010e 	bic.w	r1, r1, #14
 80035ac:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80035ae:	6811      	ldr	r1, [r2, #0]
 80035b0:	f021 0101 	bic.w	r1, r1, #1
 80035b4:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035b6:	e9d0 4210 	ldrd	r4, r2, [r0, #64]	; 0x40
 80035ba:	2101      	movs	r1, #1
 80035bc:	f002 021c 	and.w	r2, r2, #28
 80035c0:	fa01 f202 	lsl.w	r2, r1, r2
 80035c4:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 80035c6:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 80035c8:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80035cc:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 80035d0:	b113      	cbz	r3, 80035d8 <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 80035d2:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80035d4:	4620      	mov	r0, r4
 80035d6:	e7e3      	b.n	80035a0 <HAL_DMA_Abort_IT+0x10>
 80035d8:	4618      	mov	r0, r3
 80035da:	e7e1      	b.n	80035a0 <HAL_DMA_Abort_IT+0x10>

080035dc <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035dc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80035de:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 80035e0:	6803      	ldr	r3, [r0, #0]
{
 80035e2:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80035e4:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035e8:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80035ea:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80035ec:	2404      	movs	r4, #4
 80035ee:	4094      	lsls	r4, r2
 80035f0:	4234      	tst	r4, r6
 80035f2:	d00e      	beq.n	8003612 <HAL_DMA_IRQHandler+0x36>
 80035f4:	f015 0f04 	tst.w	r5, #4
 80035f8:	d00b      	beq.n	8003612 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035fe:	bf5e      	ittt	pl
 8003600:	681a      	ldrpl	r2, [r3, #0]
 8003602:	f022 0204 	bicpl.w	r2, r2, #4
 8003606:	601a      	strpl	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003608:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800360a:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 800360c:	b373      	cbz	r3, 800366c <HAL_DMA_IRQHandler+0x90>
}
 800360e:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003610:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003612:	2402      	movs	r4, #2
 8003614:	4094      	lsls	r4, r2
 8003616:	4234      	tst	r4, r6
 8003618:	d012      	beq.n	8003640 <HAL_DMA_IRQHandler+0x64>
 800361a:	f015 0f02 	tst.w	r5, #2
 800361e:	d00f      	beq.n	8003640 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	0695      	lsls	r5, r2, #26
 8003624:	d406      	bmi.n	8003634 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	f022 020a 	bic.w	r2, r2, #10
 800362c:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800362e:	2301      	movs	r3, #1
 8003630:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003634:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003636:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003638:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 800363c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800363e:	e7e5      	b.n	800360c <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003640:	2408      	movs	r4, #8
 8003642:	4094      	lsls	r4, r2
 8003644:	4234      	tst	r4, r6
 8003646:	d011      	beq.n	800366c <HAL_DMA_IRQHandler+0x90>
 8003648:	072c      	lsls	r4, r5, #28
 800364a:	d50f      	bpl.n	800366c <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800364c:	681c      	ldr	r4, [r3, #0]
 800364e:	f024 040e 	bic.w	r4, r4, #14
 8003652:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003654:	2301      	movs	r3, #1
 8003656:	fa03 f202 	lsl.w	r2, r3, r2
 800365a:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800365c:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800365e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003662:	2300      	movs	r3, #0
 8003664:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8003668:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800366a:	e7cf      	b.n	800360c <HAL_DMA_IRQHandler+0x30>
}
 800366c:	bc70      	pop	{r4, r5, r6}
 800366e:	4770      	bx	lr

08003670 <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003670:	4a09      	ldr	r2, [pc, #36]	; (8003698 <FLASH_Program_Fast+0x28>)
 8003672:	6953      	ldr	r3, [r2, #20]
 8003674:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
{
 8003678:	b510      	push	{r4, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800367a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800367c:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003680:	b672      	cpsid	i
}
 8003682:	2300      	movs	r3, #0
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8003684:	58cc      	ldr	r4, [r1, r3]
 8003686:	50c4      	str	r4, [r0, r3]
    dest_addr++;
    src_addr++;
    row_index--;
  } while (row_index != 0U);
 8003688:	3304      	adds	r3, #4
 800368a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800368e:	d1f9      	bne.n	8003684 <FLASH_Program_Fast+0x14>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003690:	f382 8810 	msr	PRIMASK, r2

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8003694:	bd10      	pop	{r4, pc}
 8003696:	bf00      	nop
 8003698:	40022000 	.word	0x40022000

0800369c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800369c:	4b06      	ldr	r3, [pc, #24]	; (80036b8 <HAL_FLASH_Unlock+0x1c>)
 800369e:	695a      	ldr	r2, [r3, #20]
 80036a0:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80036a2:	bfbf      	itttt	lt
 80036a4:	4a05      	ldrlt	r2, [pc, #20]	; (80036bc <HAL_FLASH_Unlock+0x20>)
 80036a6:	609a      	strlt	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80036a8:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 80036ac:	609a      	strlt	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80036ae:	bfba      	itte	lt
 80036b0:	6958      	ldrlt	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 80036b2:	0fc0      	lsrlt	r0, r0, #31
 80036b4:	2000      	movge	r0, #0
}
 80036b6:	4770      	bx	lr
 80036b8:	40022000 	.word	0x40022000
 80036bc:	45670123 	.word	0x45670123

080036c0 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80036c0:	4a03      	ldr	r2, [pc, #12]	; (80036d0 <HAL_FLASH_Lock+0x10>)
 80036c2:	6953      	ldr	r3, [r2, #20]
 80036c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80036c8:	6153      	str	r3, [r2, #20]
}
 80036ca:	2000      	movs	r0, #0
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	40022000 	.word	0x40022000

080036d4 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 80036d4:	4b01      	ldr	r3, [pc, #4]	; (80036dc <HAL_FLASH_GetError+0x8>)
 80036d6:	6858      	ldr	r0, [r3, #4]
}
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	2000001c 	.word	0x2000001c

080036e0 <FLASH_WaitForLastOperation>:
{
 80036e0:	b570      	push	{r4, r5, r6, lr}
 80036e2:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80036e4:	f7fe ff6c 	bl	80025c0 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80036e8:	4c10      	ldr	r4, [pc, #64]	; (800372c <FLASH_WaitForLastOperation+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 80036ea:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80036ec:	6923      	ldr	r3, [r4, #16]
 80036ee:	03db      	lsls	r3, r3, #15
 80036f0:	d40a      	bmi.n	8003708 <FLASH_WaitForLastOperation+0x28>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80036f2:	6920      	ldr	r0, [r4, #16]
 80036f4:	4a0e      	ldr	r2, [pc, #56]	; (8003730 <FLASH_WaitForLastOperation+0x50>)
  if(error != 0u)
 80036f6:	4002      	ands	r2, r0
 80036f8:	d00f      	beq.n	800371a <FLASH_WaitForLastOperation+0x3a>
    pFlash.ErrorCode |= error;
 80036fa:	490e      	ldr	r1, [pc, #56]	; (8003734 <FLASH_WaitForLastOperation+0x54>)
 80036fc:	684b      	ldr	r3, [r1, #4]
 80036fe:	4313      	orrs	r3, r2
 8003700:	604b      	str	r3, [r1, #4]
    return HAL_ERROR;
 8003702:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8003704:	6122      	str	r2, [r4, #16]
}
 8003706:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003708:	1c6a      	adds	r2, r5, #1
 800370a:	d0ef      	beq.n	80036ec <FLASH_WaitForLastOperation+0xc>
      if((HAL_GetTick() - tickstart) >= Timeout)
 800370c:	f7fe ff58 	bl	80025c0 <HAL_GetTick>
 8003710:	1b80      	subs	r0, r0, r6
 8003712:	42a8      	cmp	r0, r5
 8003714:	d3ea      	bcc.n	80036ec <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8003716:	2003      	movs	r0, #3
 8003718:	e7f5      	b.n	8003706 <FLASH_WaitForLastOperation+0x26>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800371a:	6920      	ldr	r0, [r4, #16]
 800371c:	f010 0001 	ands.w	r0, r0, #1
 8003720:	d0f1      	beq.n	8003706 <FLASH_WaitForLastOperation+0x26>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003722:	2301      	movs	r3, #1
 8003724:	6123      	str	r3, [r4, #16]
 8003726:	4610      	mov	r0, r2
 8003728:	e7ed      	b.n	8003706 <FLASH_WaitForLastOperation+0x26>
 800372a:	bf00      	nop
 800372c:	40022000 	.word	0x40022000
 8003730:	0002c3fa 	.word	0x0002c3fa
 8003734:	2000001c 	.word	0x2000001c

08003738 <HAL_FLASH_Program>:
{
 8003738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800373c:	4c25      	ldr	r4, [pc, #148]	; (80037d4 <HAL_FLASH_Program+0x9c>)
{
 800373e:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 8003740:	7823      	ldrb	r3, [r4, #0]
 8003742:	2b01      	cmp	r3, #1
{
 8003744:	4606      	mov	r6, r0
 8003746:	460f      	mov	r7, r1
 8003748:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 800374a:	d041      	beq.n	80037d0 <HAL_FLASH_Program+0x98>
 800374c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800374e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8003752:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003754:	f7ff ffc4 	bl	80036e0 <FLASH_WaitForLastOperation>
 8003758:	4605      	mov	r5, r0
  if(status == HAL_OK)
 800375a:	bb30      	cbnz	r0, 80037aa <HAL_FLASH_Program+0x72>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800375c:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800375e:	481e      	ldr	r0, [pc, #120]	; (80037d8 <HAL_FLASH_Program+0xa0>)
 8003760:	6802      	ldr	r2, [r0, #0]
 8003762:	f412 6280 	ands.w	r2, r2, #1024	; 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003766:	bf17      	itett	ne
 8003768:	6803      	ldrne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800376a:	7722      	strbeq	r2, [r4, #28]
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800376c:	f423 6380 	bicne.w	r3, r3, #1024	; 0x400
 8003770:	6003      	strne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003772:	bf1c      	itt	ne
 8003774:	2302      	movne	r3, #2
 8003776:	7723      	strbne	r3, [r4, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8003778:	b9e6      	cbnz	r6, 80037b4 <HAL_FLASH_Program+0x7c>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800377a:	6943      	ldr	r3, [r0, #20]
 800377c:	f043 0301 	orr.w	r3, r3, #1
 8003780:	6143      	str	r3, [r0, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003782:	f8c7 8000 	str.w	r8, [r7]
  __ASM volatile ("isb 0xF":::"memory");
 8003786:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 800378a:	2601      	movs	r6, #1
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800378c:	f8c7 9004 	str.w	r9, [r7, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003790:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003794:	f7ff ffa4 	bl	80036e0 <FLASH_WaitForLastOperation>
 8003798:	4605      	mov	r5, r0
    if (prog_bit != 0U)
 800379a:	b126      	cbz	r6, 80037a6 <HAL_FLASH_Program+0x6e>
      CLEAR_BIT(FLASH->CR, prog_bit);
 800379c:	4a0e      	ldr	r2, [pc, #56]	; (80037d8 <HAL_FLASH_Program+0xa0>)
 800379e:	6953      	ldr	r3, [r2, #20]
 80037a0:	ea23 0606 	bic.w	r6, r3, r6
 80037a4:	6156      	str	r6, [r2, #20]
    FLASH_FlushCaches();
 80037a6:	f000 f83d 	bl	8003824 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80037aa:	2300      	movs	r3, #0
 80037ac:	7023      	strb	r3, [r4, #0]
}
 80037ae:	4628      	mov	r0, r5
 80037b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80037b4:	1e73      	subs	r3, r6, #1
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d901      	bls.n	80037be <HAL_FLASH_Program+0x86>
  uint32_t prog_bit = 0;
 80037ba:	2600      	movs	r6, #0
 80037bc:	e7e8      	b.n	8003790 <HAL_FLASH_Program+0x58>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80037be:	4641      	mov	r1, r8
 80037c0:	4638      	mov	r0, r7
 80037c2:	f7ff ff55 	bl	8003670 <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80037c6:	2e02      	cmp	r6, #2
 80037c8:	d1f7      	bne.n	80037ba <HAL_FLASH_Program+0x82>
        prog_bit = FLASH_CR_FSTPG;
 80037ca:	f44f 2680 	mov.w	r6, #262144	; 0x40000
 80037ce:	e7df      	b.n	8003790 <HAL_FLASH_Program+0x58>
  __HAL_LOCK(&pFlash);
 80037d0:	2502      	movs	r5, #2
 80037d2:	e7ec      	b.n	80037ae <HAL_FLASH_Program+0x76>
 80037d4:	2000001c 	.word	0x2000001c
 80037d8:	40022000 	.word	0x40022000

080037dc <FLASH_MassErase>:
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80037dc:	4b06      	ldr	r3, [pc, #24]	; (80037f8 <FLASH_MassErase+0x1c>)
 80037de:	f010 0f01 	tst.w	r0, #1
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80037e2:	bf1e      	ittt	ne
 80037e4:	695a      	ldrne	r2, [r3, #20]
 80037e6:	f042 0204 	orrne.w	r2, r2, #4
 80037ea:	615a      	strne	r2, [r3, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80037ec:	695a      	ldr	r2, [r3, #20]
 80037ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80037f2:	615a      	str	r2, [r3, #20]
}
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	40022000 	.word	0x40022000

080037fc <FLASH_PageErase>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80037fc:	4b08      	ldr	r3, [pc, #32]	; (8003820 <FLASH_PageErase+0x24>)
 80037fe:	695a      	ldr	r2, [r3, #20]
 8003800:	00c0      	lsls	r0, r0, #3
 8003802:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 8003806:	f400 60ff 	and.w	r0, r0, #2040	; 0x7f8
 800380a:	4310      	orrs	r0, r2
 800380c:	6158      	str	r0, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800380e:	695a      	ldr	r2, [r3, #20]
 8003810:	f042 0202 	orr.w	r2, r2, #2
 8003814:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003816:	695a      	ldr	r2, [r3, #20]
 8003818:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800381c:	615a      	str	r2, [r3, #20]
}
 800381e:	4770      	bx	lr
 8003820:	40022000 	.word	0x40022000

08003824 <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8003824:	4815      	ldr	r0, [pc, #84]	; (800387c <FLASH_FlushCaches+0x58>)
 8003826:	7f03      	ldrb	r3, [r0, #28]
 8003828:	b2da      	uxtb	r2, r3

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800382a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 800382e:	2b01      	cmp	r3, #1
 8003830:	d110      	bne.n	8003854 <FLASH_FlushCaches+0x30>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003832:	4b13      	ldr	r3, [pc, #76]	; (8003880 <FLASH_FlushCaches+0x5c>)
 8003834:	6819      	ldr	r1, [r3, #0]
 8003836:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800383a:	6019      	str	r1, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800383c:	6819      	ldr	r1, [r3, #0]
 800383e:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8003842:	6019      	str	r1, [r3, #0]
 8003844:	6819      	ldr	r1, [r3, #0]
 8003846:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800384a:	6019      	str	r1, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800384c:	6819      	ldr	r1, [r3, #0]
 800384e:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003852:	6019      	str	r1, [r3, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8003854:	1e93      	subs	r3, r2, #2
 8003856:	2b01      	cmp	r3, #1
 8003858:	d80c      	bhi.n	8003874 <FLASH_FlushCaches+0x50>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800385a:	4b09      	ldr	r3, [pc, #36]	; (8003880 <FLASH_FlushCaches+0x5c>)
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800386a:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003872:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003874:	2300      	movs	r3, #0
 8003876:	7703      	strb	r3, [r0, #28]
}
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	2000001c 	.word	0x2000001c
 8003880:	40022000 	.word	0x40022000

08003884 <HAL_FLASHEx_Erase>:
{
 8003884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8003888:	4d31      	ldr	r5, [pc, #196]	; (8003950 <HAL_FLASHEx_Erase+0xcc>)
 800388a:	782b      	ldrb	r3, [r5, #0]
 800388c:	2b01      	cmp	r3, #1
{
 800388e:	4606      	mov	r6, r0
 8003890:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8003892:	d05a      	beq.n	800394a <HAL_FLASHEx_Erase+0xc6>
 8003894:	2701      	movs	r7, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003896:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 800389a:	702f      	strb	r7, [r5, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800389c:	f7ff ff20 	bl	80036e0 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80038a0:	4604      	mov	r4, r0
 80038a2:	bb10      	cbnz	r0, 80038ea <HAL_FLASHEx_Erase+0x66>
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80038a4:	4b2b      	ldr	r3, [pc, #172]	; (8003954 <HAL_FLASHEx_Erase+0xd0>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80038a6:	6068      	str	r0, [r5, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	f412 7f00 	tst.w	r2, #512	; 0x200
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80038ae:	681a      	ldr	r2, [r3, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80038b0:	d020      	beq.n	80038f4 <HAL_FLASHEx_Erase+0x70>
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80038b2:	0551      	lsls	r1, r2, #21
 80038b4:	d506      	bpl.n	80038c4 <HAL_FLASHEx_Erase+0x40>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038bc:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80038be:	2303      	movs	r3, #3
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80038c0:	772b      	strb	r3, [r5, #28]
 80038c2:	e000      	b.n	80038c6 <HAL_FLASHEx_Erase+0x42>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80038c4:	772f      	strb	r7, [r5, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80038c6:	6833      	ldr	r3, [r6, #0]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d11d      	bne.n	8003908 <HAL_FLASHEx_Erase+0x84>
      FLASH_MassErase(pEraseInit->Banks);
 80038cc:	6870      	ldr	r0, [r6, #4]
 80038ce:	f7ff ff85 	bl	80037dc <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038d2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80038d6:	f7ff ff03 	bl	80036e0 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80038da:	4a1e      	ldr	r2, [pc, #120]	; (8003954 <HAL_FLASHEx_Erase+0xd0>)
 80038dc:	6953      	ldr	r3, [r2, #20]
 80038de:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038e2:	4604      	mov	r4, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80038e4:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 80038e6:	f7ff ff9d 	bl	8003824 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80038ea:	2300      	movs	r3, #0
 80038ec:	702b      	strb	r3, [r5, #0]
}
 80038ee:	4620      	mov	r0, r4
 80038f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80038f4:	0552      	lsls	r2, r2, #21
 80038f6:	d505      	bpl.n	8003904 <HAL_FLASHEx_Erase+0x80>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038fe:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003900:	2302      	movs	r3, #2
 8003902:	e7dd      	b.n	80038c0 <HAL_FLASHEx_Erase+0x3c>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003904:	7728      	strb	r0, [r5, #28]
 8003906:	e7de      	b.n	80038c6 <HAL_FLASHEx_Erase+0x42>
      *PageError = 0xFFFFFFFFU;
 8003908:	f04f 33ff 	mov.w	r3, #4294967295
 800390c:	f8c8 3000 	str.w	r3, [r8]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003910:	68b7      	ldr	r7, [r6, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8003912:	f8df 9040 	ldr.w	r9, [pc, #64]	; 8003954 <HAL_FLASHEx_Erase+0xd0>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003916:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800391a:	4413      	add	r3, r2
 800391c:	42bb      	cmp	r3, r7
 800391e:	d9e2      	bls.n	80038e6 <HAL_FLASHEx_Erase+0x62>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8003920:	6871      	ldr	r1, [r6, #4]
 8003922:	4638      	mov	r0, r7
 8003924:	f7ff ff6a 	bl	80037fc <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003928:	f24c 3050 	movw	r0, #50000	; 0xc350
 800392c:	f7ff fed8 	bl	80036e0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8003930:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8003934:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8003938:	f8c9 3014 	str.w	r3, [r9, #20]
        if (status != HAL_OK)
 800393c:	b118      	cbz	r0, 8003946 <HAL_FLASHEx_Erase+0xc2>
          *PageError = page_index;
 800393e:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003942:	4604      	mov	r4, r0
          break;
 8003944:	e7cf      	b.n	80038e6 <HAL_FLASHEx_Erase+0x62>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003946:	3701      	adds	r7, #1
 8003948:	e7e5      	b.n	8003916 <HAL_FLASHEx_Erase+0x92>
  __HAL_LOCK(&pFlash);
 800394a:	2402      	movs	r4, #2
 800394c:	e7cf      	b.n	80038ee <HAL_FLASHEx_Erase+0x6a>
 800394e:	bf00      	nop
 8003950:	2000001c 	.word	0x2000001c
 8003954:	40022000 	.word	0x40022000

08003958 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800395c:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8003ad0 <HAL_GPIO_Init+0x178>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003960:	4c59      	ldr	r4, [pc, #356]	; (8003ac8 <HAL_GPIO_Init+0x170>)
  uint32_t position = 0x00u;
 8003962:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003964:	680a      	ldr	r2, [r1, #0]
 8003966:	fa32 f503 	lsrs.w	r5, r2, r3
 800396a:	d102      	bne.n	8003972 <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 800396c:	b003      	add	sp, #12
 800396e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003972:	2501      	movs	r5, #1
 8003974:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8003978:	ea18 0202 	ands.w	r2, r8, r2
 800397c:	f000 809c 	beq.w	8003ab8 <HAL_GPIO_Init+0x160>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003980:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003982:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003984:	f006 0503 	and.w	r5, r6, #3
 8003988:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800398c:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003990:	1e6f      	subs	r7, r5, #1
 8003992:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003994:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003998:	d834      	bhi.n	8003a04 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 800399a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800399c:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039a0:	68cf      	ldr	r7, [r1, #12]
 80039a2:	fa07 f70e 	lsl.w	r7, r7, lr
 80039a6:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 80039aa:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80039ac:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039ae:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039b2:	f3c6 1700 	ubfx	r7, r6, #4, #1
 80039b6:	409f      	lsls	r7, r3
 80039b8:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 80039bc:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80039be:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039c0:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039c4:	688f      	ldr	r7, [r1, #8]
 80039c6:	fa07 f70e 	lsl.w	r7, r7, lr
 80039ca:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039ce:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 80039d0:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039d2:	d119      	bne.n	8003a08 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 80039d4:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 80039d8:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039dc:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80039e0:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039e4:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80039e8:	f04f 0b0f 	mov.w	fp, #15
 80039ec:	fa0b fb0a 	lsl.w	fp, fp, sl
 80039f0:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80039f4:	690f      	ldr	r7, [r1, #16]
 80039f6:	fa07 f70a 	lsl.w	r7, r7, sl
 80039fa:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 80039fe:	f8c8 7020 	str.w	r7, [r8, #32]
 8003a02:	e001      	b.n	8003a08 <HAL_GPIO_Init+0xb0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a04:	2d03      	cmp	r5, #3
 8003a06:	d1da      	bne.n	80039be <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 8003a08:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a0a:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a0e:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a12:	432f      	orrs	r7, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a14:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      GPIOx->MODER = temp;
 8003a18:	6007      	str	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a1a:	d04d      	beq.n	8003ab8 <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a1c:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8003a20:	f045 0501 	orr.w	r5, r5, #1
 8003a24:	f8c9 5060 	str.w	r5, [r9, #96]	; 0x60
 8003a28:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8003a2c:	f023 0703 	bic.w	r7, r3, #3
 8003a30:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8003a34:	f005 0501 	and.w	r5, r5, #1
 8003a38:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8003a3c:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a3e:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a42:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003a44:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a46:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003a4a:	f04f 0e0f 	mov.w	lr, #15
 8003a4e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a52:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a56:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a5a:	d02f      	beq.n	8003abc <HAL_GPIO_Init+0x164>
 8003a5c:	4d1b      	ldr	r5, [pc, #108]	; (8003acc <HAL_GPIO_Init+0x174>)
 8003a5e:	42a8      	cmp	r0, r5
 8003a60:	d02e      	beq.n	8003ac0 <HAL_GPIO_Init+0x168>
 8003a62:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003a66:	42a8      	cmp	r0, r5
 8003a68:	d02c      	beq.n	8003ac4 <HAL_GPIO_Init+0x16c>
 8003a6a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003a6e:	42a8      	cmp	r0, r5
 8003a70:	bf0c      	ite	eq
 8003a72:	2503      	moveq	r5, #3
 8003a74:	2507      	movne	r5, #7
 8003a76:	fa05 f50c 	lsl.w	r5, r5, ip
 8003a7a:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a7e:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 8003a80:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8003a82:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a84:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8003a88:	bf0c      	ite	eq
 8003a8a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003a8c:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 8003a8e:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8003a90:	68e5      	ldr	r5, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a92:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 8003a96:	bf0c      	ite	eq
 8003a98:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003a9a:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 8003a9c:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR1;
 8003a9e:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003aa0:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 8003aa4:	bf0c      	ite	eq
 8003aa6:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003aa8:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 8003aaa:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 8003aac:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003aae:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8003ab0:	bf54      	ite	pl
 8003ab2:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8003ab4:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 8003ab6:	6025      	str	r5, [r4, #0]
    position++;
 8003ab8:	3301      	adds	r3, #1
 8003aba:	e753      	b.n	8003964 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003abc:	2500      	movs	r5, #0
 8003abe:	e7da      	b.n	8003a76 <HAL_GPIO_Init+0x11e>
 8003ac0:	2501      	movs	r5, #1
 8003ac2:	e7d8      	b.n	8003a76 <HAL_GPIO_Init+0x11e>
 8003ac4:	2502      	movs	r5, #2
 8003ac6:	e7d6      	b.n	8003a76 <HAL_GPIO_Init+0x11e>
 8003ac8:	40010400 	.word	0x40010400
 8003acc:	48000400 	.word	0x48000400
 8003ad0:	40021000 	.word	0x40021000

08003ad4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003ad4:	6903      	ldr	r3, [r0, #16]
 8003ad6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003ad8:	bf14      	ite	ne
 8003ada:	2001      	movne	r0, #1
 8003adc:	2000      	moveq	r0, #0
 8003ade:	4770      	bx	lr

08003ae0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ae0:	b10a      	cbz	r2, 8003ae6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003ae2:	6181      	str	r1, [r0, #24]
 8003ae4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ae6:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8003ae8:	4770      	bx	lr
	...

08003aec <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aec:	4a02      	ldr	r2, [pc, #8]	; (8003af8 <HAL_PWR_EnableBkUpAccess+0xc>)
 8003aee:	6813      	ldr	r3, [r2, #0]
 8003af0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003af4:	6013      	str	r3, [r2, #0]
}
 8003af6:	4770      	bx	lr
 8003af8:	40007000 	.word	0x40007000

08003afc <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003afc:	4b02      	ldr	r3, [pc, #8]	; (8003b08 <HAL_PWREx_GetVoltageRange+0xc>)
 8003afe:	6818      	ldr	r0, [r3, #0]
#endif
}
 8003b00:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	40007000 	.word	0x40007000

08003b0c <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b0c:	4a17      	ldr	r2, [pc, #92]	; (8003b6c <HAL_PWREx_ControlVoltageScaling+0x60>)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b0e:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b10:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b18:	d11d      	bne.n	8003b56 <HAL_PWREx_ControlVoltageScaling+0x4a>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b1e:	d101      	bne.n	8003b24 <HAL_PWREx_ControlVoltageScaling+0x18>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b20:	2000      	movs	r0, #0
 8003b22:	4770      	bx	lr
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b24:	6813      	ldr	r3, [r2, #0]
 8003b26:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b2e:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b30:	4b0f      	ldr	r3, [pc, #60]	; (8003b70 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2132      	movs	r1, #50	; 0x32
 8003b36:	434b      	muls	r3, r1
 8003b38:	490e      	ldr	r1, [pc, #56]	; (8003b74 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8003b3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b3e:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b40:	6951      	ldr	r1, [r2, #20]
 8003b42:	0549      	lsls	r1, r1, #21
 8003b44:	d500      	bpl.n	8003b48 <HAL_PWREx_ControlVoltageScaling+0x3c>
 8003b46:	b923      	cbnz	r3, 8003b52 <HAL_PWREx_ControlVoltageScaling+0x46>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b48:	6953      	ldr	r3, [r2, #20]
 8003b4a:	055b      	lsls	r3, r3, #21
 8003b4c:	d5e8      	bpl.n	8003b20 <HAL_PWREx_ControlVoltageScaling+0x14>
        return HAL_TIMEOUT;
 8003b4e:	2003      	movs	r0, #3
}
 8003b50:	4770      	bx	lr
        wait_loop_index--;
 8003b52:	3b01      	subs	r3, #1
 8003b54:	e7f4      	b.n	8003b40 <HAL_PWREx_ControlVoltageScaling+0x34>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b5a:	bf1f      	itttt	ne
 8003b5c:	6813      	ldrne	r3, [r2, #0]
 8003b5e:	f423 63c0 	bicne.w	r3, r3, #1536	; 0x600
 8003b62:	f443 6380 	orrne.w	r3, r3, #1024	; 0x400
 8003b66:	6013      	strne	r3, [r2, #0]
 8003b68:	e7da      	b.n	8003b20 <HAL_PWREx_ControlVoltageScaling+0x14>
 8003b6a:	bf00      	nop
 8003b6c:	40007000 	.word	0x40007000
 8003b70:	20000010 	.word	0x20000010
 8003b74:	000f4240 	.word	0x000f4240

08003b78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b78:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b7a:	4d1e      	ldr	r5, [pc, #120]	; (8003bf4 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8003b7c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003b7e:	00da      	lsls	r2, r3, #3
{
 8003b80:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b82:	d518      	bpl.n	8003bb6 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b84:	f7ff ffba 	bl	8003afc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b88:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003b8c:	d123      	bne.n	8003bd6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003b8e:	2c80      	cmp	r4, #128	; 0x80
 8003b90:	d929      	bls.n	8003be6 <RCC_SetFlashLatencyFromMSIRange+0x6e>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b92:	2ca0      	cmp	r4, #160	; 0xa0
 8003b94:	bf8c      	ite	hi
 8003b96:	2002      	movhi	r0, #2
 8003b98:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b9a:	4a17      	ldr	r2, [pc, #92]	; (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8003b9c:	6813      	ldr	r3, [r2, #0]
 8003b9e:	f023 0307 	bic.w	r3, r3, #7
 8003ba2:	4303      	orrs	r3, r0
 8003ba4:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ba6:	6813      	ldr	r3, [r2, #0]
 8003ba8:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8003bac:	1a18      	subs	r0, r3, r0
 8003bae:	bf18      	it	ne
 8003bb0:	2001      	movne	r0, #1
 8003bb2:	b003      	add	sp, #12
 8003bb4:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bb6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bbc:	65ab      	str	r3, [r5, #88]	; 0x58
 8003bbe:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bc4:	9301      	str	r3, [sp, #4]
 8003bc6:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8003bc8:	f7ff ff98 	bl	8003afc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8003bcc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bd2:	65ab      	str	r3, [r5, #88]	; 0x58
 8003bd4:	e7d8      	b.n	8003b88 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8003bd6:	2c80      	cmp	r4, #128	; 0x80
 8003bd8:	d807      	bhi.n	8003bea <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8003bda:	d008      	beq.n	8003bee <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8003bdc:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8003be0:	4258      	negs	r0, r3
 8003be2:	4158      	adcs	r0, r3
 8003be4:	e7d9      	b.n	8003b9a <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003be6:	2000      	movs	r0, #0
 8003be8:	e7d7      	b.n	8003b9a <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8003bea:	2003      	movs	r0, #3
 8003bec:	e7d5      	b.n	8003b9a <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bee:	2002      	movs	r0, #2
 8003bf0:	e7d3      	b.n	8003b9a <RCC_SetFlashLatencyFromMSIRange+0x22>
 8003bf2:	bf00      	nop
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	40022000 	.word	0x40022000

08003bfc <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bfc:	4b22      	ldr	r3, [pc, #136]	; (8003c88 <HAL_RCC_GetSysClockFreq+0x8c>)
 8003bfe:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c00:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c02:	f012 020c 	ands.w	r2, r2, #12
 8003c06:	d005      	beq.n	8003c14 <HAL_RCC_GetSysClockFreq+0x18>
 8003c08:	2a0c      	cmp	r2, #12
 8003c0a:	d115      	bne.n	8003c38 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c0c:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c10:	2901      	cmp	r1, #1
 8003c12:	d118      	bne.n	8003c46 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c14:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8003c16:	481d      	ldr	r0, [pc, #116]	; (8003c8c <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c18:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c1a:	bf55      	itete	pl
 8003c1c:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c20:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c22:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c26:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8003c2a:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c2e:	b34a      	cbz	r2, 8003c84 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c30:	2a0c      	cmp	r2, #12
 8003c32:	d009      	beq.n	8003c48 <HAL_RCC_GetSysClockFreq+0x4c>
 8003c34:	2000      	movs	r0, #0
  return sysclockfreq;
 8003c36:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c38:	2a04      	cmp	r2, #4
 8003c3a:	d022      	beq.n	8003c82 <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c3c:	2a08      	cmp	r2, #8
 8003c3e:	4814      	ldr	r0, [pc, #80]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c40:	bf18      	it	ne
 8003c42:	2000      	movne	r0, #0
 8003c44:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c46:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c48:	68da      	ldr	r2, [r3, #12]
 8003c4a:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8003c4e:	2a02      	cmp	r2, #2
 8003c50:	d015      	beq.n	8003c7e <HAL_RCC_GetSysClockFreq+0x82>
 8003c52:	490f      	ldr	r1, [pc, #60]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c54:	2a03      	cmp	r2, #3
 8003c56:	bf08      	it	eq
 8003c58:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c5a:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8003c62:	4342      	muls	r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c64:	68d8      	ldr	r0, [r3, #12]
 8003c66:	f3c0 6041 	ubfx	r0, r0, #25, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c6a:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c6e:	3001      	adds	r0, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c70:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c72:	0040      	lsls	r0, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c74:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8003c78:	fbb2 f0f0 	udiv	r0, r2, r0
 8003c7c:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8003c7e:	4805      	ldr	r0, [pc, #20]	; (8003c94 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c80:	e7eb      	b.n	8003c5a <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8003c82:	4804      	ldr	r0, [pc, #16]	; (8003c94 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	0800b574 	.word	0x0800b574
 8003c90:	007a1200 	.word	0x007a1200
 8003c94:	00f42400 	.word	0x00f42400

08003c98 <HAL_RCC_OscConfig>:
{
 8003c98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8003c9c:	4605      	mov	r5, r0
 8003c9e:	b918      	cbnz	r0, 8003ca8 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8003ca0:	2001      	movs	r0, #1
}
 8003ca2:	b003      	add	sp, #12
 8003ca4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ca8:	4c94      	ldr	r4, [pc, #592]	; (8003efc <HAL_RCC_OscConfig+0x264>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003caa:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cac:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cae:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003cb0:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cb2:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cb6:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003cba:	d53d      	bpl.n	8003d38 <HAL_RCC_OscConfig+0xa0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cbc:	b11e      	cbz	r6, 8003cc6 <HAL_RCC_OscConfig+0x2e>
 8003cbe:	2e0c      	cmp	r6, #12
 8003cc0:	d16a      	bne.n	8003d98 <HAL_RCC_OscConfig+0x100>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003cc2:	2f01      	cmp	r7, #1
 8003cc4:	d168      	bne.n	8003d98 <HAL_RCC_OscConfig+0x100>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cc6:	6823      	ldr	r3, [r4, #0]
 8003cc8:	0798      	lsls	r0, r3, #30
 8003cca:	d502      	bpl.n	8003cd2 <HAL_RCC_OscConfig+0x3a>
 8003ccc:	69eb      	ldr	r3, [r5, #28]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0e6      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003cd2:	6823      	ldr	r3, [r4, #0]
 8003cd4:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003cd6:	0719      	lsls	r1, r3, #28
 8003cd8:	bf56      	itet	pl
 8003cda:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8003cde:	6823      	ldrmi	r3, [r4, #0]
 8003ce0:	091b      	lsrpl	r3, r3, #4
 8003ce2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ce6:	4298      	cmp	r0, r3
 8003ce8:	d93f      	bls.n	8003d6a <HAL_RCC_OscConfig+0xd2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003cea:	f7ff ff45 	bl	8003b78 <RCC_SetFlashLatencyFromMSIRange>
 8003cee:	2800      	cmp	r0, #0
 8003cf0:	d1d6      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cf2:	6823      	ldr	r3, [r4, #0]
 8003cf4:	f043 0308 	orr.w	r3, r3, #8
 8003cf8:	6023      	str	r3, [r4, #0]
 8003cfa:	6823      	ldr	r3, [r4, #0]
 8003cfc:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003cfe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d02:	4313      	orrs	r3, r2
 8003d04:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d06:	6863      	ldr	r3, [r4, #4]
 8003d08:	6a2a      	ldr	r2, [r5, #32]
 8003d0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d0e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003d12:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d14:	f7ff ff72 	bl	8003bfc <HAL_RCC_GetSysClockFreq>
 8003d18:	68a3      	ldr	r3, [r4, #8]
 8003d1a:	4a79      	ldr	r2, [pc, #484]	; (8003f00 <HAL_RCC_OscConfig+0x268>)
 8003d1c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003d20:	5cd3      	ldrb	r3, [r2, r3]
 8003d22:	f003 031f 	and.w	r3, r3, #31
 8003d26:	40d8      	lsrs	r0, r3
 8003d28:	4b76      	ldr	r3, [pc, #472]	; (8003f04 <HAL_RCC_OscConfig+0x26c>)
 8003d2a:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8003d2c:	4b76      	ldr	r3, [pc, #472]	; (8003f08 <HAL_RCC_OscConfig+0x270>)
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	f7fe fc04 	bl	800253c <HAL_InitTick>
        if(status != HAL_OK)
 8003d34:	2800      	cmp	r0, #0
 8003d36:	d1b4      	bne.n	8003ca2 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d38:	682b      	ldr	r3, [r5, #0]
 8003d3a:	07d8      	lsls	r0, r3, #31
 8003d3c:	d463      	bmi.n	8003e06 <HAL_RCC_OscConfig+0x16e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d3e:	682b      	ldr	r3, [r5, #0]
 8003d40:	0799      	lsls	r1, r3, #30
 8003d42:	f100 80a2 	bmi.w	8003e8a <HAL_RCC_OscConfig+0x1f2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d46:	682b      	ldr	r3, [r5, #0]
 8003d48:	0718      	lsls	r0, r3, #28
 8003d4a:	f100 80df 	bmi.w	8003f0c <HAL_RCC_OscConfig+0x274>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d4e:	682b      	ldr	r3, [r5, #0]
 8003d50:	0759      	lsls	r1, r3, #29
 8003d52:	f100 812f 	bmi.w	8003fb4 <HAL_RCC_OscConfig+0x31c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d56:	682b      	ldr	r3, [r5, #0]
 8003d58:	0699      	lsls	r1, r3, #26
 8003d5a:	f100 81ab 	bmi.w	80040b4 <HAL_RCC_OscConfig+0x41c>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d5e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f040 81d1 	bne.w	8004108 <HAL_RCC_OscConfig+0x470>
  return HAL_OK;
 8003d66:	2000      	movs	r0, #0
 8003d68:	e79b      	b.n	8003ca2 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d6a:	6823      	ldr	r3, [r4, #0]
 8003d6c:	f043 0308 	orr.w	r3, r3, #8
 8003d70:	6023      	str	r3, [r4, #0]
 8003d72:	6823      	ldr	r3, [r4, #0]
 8003d74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d78:	4303      	orrs	r3, r0
 8003d7a:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d7c:	6863      	ldr	r3, [r4, #4]
 8003d7e:	6a2a      	ldr	r2, [r5, #32]
 8003d80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d84:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003d88:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d8a:	2e00      	cmp	r6, #0
 8003d8c:	d1c2      	bne.n	8003d14 <HAL_RCC_OscConfig+0x7c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d8e:	f7ff fef3 	bl	8003b78 <RCC_SetFlashLatencyFromMSIRange>
 8003d92:	2800      	cmp	r0, #0
 8003d94:	d0be      	beq.n	8003d14 <HAL_RCC_OscConfig+0x7c>
 8003d96:	e783      	b.n	8003ca0 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d98:	69eb      	ldr	r3, [r5, #28]
 8003d9a:	b31b      	cbz	r3, 8003de4 <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_MSI_ENABLE();
 8003d9c:	6823      	ldr	r3, [r4, #0]
 8003d9e:	f043 0301 	orr.w	r3, r3, #1
 8003da2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003da4:	f7fe fc0c 	bl	80025c0 <HAL_GetTick>
 8003da8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003daa:	6823      	ldr	r3, [r4, #0]
 8003dac:	079a      	lsls	r2, r3, #30
 8003dae:	d511      	bpl.n	8003dd4 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003db0:	6823      	ldr	r3, [r4, #0]
 8003db2:	f043 0308 	orr.w	r3, r3, #8
 8003db6:	6023      	str	r3, [r4, #0]
 8003db8:	6823      	ldr	r3, [r4, #0]
 8003dba:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003dbc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003dc4:	6863      	ldr	r3, [r4, #4]
 8003dc6:	6a2a      	ldr	r2, [r5, #32]
 8003dc8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003dcc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003dd0:	6063      	str	r3, [r4, #4]
 8003dd2:	e7b1      	b.n	8003d38 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003dd4:	f7fe fbf4 	bl	80025c0 <HAL_GetTick>
 8003dd8:	eba0 0008 	sub.w	r0, r0, r8
 8003ddc:	2802      	cmp	r0, #2
 8003dde:	d9e4      	bls.n	8003daa <HAL_RCC_OscConfig+0x112>
            return HAL_TIMEOUT;
 8003de0:	2003      	movs	r0, #3
 8003de2:	e75e      	b.n	8003ca2 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8003de4:	6823      	ldr	r3, [r4, #0]
 8003de6:	f023 0301 	bic.w	r3, r3, #1
 8003dea:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003dec:	f7fe fbe8 	bl	80025c0 <HAL_GetTick>
 8003df0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003df2:	6823      	ldr	r3, [r4, #0]
 8003df4:	079b      	lsls	r3, r3, #30
 8003df6:	d59f      	bpl.n	8003d38 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003df8:	f7fe fbe2 	bl	80025c0 <HAL_GetTick>
 8003dfc:	eba0 0008 	sub.w	r0, r0, r8
 8003e00:	2802      	cmp	r0, #2
 8003e02:	d9f6      	bls.n	8003df2 <HAL_RCC_OscConfig+0x15a>
 8003e04:	e7ec      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003e06:	2e08      	cmp	r6, #8
 8003e08:	d003      	beq.n	8003e12 <HAL_RCC_OscConfig+0x17a>
 8003e0a:	2e0c      	cmp	r6, #12
 8003e0c:	d108      	bne.n	8003e20 <HAL_RCC_OscConfig+0x188>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e0e:	2f03      	cmp	r7, #3
 8003e10:	d106      	bne.n	8003e20 <HAL_RCC_OscConfig+0x188>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e12:	6823      	ldr	r3, [r4, #0]
 8003e14:	039a      	lsls	r2, r3, #14
 8003e16:	d592      	bpl.n	8003d3e <HAL_RCC_OscConfig+0xa6>
 8003e18:	686b      	ldr	r3, [r5, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d18f      	bne.n	8003d3e <HAL_RCC_OscConfig+0xa6>
 8003e1e:	e73f      	b.n	8003ca0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e20:	686b      	ldr	r3, [r5, #4]
 8003e22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e26:	d110      	bne.n	8003e4a <HAL_RCC_OscConfig+0x1b2>
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e2e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003e30:	f7fe fbc6 	bl	80025c0 <HAL_GetTick>
 8003e34:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e36:	6823      	ldr	r3, [r4, #0]
 8003e38:	039b      	lsls	r3, r3, #14
 8003e3a:	d480      	bmi.n	8003d3e <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e3c:	f7fe fbc0 	bl	80025c0 <HAL_GetTick>
 8003e40:	eba0 0008 	sub.w	r0, r0, r8
 8003e44:	2864      	cmp	r0, #100	; 0x64
 8003e46:	d9f6      	bls.n	8003e36 <HAL_RCC_OscConfig+0x19e>
 8003e48:	e7ca      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e4e:	d104      	bne.n	8003e5a <HAL_RCC_OscConfig+0x1c2>
 8003e50:	6823      	ldr	r3, [r4, #0]
 8003e52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e56:	6023      	str	r3, [r4, #0]
 8003e58:	e7e6      	b.n	8003e28 <HAL_RCC_OscConfig+0x190>
 8003e5a:	6822      	ldr	r2, [r4, #0]
 8003e5c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003e60:	6022      	str	r2, [r4, #0]
 8003e62:	6822      	ldr	r2, [r4, #0]
 8003e64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e68:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1e0      	bne.n	8003e30 <HAL_RCC_OscConfig+0x198>
        tickstart = HAL_GetTick();
 8003e6e:	f7fe fba7 	bl	80025c0 <HAL_GetTick>
 8003e72:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	0398      	lsls	r0, r3, #14
 8003e78:	f57f af61 	bpl.w	8003d3e <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e7c:	f7fe fba0 	bl	80025c0 <HAL_GetTick>
 8003e80:	eba0 0008 	sub.w	r0, r0, r8
 8003e84:	2864      	cmp	r0, #100	; 0x64
 8003e86:	d9f5      	bls.n	8003e74 <HAL_RCC_OscConfig+0x1dc>
 8003e88:	e7aa      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003e8a:	2e04      	cmp	r6, #4
 8003e8c:	d003      	beq.n	8003e96 <HAL_RCC_OscConfig+0x1fe>
 8003e8e:	2e0c      	cmp	r6, #12
 8003e90:	d110      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x21c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e92:	2f02      	cmp	r7, #2
 8003e94:	d10e      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x21c>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	0559      	lsls	r1, r3, #21
 8003e9a:	d503      	bpl.n	8003ea4 <HAL_RCC_OscConfig+0x20c>
 8003e9c:	68eb      	ldr	r3, [r5, #12]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	f43f aefe 	beq.w	8003ca0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea4:	6863      	ldr	r3, [r4, #4]
 8003ea6:	692a      	ldr	r2, [r5, #16]
 8003ea8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003eac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003eb0:	6063      	str	r3, [r4, #4]
 8003eb2:	e748      	b.n	8003d46 <HAL_RCC_OscConfig+0xae>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003eb4:	68eb      	ldr	r3, [r5, #12]
 8003eb6:	b17b      	cbz	r3, 8003ed8 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_ENABLE();
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ebe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003ec0:	f7fe fb7e 	bl	80025c0 <HAL_GetTick>
 8003ec4:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ec6:	6823      	ldr	r3, [r4, #0]
 8003ec8:	055a      	lsls	r2, r3, #21
 8003eca:	d4eb      	bmi.n	8003ea4 <HAL_RCC_OscConfig+0x20c>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ecc:	f7fe fb78 	bl	80025c0 <HAL_GetTick>
 8003ed0:	1bc0      	subs	r0, r0, r7
 8003ed2:	2802      	cmp	r0, #2
 8003ed4:	d9f7      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x22e>
 8003ed6:	e783      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8003ed8:	6823      	ldr	r3, [r4, #0]
 8003eda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ede:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003ee0:	f7fe fb6e 	bl	80025c0 <HAL_GetTick>
 8003ee4:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	055b      	lsls	r3, r3, #21
 8003eea:	f57f af2c 	bpl.w	8003d46 <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eee:	f7fe fb67 	bl	80025c0 <HAL_GetTick>
 8003ef2:	1bc0      	subs	r0, r0, r7
 8003ef4:	2802      	cmp	r0, #2
 8003ef6:	d9f6      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x24e>
 8003ef8:	e772      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
 8003efa:	bf00      	nop
 8003efc:	40021000 	.word	0x40021000
 8003f00:	0800b55b 	.word	0x0800b55b
 8003f04:	20000010 	.word	0x20000010
 8003f08:	20000018 	.word	0x20000018
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f0c:	696b      	ldr	r3, [r5, #20]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d03c      	beq.n	8003f8c <HAL_RCC_OscConfig+0x2f4>
      uint32_t csr_temp = RCC->CSR;
 8003f12:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003f16:	69a9      	ldr	r1, [r5, #24]
 8003f18:	f003 0210 	and.w	r2, r3, #16
 8003f1c:	4291      	cmp	r1, r2
 8003f1e:	d00e      	beq.n	8003f3e <HAL_RCC_OscConfig+0x2a6>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003f20:	f003 0203 	and.w	r2, r3, #3
 8003f24:	2a02      	cmp	r2, #2
 8003f26:	f43f aebb 	beq.w	8003ca0 <HAL_RCC_OscConfig+0x8>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003f2a:	07da      	lsls	r2, r3, #31
 8003f2c:	d41b      	bmi.n	8003f66 <HAL_RCC_OscConfig+0x2ce>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003f2e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003f32:	69aa      	ldr	r2, [r5, #24]
 8003f34:	f023 0310 	bic.w	r3, r3, #16
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      __HAL_RCC_LSI_ENABLE();
 8003f3e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003f42:	f043 0301 	orr.w	r3, r3, #1
 8003f46:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003f4a:	f7fe fb39 	bl	80025c0 <HAL_GetTick>
 8003f4e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f50:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003f54:	0798      	lsls	r0, r3, #30
 8003f56:	f53f aefa 	bmi.w	8003d4e <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f5a:	f7fe fb31 	bl	80025c0 <HAL_GetTick>
 8003f5e:	1bc0      	subs	r0, r0, r7
 8003f60:	2811      	cmp	r0, #17
 8003f62:	d9f5      	bls.n	8003f50 <HAL_RCC_OscConfig+0x2b8>
 8003f64:	e73c      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
          __HAL_RCC_LSI_DISABLE();
 8003f66:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003f6a:	f023 0301 	bic.w	r3, r3, #1
 8003f6e:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
          tickstart = HAL_GetTick();
 8003f72:	f7fe fb25 	bl	80025c0 <HAL_GetTick>
 8003f76:	4607      	mov	r7, r0
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f78:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003f7c:	079b      	lsls	r3, r3, #30
 8003f7e:	d5d6      	bpl.n	8003f2e <HAL_RCC_OscConfig+0x296>
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f80:	f7fe fb1e 	bl	80025c0 <HAL_GetTick>
 8003f84:	1bc0      	subs	r0, r0, r7
 8003f86:	2811      	cmp	r0, #17
 8003f88:	d9f6      	bls.n	8003f78 <HAL_RCC_OscConfig+0x2e0>
 8003f8a:	e729      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_LSI_DISABLE();
 8003f8c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003f90:	f023 0301 	bic.w	r3, r3, #1
 8003f94:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003f98:	f7fe fb12 	bl	80025c0 <HAL_GetTick>
 8003f9c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f9e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003fa2:	0799      	lsls	r1, r3, #30
 8003fa4:	f57f aed3 	bpl.w	8003d4e <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fa8:	f7fe fb0a 	bl	80025c0 <HAL_GetTick>
 8003fac:	1bc0      	subs	r0, r0, r7
 8003fae:	2811      	cmp	r0, #17
 8003fb0:	d9f5      	bls.n	8003f9e <HAL_RCC_OscConfig+0x306>
 8003fb2:	e715      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003fb4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fb6:	00da      	lsls	r2, r3, #3
 8003fb8:	d430      	bmi.n	800401c <HAL_RCC_OscConfig+0x384>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc0:	65a3      	str	r3, [r4, #88]	; 0x58
 8003fc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fc8:	9301      	str	r3, [sp, #4]
 8003fca:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003fcc:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fce:	f8df 8270 	ldr.w	r8, [pc, #624]	; 8004240 <HAL_RCC_OscConfig+0x5a8>
 8003fd2:	f8d8 3000 	ldr.w	r3, [r8]
 8003fd6:	05db      	lsls	r3, r3, #23
 8003fd8:	d522      	bpl.n	8004020 <HAL_RCC_OscConfig+0x388>
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003fda:	68aa      	ldr	r2, [r5, #8]
 8003fdc:	07d0      	lsls	r0, r2, #31
 8003fde:	d433      	bmi.n	8004048 <HAL_RCC_OscConfig+0x3b0>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003fe0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003fe4:	f023 0301 	bic.w	r3, r3, #1
 8003fe8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003fec:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003ff0:	f023 0304 	bic.w	r3, r3, #4
 8003ff4:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ff8:	2a00      	cmp	r2, #0
 8003ffa:	d13c      	bne.n	8004076 <HAL_RCC_OscConfig+0x3de>
      tickstart = HAL_GetTick();
 8003ffc:	f7fe fae0 	bl	80025c0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004000:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004004:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004006:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800400a:	0798      	lsls	r0, r3, #30
 800400c:	d44b      	bmi.n	80040a6 <HAL_RCC_OscConfig+0x40e>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800400e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004012:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004016:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800401a:	e035      	b.n	8004088 <HAL_RCC_OscConfig+0x3f0>
    FlagStatus       pwrclkchanged = RESET;
 800401c:	2700      	movs	r7, #0
 800401e:	e7d6      	b.n	8003fce <HAL_RCC_OscConfig+0x336>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004020:	f8d8 3000 	ldr.w	r3, [r8]
 8004024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004028:	f8c8 3000 	str.w	r3, [r8]
      tickstart = HAL_GetTick();
 800402c:	f7fe fac8 	bl	80025c0 <HAL_GetTick>
 8004030:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004032:	f8d8 3000 	ldr.w	r3, [r8]
 8004036:	05d9      	lsls	r1, r3, #23
 8004038:	d4cf      	bmi.n	8003fda <HAL_RCC_OscConfig+0x342>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800403a:	f7fe fac1 	bl	80025c0 <HAL_GetTick>
 800403e:	eba0 0009 	sub.w	r0, r0, r9
 8004042:	2802      	cmp	r0, #2
 8004044:	d9f5      	bls.n	8004032 <HAL_RCC_OscConfig+0x39a>
 8004046:	e6cb      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004048:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800404c:	f002 0180 	and.w	r1, r2, #128	; 0x80
 8004050:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004054:	430b      	orrs	r3, r1
 8004056:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800405a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800405e:	0752      	lsls	r2, r2, #29
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004060:	bf42      	ittt	mi
 8004062:	f043 0304 	orrmi.w	r3, r3, #4
 8004066:	f8c4 3090 	strmi.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800406a:	f8d4 3090 	ldrmi.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800406e:	f043 0301 	orr.w	r3, r3, #1
 8004072:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8004076:	f7fe faa3 	bl	80025c0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800407a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800407e:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004080:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004084:	079b      	lsls	r3, r3, #30
 8004086:	d507      	bpl.n	8004098 <HAL_RCC_OscConfig+0x400>
    if(pwrclkchanged == SET)
 8004088:	2f00      	cmp	r7, #0
 800408a:	f43f ae64 	beq.w	8003d56 <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 800408e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004090:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004094:	65a3      	str	r3, [r4, #88]	; 0x58
 8004096:	e65e      	b.n	8003d56 <HAL_RCC_OscConfig+0xbe>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004098:	f7fe fa92 	bl	80025c0 <HAL_GetTick>
 800409c:	eba0 0008 	sub.w	r0, r0, r8
 80040a0:	4548      	cmp	r0, r9
 80040a2:	d9ed      	bls.n	8004080 <HAL_RCC_OscConfig+0x3e8>
 80040a4:	e69c      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040a6:	f7fe fa8b 	bl	80025c0 <HAL_GetTick>
 80040aa:	eba0 0008 	sub.w	r0, r0, r8
 80040ae:	4548      	cmp	r0, r9
 80040b0:	d9a9      	bls.n	8004006 <HAL_RCC_OscConfig+0x36e>
 80040b2:	e695      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80040b4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80040b6:	b19b      	cbz	r3, 80040e0 <HAL_RCC_OscConfig+0x448>
      __HAL_RCC_HSI48_ENABLE();
 80040b8:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80040bc:	f043 0301 	orr.w	r3, r3, #1
 80040c0:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 80040c4:	f7fe fa7c 	bl	80025c0 <HAL_GetTick>
 80040c8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040ca:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80040ce:	079a      	lsls	r2, r3, #30
 80040d0:	f53f ae45 	bmi.w	8003d5e <HAL_RCC_OscConfig+0xc6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040d4:	f7fe fa74 	bl	80025c0 <HAL_GetTick>
 80040d8:	1bc0      	subs	r0, r0, r7
 80040da:	2802      	cmp	r0, #2
 80040dc:	d9f5      	bls.n	80040ca <HAL_RCC_OscConfig+0x432>
 80040de:	e67f      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSI48_DISABLE();
 80040e0:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80040e4:	f023 0301 	bic.w	r3, r3, #1
 80040e8:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 80040ec:	f7fe fa68 	bl	80025c0 <HAL_GetTick>
 80040f0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80040f2:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80040f6:	079b      	lsls	r3, r3, #30
 80040f8:	f57f ae31 	bpl.w	8003d5e <HAL_RCC_OscConfig+0xc6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040fc:	f7fe fa60 	bl	80025c0 <HAL_GetTick>
 8004100:	1bc0      	subs	r0, r0, r7
 8004102:	2802      	cmp	r0, #2
 8004104:	d9f5      	bls.n	80040f2 <HAL_RCC_OscConfig+0x45a>
 8004106:	e66b      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004108:	2b02      	cmp	r3, #2
 800410a:	d17a      	bne.n	8004202 <HAL_RCC_OscConfig+0x56a>
      pll_config = RCC->PLLCFGR;
 800410c:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800410e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8004110:	f003 0103 	and.w	r1, r3, #3
 8004114:	4291      	cmp	r1, r2
 8004116:	d11c      	bne.n	8004152 <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004118:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800411a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800411e:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004120:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8004124:	d115      	bne.n	8004152 <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004126:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8004128:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800412c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8004130:	d10f      	bne.n	8004152 <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004132:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8004134:	0852      	lsrs	r2, r2, #1
 8004136:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 800413a:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800413c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8004140:	d107      	bne.n	8004152 <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004142:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8004144:	0852      	lsrs	r2, r2, #1
 8004146:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800414a:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800414c:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8004150:	d03e      	beq.n	80041d0 <HAL_RCC_OscConfig+0x538>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004152:	2e0c      	cmp	r6, #12
 8004154:	f43f ada4 	beq.w	8003ca0 <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800415e:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 8004160:	f7fe fa2e 	bl	80025c0 <HAL_GetTick>
 8004164:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004166:	6823      	ldr	r3, [r4, #0]
 8004168:	0198      	lsls	r0, r3, #6
 800416a:	d42b      	bmi.n	80041c4 <HAL_RCC_OscConfig+0x52c>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800416c:	68e2      	ldr	r2, [r4, #12]
 800416e:	4b33      	ldr	r3, [pc, #204]	; (800423c <HAL_RCC_OscConfig+0x5a4>)
 8004170:	4013      	ands	r3, r2
 8004172:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8004174:	4313      	orrs	r3, r2
 8004176:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8004178:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800417c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800417e:	3a01      	subs	r2, #1
 8004180:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004184:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8004186:	0852      	lsrs	r2, r2, #1
 8004188:	3a01      	subs	r2, #1
 800418a:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800418e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8004190:	0852      	lsrs	r2, r2, #1
 8004192:	3a01      	subs	r2, #1
 8004194:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8004198:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 800419a:	6823      	ldr	r3, [r4, #0]
 800419c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041a0:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041a2:	68e3      	ldr	r3, [r4, #12]
 80041a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041a8:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 80041aa:	f7fe fa09 	bl	80025c0 <HAL_GetTick>
 80041ae:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	0199      	lsls	r1, r3, #6
 80041b4:	f53f add7 	bmi.w	8003d66 <HAL_RCC_OscConfig+0xce>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b8:	f7fe fa02 	bl	80025c0 <HAL_GetTick>
 80041bc:	1b40      	subs	r0, r0, r5
 80041be:	2802      	cmp	r0, #2
 80041c0:	d9f6      	bls.n	80041b0 <HAL_RCC_OscConfig+0x518>
 80041c2:	e60d      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c4:	f7fe f9fc 	bl	80025c0 <HAL_GetTick>
 80041c8:	1b80      	subs	r0, r0, r6
 80041ca:	2802      	cmp	r0, #2
 80041cc:	d9cb      	bls.n	8004166 <HAL_RCC_OscConfig+0x4ce>
 80041ce:	e607      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	019a      	lsls	r2, r3, #6
 80041d4:	f53f adc7 	bmi.w	8003d66 <HAL_RCC_OscConfig+0xce>
          __HAL_RCC_PLL_ENABLE();
 80041d8:	6823      	ldr	r3, [r4, #0]
 80041da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041de:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041e0:	68e3      	ldr	r3, [r4, #12]
 80041e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041e6:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 80041e8:	f7fe f9ea 	bl	80025c0 <HAL_GetTick>
 80041ec:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ee:	6823      	ldr	r3, [r4, #0]
 80041f0:	019b      	lsls	r3, r3, #6
 80041f2:	f53f adb8 	bmi.w	8003d66 <HAL_RCC_OscConfig+0xce>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f6:	f7fe f9e3 	bl	80025c0 <HAL_GetTick>
 80041fa:	1b40      	subs	r0, r0, r5
 80041fc:	2802      	cmp	r0, #2
 80041fe:	d9f6      	bls.n	80041ee <HAL_RCC_OscConfig+0x556>
 8004200:	e5ee      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004202:	2e0c      	cmp	r6, #12
 8004204:	f43f ad4c 	beq.w	8003ca0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800420e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004210:	f7fe f9d6 	bl	80025c0 <HAL_GetTick>
 8004214:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004216:	6823      	ldr	r3, [r4, #0]
 8004218:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 800421c:	d107      	bne.n	800422e <HAL_RCC_OscConfig+0x596>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800421e:	68e2      	ldr	r2, [r4, #12]
 8004220:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 8004224:	f022 0203 	bic.w	r2, r2, #3
 8004228:	60e2      	str	r2, [r4, #12]
  return HAL_OK;
 800422a:	4618      	mov	r0, r3
 800422c:	e539      	b.n	8003ca2 <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800422e:	f7fe f9c7 	bl	80025c0 <HAL_GetTick>
 8004232:	1b40      	subs	r0, r0, r5
 8004234:	2802      	cmp	r0, #2
 8004236:	d9ee      	bls.n	8004216 <HAL_RCC_OscConfig+0x57e>
 8004238:	e5d2      	b.n	8003de0 <HAL_RCC_OscConfig+0x148>
 800423a:	bf00      	nop
 800423c:	f99f808c 	.word	0xf99f808c
 8004240:	40007000 	.word	0x40007000

08004244 <HAL_RCC_ClockConfig>:
{
 8004244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004248:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800424a:	4604      	mov	r4, r0
 800424c:	b910      	cbnz	r0, 8004254 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800424e:	2001      	movs	r0, #1
}
 8004250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004254:	4a4b      	ldr	r2, [pc, #300]	; (8004384 <HAL_RCC_ClockConfig+0x140>)
 8004256:	6813      	ldr	r3, [r2, #0]
 8004258:	f003 0307 	and.w	r3, r3, #7
 800425c:	428b      	cmp	r3, r1
 800425e:	d32c      	bcc.n	80042ba <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004260:	6820      	ldr	r0, [r4, #0]
 8004262:	0786      	lsls	r6, r0, #30
 8004264:	d434      	bmi.n	80042d0 <HAL_RCC_ClockConfig+0x8c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004266:	07c1      	lsls	r1, r0, #31
 8004268:	d43f      	bmi.n	80042ea <HAL_RCC_ClockConfig+0xa6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800426a:	6821      	ldr	r1, [r4, #0]
 800426c:	078a      	lsls	r2, r1, #30
 800426e:	d468      	bmi.n	8004342 <HAL_RCC_ClockConfig+0xfe>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004270:	4a44      	ldr	r2, [pc, #272]	; (8004384 <HAL_RCC_ClockConfig+0x140>)
 8004272:	6813      	ldr	r3, [r2, #0]
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	42ab      	cmp	r3, r5
 800427a:	d86f      	bhi.n	800435c <HAL_RCC_ClockConfig+0x118>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800427c:	f011 0f04 	tst.w	r1, #4
 8004280:	4d41      	ldr	r5, [pc, #260]	; (8004388 <HAL_RCC_ClockConfig+0x144>)
 8004282:	d177      	bne.n	8004374 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004284:	070b      	lsls	r3, r1, #28
 8004286:	d506      	bpl.n	8004296 <HAL_RCC_ClockConfig+0x52>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004288:	68ab      	ldr	r3, [r5, #8]
 800428a:	6922      	ldr	r2, [r4, #16]
 800428c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004290:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004294:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004296:	f7ff fcb1 	bl	8003bfc <HAL_RCC_GetSysClockFreq>
 800429a:	68ab      	ldr	r3, [r5, #8]
 800429c:	4a3b      	ldr	r2, [pc, #236]	; (800438c <HAL_RCC_ClockConfig+0x148>)
 800429e:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80042a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042a6:	5cd3      	ldrb	r3, [r2, r3]
 80042a8:	f003 031f 	and.w	r3, r3, #31
 80042ac:	40d8      	lsrs	r0, r3
 80042ae:	4b38      	ldr	r3, [pc, #224]	; (8004390 <HAL_RCC_ClockConfig+0x14c>)
 80042b0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80042b2:	4b38      	ldr	r3, [pc, #224]	; (8004394 <HAL_RCC_ClockConfig+0x150>)
 80042b4:	6818      	ldr	r0, [r3, #0]
 80042b6:	f7fe b941 	b.w	800253c <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ba:	6813      	ldr	r3, [r2, #0]
 80042bc:	f023 0307 	bic.w	r3, r3, #7
 80042c0:	430b      	orrs	r3, r1
 80042c2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042c4:	6813      	ldr	r3, [r2, #0]
 80042c6:	f003 0307 	and.w	r3, r3, #7
 80042ca:	428b      	cmp	r3, r1
 80042cc:	d1bf      	bne.n	800424e <HAL_RCC_ClockConfig+0xa>
 80042ce:	e7c7      	b.n	8004260 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042d0:	4a2d      	ldr	r2, [pc, #180]	; (8004388 <HAL_RCC_ClockConfig+0x144>)
 80042d2:	68a6      	ldr	r6, [r4, #8]
 80042d4:	6891      	ldr	r1, [r2, #8]
 80042d6:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 80042da:	428e      	cmp	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042dc:	bf81      	itttt	hi
 80042de:	6893      	ldrhi	r3, [r2, #8]
 80042e0:	f023 03f0 	bichi.w	r3, r3, #240	; 0xf0
 80042e4:	4333      	orrhi	r3, r6
 80042e6:	6093      	strhi	r3, [r2, #8]
 80042e8:	e7bd      	b.n	8004266 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042ea:	6862      	ldr	r2, [r4, #4]
 80042ec:	4e26      	ldr	r6, [pc, #152]	; (8004388 <HAL_RCC_ClockConfig+0x144>)
 80042ee:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042f0:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042f2:	d11a      	bne.n	800432a <HAL_RCC_ClockConfig+0xe6>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042f4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042f8:	d0a9      	beq.n	800424e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042fa:	68b3      	ldr	r3, [r6, #8]
 80042fc:	f023 0303 	bic.w	r3, r3, #3
 8004300:	4313      	orrs	r3, r2
 8004302:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004304:	f7fe f95c 	bl	80025c0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004308:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800430c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800430e:	68b3      	ldr	r3, [r6, #8]
 8004310:	6862      	ldr	r2, [r4, #4]
 8004312:	f003 030c 	and.w	r3, r3, #12
 8004316:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800431a:	d0a6      	beq.n	800426a <HAL_RCC_ClockConfig+0x26>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800431c:	f7fe f950 	bl	80025c0 <HAL_GetTick>
 8004320:	1bc0      	subs	r0, r0, r7
 8004322:	4540      	cmp	r0, r8
 8004324:	d9f3      	bls.n	800430e <HAL_RCC_ClockConfig+0xca>
        return HAL_TIMEOUT;
 8004326:	2003      	movs	r0, #3
 8004328:	e792      	b.n	8004250 <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800432a:	2a02      	cmp	r2, #2
 800432c:	d102      	bne.n	8004334 <HAL_RCC_ClockConfig+0xf0>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800432e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004332:	e7e1      	b.n	80042f8 <HAL_RCC_ClockConfig+0xb4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004334:	b912      	cbnz	r2, 800433c <HAL_RCC_ClockConfig+0xf8>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004336:	f013 0f02 	tst.w	r3, #2
 800433a:	e7dd      	b.n	80042f8 <HAL_RCC_ClockConfig+0xb4>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800433c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004340:	e7da      	b.n	80042f8 <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004342:	4a11      	ldr	r2, [pc, #68]	; (8004388 <HAL_RCC_ClockConfig+0x144>)
 8004344:	68a6      	ldr	r6, [r4, #8]
 8004346:	6890      	ldr	r0, [r2, #8]
 8004348:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
 800434c:	4286      	cmp	r6, r0
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800434e:	bf3f      	itttt	cc
 8004350:	6893      	ldrcc	r3, [r2, #8]
 8004352:	f023 03f0 	biccc.w	r3, r3, #240	; 0xf0
 8004356:	4333      	orrcc	r3, r6
 8004358:	6093      	strcc	r3, [r2, #8]
 800435a:	e789      	b.n	8004270 <HAL_RCC_ClockConfig+0x2c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800435c:	6813      	ldr	r3, [r2, #0]
 800435e:	f023 0307 	bic.w	r3, r3, #7
 8004362:	432b      	orrs	r3, r5
 8004364:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004366:	6813      	ldr	r3, [r2, #0]
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	42ab      	cmp	r3, r5
 800436e:	f47f af6e 	bne.w	800424e <HAL_RCC_ClockConfig+0xa>
 8004372:	e783      	b.n	800427c <HAL_RCC_ClockConfig+0x38>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004374:	68ab      	ldr	r3, [r5, #8]
 8004376:	68e2      	ldr	r2, [r4, #12]
 8004378:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800437c:	4313      	orrs	r3, r2
 800437e:	60ab      	str	r3, [r5, #8]
 8004380:	e780      	b.n	8004284 <HAL_RCC_ClockConfig+0x40>
 8004382:	bf00      	nop
 8004384:	40022000 	.word	0x40022000
 8004388:	40021000 	.word	0x40021000
 800438c:	0800b55b 	.word	0x0800b55b
 8004390:	20000010 	.word	0x20000010
 8004394:	20000018 	.word	0x20000018

08004398 <HAL_RCC_GetHCLKFreq>:
}
 8004398:	4b01      	ldr	r3, [pc, #4]	; (80043a0 <HAL_RCC_GetHCLKFreq+0x8>)
 800439a:	6818      	ldr	r0, [r3, #0]
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	20000010 	.word	0x20000010

080043a4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043a4:	4b05      	ldr	r3, [pc, #20]	; (80043bc <HAL_RCC_GetPCLK1Freq+0x18>)
 80043a6:	4a06      	ldr	r2, [pc, #24]	; (80043c0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80043ae:	5cd3      	ldrb	r3, [r2, r3]
 80043b0:	4a04      	ldr	r2, [pc, #16]	; (80043c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043b2:	6810      	ldr	r0, [r2, #0]
 80043b4:	f003 031f 	and.w	r3, r3, #31
}
 80043b8:	40d8      	lsrs	r0, r3
 80043ba:	4770      	bx	lr
 80043bc:	40021000 	.word	0x40021000
 80043c0:	0800b56b 	.word	0x0800b56b
 80043c4:	20000010 	.word	0x20000010

080043c8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80043c8:	4b05      	ldr	r3, [pc, #20]	; (80043e0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80043ca:	4a06      	ldr	r2, [pc, #24]	; (80043e4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80043d2:	5cd3      	ldrb	r3, [r2, r3]
 80043d4:	4a04      	ldr	r2, [pc, #16]	; (80043e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043d6:	6810      	ldr	r0, [r2, #0]
 80043d8:	f003 031f 	and.w	r3, r3, #31
}
 80043dc:	40d8      	lsrs	r0, r3
 80043de:	4770      	bx	lr
 80043e0:	40021000 	.word	0x40021000
 80043e4:	0800b56b 	.word	0x0800b56b
 80043e8:	20000010 	.word	0x20000010

080043ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80043f0:	4604      	mov	r4, r0
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043f2:	6800      	ldr	r0, [r0, #0]
 80043f4:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 80043f8:	d039      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x82>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043fa:	4d75      	ldr	r5, [pc, #468]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80043fc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80043fe:	00d8      	lsls	r0, r3, #3
 8004400:	d427      	bmi.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004402:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004408:	65ab      	str	r3, [r5, #88]	; 0x58
 800440a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800440c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004410:	9301      	str	r3, [sp, #4]
 8004412:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004414:	2601      	movs	r6, #1
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004416:	4f6f      	ldr	r7, [pc, #444]	; (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800441e:	603b      	str	r3, [r7, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004420:	f7fe f8ce 	bl	80025c0 <HAL_GetTick>
 8004424:	4680      	mov	r8, r0

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	05d9      	lsls	r1, r3, #23
 800442a:	d514      	bpl.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    }

    if(ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800442c:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004430:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004434:	d003      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004436:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004438:	4293      	cmp	r3, r2
 800443a:	f040 80a3 	bne.w	8004584 <HAL_RCCEx_PeriphCLKConfig+0x198>
      }

      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800443e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8004442:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004444:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004448:	4313      	orrs	r3, r2
 800444a:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800444e:	2000      	movs	r0, #0
 8004450:	e008      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;
 8004452:	2600      	movs	r6, #0
 8004454:	e7df      	b.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004456:	f7fe f8b3 	bl	80025c0 <HAL_GetTick>
 800445a:	eba0 0008 	sub.w	r0, r0, r8
 800445e:	2802      	cmp	r0, #2
 8004460:	d9e1      	bls.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        ret = HAL_TIMEOUT;
 8004462:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004464:	b11e      	cbz	r6, 800446e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004466:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004468:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800446c:	65ab      	str	r3, [r5, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800446e:	6823      	ldr	r3, [r4, #0]
 8004470:	07df      	lsls	r7, r3, #31
 8004472:	d508      	bpl.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004474:	4956      	ldr	r1, [pc, #344]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004476:	6865      	ldr	r5, [r4, #4]
 8004478:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800447c:	f022 0203 	bic.w	r2, r2, #3
 8004480:	432a      	orrs	r2, r5
 8004482:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004486:	079e      	lsls	r6, r3, #30
 8004488:	d508      	bpl.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800448a:	4951      	ldr	r1, [pc, #324]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800448c:	68a5      	ldr	r5, [r4, #8]
 800448e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004492:	f022 020c 	bic.w	r2, r2, #12
 8004496:	432a      	orrs	r2, r5
 8004498:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800449c:	075d      	lsls	r5, r3, #29
 800449e:	d508      	bpl.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044a0:	494b      	ldr	r1, [pc, #300]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80044a2:	68e5      	ldr	r5, [r4, #12]
 80044a4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80044a8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80044ac:	432a      	orrs	r2, r5
 80044ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044b2:	0699      	lsls	r1, r3, #26
 80044b4:	d508      	bpl.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044b6:	4946      	ldr	r1, [pc, #280]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80044b8:	6925      	ldr	r5, [r4, #16]
 80044ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80044be:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80044c2:	432a      	orrs	r2, r5
 80044c4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80044c8:	059a      	lsls	r2, r3, #22
 80044ca:	d508      	bpl.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044cc:	4940      	ldr	r1, [pc, #256]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80044ce:	6a25      	ldr	r5, [r4, #32]
 80044d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80044d4:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80044d8:	432a      	orrs	r2, r5
 80044da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80044de:	055f      	lsls	r7, r3, #21
 80044e0:	d508      	bpl.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80044e2:	493b      	ldr	r1, [pc, #236]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80044e4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80044e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80044ea:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80044ee:	432a      	orrs	r2, r5
 80044f0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044f4:	065e      	lsls	r6, r3, #25
 80044f6:	d508      	bpl.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044f8:	4935      	ldr	r1, [pc, #212]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80044fa:	6965      	ldr	r5, [r4, #20]
 80044fc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004500:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004504:	432a      	orrs	r2, r5
 8004506:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800450a:	061d      	lsls	r5, r3, #24
 800450c:	d508      	bpl.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800450e:	4930      	ldr	r1, [pc, #192]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004510:	69a5      	ldr	r5, [r4, #24]
 8004512:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004516:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800451a:	432a      	orrs	r2, r5
 800451c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004520:	05d9      	lsls	r1, r3, #23
 8004522:	d508      	bpl.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004524:	492a      	ldr	r1, [pc, #168]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004526:	69e5      	ldr	r5, [r4, #28]
 8004528:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800452c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8004530:	432a      	orrs	r2, r5
 8004532:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004536:	049a      	lsls	r2, r3, #18
 8004538:	d50f      	bpl.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800453a:	4925      	ldr	r1, [pc, #148]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800453c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800453e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004542:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004546:	432a      	orrs	r2, r5
 8004548:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800454c:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004550:	bf02      	ittt	eq
 8004552:	68ca      	ldreq	r2, [r1, #12]
 8004554:	f442 1280 	orreq.w	r2, r2, #1048576	; 0x100000
 8004558:	60ca      	streq	r2, [r1, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800455a:	035b      	lsls	r3, r3, #13
 800455c:	d50f      	bpl.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800455e:	4a1c      	ldr	r2, [pc, #112]	; (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004560:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004562:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004566:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800456a:	430b      	orrs	r3, r1

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800456c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004570:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004574:	d103      	bne.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004576:	68d3      	ldr	r3, [r2, #12]
 8004578:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800457c:	60d3      	str	r3, [r2, #12]
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
}
 800457e:	b002      	add	sp, #8
 8004580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004584:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8004588:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800458c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004590:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004594:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004598:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800459c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045a0:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045a2:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80045a6:	f8c5 1090 	str.w	r1, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045aa:	f57f af48 	bpl.w	800443e <HAL_RCCEx_PeriphCLKConfig+0x52>
        tickstart = HAL_GetTick();
 80045ae:	f7fe f807 	bl	80025c0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b2:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80045b6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045b8:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80045bc:	079b      	lsls	r3, r3, #30
 80045be:	f53f af3e 	bmi.w	800443e <HAL_RCCEx_PeriphCLKConfig+0x52>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045c2:	f7fd fffd 	bl	80025c0 <HAL_GetTick>
 80045c6:	1bc0      	subs	r0, r0, r7
 80045c8:	4540      	cmp	r0, r8
 80045ca:	d9f5      	bls.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80045cc:	e749      	b.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80045ce:	bf00      	nop
 80045d0:	40021000 	.word	0x40021000
 80045d4:	40007000 	.word	0x40007000

080045d8 <HAL_RCCEx_EnableMSIPLLMode>:
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80045d8:	4a02      	ldr	r2, [pc, #8]	; (80045e4 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 80045da:	6813      	ldr	r3, [r2, #0]
 80045dc:	f043 0304 	orr.w	r3, r3, #4
 80045e0:	6013      	str	r3, [r2, #0]
}
 80045e2:	4770      	bx	lr
 80045e4:	40021000 	.word	0x40021000

080045e8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045e8:	6a03      	ldr	r3, [r0, #32]
 80045ea:	f023 0301 	bic.w	r3, r3, #1
 80045ee:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045f0:	6a03      	ldr	r3, [r0, #32]
{
 80045f2:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045f6:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045f8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045fa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80045fe:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8004602:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004604:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8004606:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800460a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800460c:	4d12      	ldr	r5, [pc, #72]	; (8004658 <TIM_OC1_SetConfig+0x70>)
 800460e:	42a8      	cmp	r0, r5
 8004610:	d006      	beq.n	8004620 <TIM_OC1_SetConfig+0x38>
 8004612:	4e12      	ldr	r6, [pc, #72]	; (800465c <TIM_OC1_SetConfig+0x74>)
 8004614:	42b0      	cmp	r0, r6
 8004616:	d003      	beq.n	8004620 <TIM_OC1_SetConfig+0x38>
 8004618:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800461c:	42b0      	cmp	r0, r6
 800461e:	d114      	bne.n	800464a <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004620:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8004622:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8004626:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004628:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800462a:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800462e:	d006      	beq.n	800463e <TIM_OC1_SetConfig+0x56>
 8004630:	4d0a      	ldr	r5, [pc, #40]	; (800465c <TIM_OC1_SetConfig+0x74>)
 8004632:	42a8      	cmp	r0, r5
 8004634:	d003      	beq.n	800463e <TIM_OC1_SetConfig+0x56>
 8004636:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800463a:	42a8      	cmp	r0, r5
 800463c:	d105      	bne.n	800464a <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800463e:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004642:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8004646:	4334      	orrs	r4, r6
 8004648:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800464a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800464c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800464e:	684a      	ldr	r2, [r1, #4]
 8004650:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004652:	6203      	str	r3, [r0, #32]
}
 8004654:	bd70      	pop	{r4, r5, r6, pc}
 8004656:	bf00      	nop
 8004658:	40012c00 	.word	0x40012c00
 800465c:	40014000 	.word	0x40014000

08004660 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004660:	6a03      	ldr	r3, [r0, #32]
 8004662:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004666:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004668:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800466a:	6842      	ldr	r2, [r0, #4]
{
 800466c:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800466e:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004670:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004672:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8004676:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800467a:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800467c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800467e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004682:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004686:	4d0f      	ldr	r5, [pc, #60]	; (80046c4 <TIM_OC3_SetConfig+0x64>)
 8004688:	42a8      	cmp	r0, r5
 800468a:	d10e      	bne.n	80046aa <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800468c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800468e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004692:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004696:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800469a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800469e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046a2:	4335      	orrs	r5, r6
 80046a4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80046a8:	e005      	b.n	80046b6 <TIM_OC3_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046aa:	4d07      	ldr	r5, [pc, #28]	; (80046c8 <TIM_OC3_SetConfig+0x68>)
 80046ac:	42a8      	cmp	r0, r5
 80046ae:	d0f4      	beq.n	800469a <TIM_OC3_SetConfig+0x3a>
 80046b0:	4d06      	ldr	r5, [pc, #24]	; (80046cc <TIM_OC3_SetConfig+0x6c>)
 80046b2:	42a8      	cmp	r0, r5
 80046b4:	d0f1      	beq.n	800469a <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046b6:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046b8:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80046ba:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80046bc:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046be:	6203      	str	r3, [r0, #32]
}
 80046c0:	bd70      	pop	{r4, r5, r6, pc}
 80046c2:	bf00      	nop
 80046c4:	40012c00 	.word	0x40012c00
 80046c8:	40014000 	.word	0x40014000
 80046cc:	40014400 	.word	0x40014400

080046d0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046d0:	6a03      	ldr	r3, [r0, #32]
 80046d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046d6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046d8:	6a02      	ldr	r2, [r0, #32]
{
 80046da:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046dc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046de:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046e0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046e6:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046ea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046ee:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80046f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046f4:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046f8:	4d0a      	ldr	r5, [pc, #40]	; (8004724 <TIM_OC4_SetConfig+0x54>)
 80046fa:	42a8      	cmp	r0, r5
 80046fc:	d007      	beq.n	800470e <TIM_OC4_SetConfig+0x3e>
 80046fe:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8004702:	42a8      	cmp	r0, r5
 8004704:	d003      	beq.n	800470e <TIM_OC4_SetConfig+0x3e>
 8004706:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800470a:	42a8      	cmp	r0, r5
 800470c:	d104      	bne.n	8004718 <TIM_OC4_SetConfig+0x48>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800470e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004710:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004714:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004718:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800471a:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800471c:	684b      	ldr	r3, [r1, #4]
 800471e:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004720:	6202      	str	r2, [r0, #32]
}
 8004722:	bd30      	pop	{r4, r5, pc}
 8004724:	40012c00 	.word	0x40012c00

08004728 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004728:	6a03      	ldr	r3, [r0, #32]
 800472a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800472e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004730:	6a02      	ldr	r2, [r0, #32]
{
 8004732:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004734:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004736:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004738:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800473a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800473e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8004742:	432b      	orrs	r3, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004744:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8004746:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800474a:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800474e:	4d0b      	ldr	r5, [pc, #44]	; (800477c <TIM_OC5_SetConfig+0x54>)
 8004750:	42a8      	cmp	r0, r5
 8004752:	d007      	beq.n	8004764 <TIM_OC5_SetConfig+0x3c>
 8004754:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8004758:	42a8      	cmp	r0, r5
 800475a:	d003      	beq.n	8004764 <TIM_OC5_SetConfig+0x3c>
 800475c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004760:	42a8      	cmp	r0, r5
 8004762:	d104      	bne.n	800476e <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004764:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004766:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800476a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800476e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004770:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004772:	684b      	ldr	r3, [r1, #4]
 8004774:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004776:	6202      	str	r2, [r0, #32]
}
 8004778:	bd30      	pop	{r4, r5, pc}
 800477a:	bf00      	nop
 800477c:	40012c00 	.word	0x40012c00

08004780 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004780:	6a03      	ldr	r3, [r0, #32]
 8004782:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004786:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004788:	6a02      	ldr	r2, [r0, #32]
{
 800478a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800478c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800478e:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004790:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004792:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004796:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800479a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800479e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80047a0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80047a4:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047a8:	4d0a      	ldr	r5, [pc, #40]	; (80047d4 <TIM_OC6_SetConfig+0x54>)
 80047aa:	42a8      	cmp	r0, r5
 80047ac:	d007      	beq.n	80047be <TIM_OC6_SetConfig+0x3e>
 80047ae:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80047b2:	42a8      	cmp	r0, r5
 80047b4:	d003      	beq.n	80047be <TIM_OC6_SetConfig+0x3e>
 80047b6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80047ba:	42a8      	cmp	r0, r5
 80047bc:	d104      	bne.n	80047c8 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80047be:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80047c0:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80047c4:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047c8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80047ca:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80047cc:	684b      	ldr	r3, [r1, #4]
 80047ce:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047d0:	6202      	str	r2, [r0, #32]
}
 80047d2:	bd30      	pop	{r4, r5, pc}
 80047d4:	40012c00 	.word	0x40012c00

080047d8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80047d8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d11f      	bne.n	8004820 <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80047e0:	2302      	movs	r3, #2
 80047e2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047e6:	6803      	ldr	r3, [r0, #0]
 80047e8:	68da      	ldr	r2, [r3, #12]
 80047ea:	f042 0201 	orr.w	r2, r2, #1
 80047ee:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047f0:	4a0c      	ldr	r2, [pc, #48]	; (8004824 <HAL_TIM_Base_Start_IT+0x4c>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d006      	beq.n	8004804 <HAL_TIM_Base_Start_IT+0x2c>
 80047f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047fa:	d003      	beq.n	8004804 <HAL_TIM_Base_Start_IT+0x2c>
 80047fc:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8004800:	4293      	cmp	r3, r2
 8004802:	d107      	bne.n	8004814 <HAL_TIM_Base_Start_IT+0x3c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004804:	6899      	ldr	r1, [r3, #8]
 8004806:	4a08      	ldr	r2, [pc, #32]	; (8004828 <HAL_TIM_Base_Start_IT+0x50>)
 8004808:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800480a:	2a06      	cmp	r2, #6
 800480c:	d006      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x44>
 800480e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004812:	d003      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	f042 0201 	orr.w	r2, r2, #1
 800481a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800481c:	2000      	movs	r0, #0
}
 800481e:	4770      	bx	lr
    return HAL_ERROR;
 8004820:	2001      	movs	r0, #1
 8004822:	4770      	bx	lr
 8004824:	40012c00 	.word	0x40012c00
 8004828:	00010007 	.word	0x00010007

0800482c <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800482c:	6803      	ldr	r3, [r0, #0]
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	f022 0201 	bic.w	r2, r2, #1
 8004834:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8004836:	6a19      	ldr	r1, [r3, #32]
 8004838:	f241 1211 	movw	r2, #4369	; 0x1111
 800483c:	4211      	tst	r1, r2
 800483e:	d108      	bne.n	8004852 <HAL_TIM_Base_Stop_IT+0x26>
 8004840:	6a19      	ldr	r1, [r3, #32]
 8004842:	f240 4244 	movw	r2, #1092	; 0x444
 8004846:	4211      	tst	r1, r2
 8004848:	bf02      	ittt	eq
 800484a:	681a      	ldreq	r2, [r3, #0]
 800484c:	f022 0201 	biceq.w	r2, r2, #1
 8004850:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004852:	2301      	movs	r3, #1
 8004854:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8004858:	2000      	movs	r0, #0
 800485a:	4770      	bx	lr

0800485c <HAL_TIM_IC_CaptureCallback>:
 800485c:	4770      	bx	lr

0800485e <HAL_TIM_PWM_PulseFinishedCallback>:
 800485e:	4770      	bx	lr

08004860 <HAL_TIM_TriggerCallback>:
 8004860:	4770      	bx	lr

08004862 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004862:	6803      	ldr	r3, [r0, #0]
 8004864:	691a      	ldr	r2, [r3, #16]
 8004866:	0791      	lsls	r1, r2, #30
{
 8004868:	b510      	push	{r4, lr}
 800486a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800486c:	d50f      	bpl.n	800488e <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800486e:	68da      	ldr	r2, [r3, #12]
 8004870:	0792      	lsls	r2, r2, #30
 8004872:	d50c      	bpl.n	800488e <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004874:	f06f 0202 	mvn.w	r2, #2
 8004878:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800487a:	2201      	movs	r2, #1
 800487c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	0799      	lsls	r1, r3, #30
 8004882:	f000 8085 	beq.w	8004990 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8004886:	f7ff ffe9 	bl	800485c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800488a:	2300      	movs	r3, #0
 800488c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800488e:	6823      	ldr	r3, [r4, #0]
 8004890:	691a      	ldr	r2, [r3, #16]
 8004892:	0752      	lsls	r2, r2, #29
 8004894:	d510      	bpl.n	80048b8 <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004896:	68da      	ldr	r2, [r3, #12]
 8004898:	0750      	lsls	r0, r2, #29
 800489a:	d50d      	bpl.n	80048b8 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800489c:	f06f 0204 	mvn.w	r2, #4
 80048a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048a2:	2202      	movs	r2, #2
 80048a4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80048ac:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048ae:	d075      	beq.n	800499c <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80048b0:	f7ff ffd4 	bl	800485c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048b4:	2300      	movs	r3, #0
 80048b6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048b8:	6823      	ldr	r3, [r4, #0]
 80048ba:	691a      	ldr	r2, [r3, #16]
 80048bc:	0711      	lsls	r1, r2, #28
 80048be:	d50f      	bpl.n	80048e0 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048c0:	68da      	ldr	r2, [r3, #12]
 80048c2:	0712      	lsls	r2, r2, #28
 80048c4:	d50c      	bpl.n	80048e0 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048c6:	f06f 0208 	mvn.w	r2, #8
 80048ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048cc:	2204      	movs	r2, #4
 80048ce:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048d0:	69db      	ldr	r3, [r3, #28]
 80048d2:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80048d4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048d6:	d067      	beq.n	80049a8 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80048d8:	f7ff ffc0 	bl	800485c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048dc:	2300      	movs	r3, #0
 80048de:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80048e0:	6823      	ldr	r3, [r4, #0]
 80048e2:	691a      	ldr	r2, [r3, #16]
 80048e4:	06d0      	lsls	r0, r2, #27
 80048e6:	d510      	bpl.n	800490a <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80048e8:	68da      	ldr	r2, [r3, #12]
 80048ea:	06d1      	lsls	r1, r2, #27
 80048ec:	d50d      	bpl.n	800490a <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80048ee:	f06f 0210 	mvn.w	r2, #16
 80048f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048f4:	2208      	movs	r2, #8
 80048f6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048f8:	69db      	ldr	r3, [r3, #28]
 80048fa:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80048fe:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004900:	d058      	beq.n	80049b4 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8004902:	f7ff ffab 	bl	800485c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004906:	2300      	movs	r3, #0
 8004908:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800490a:	6823      	ldr	r3, [r4, #0]
 800490c:	691a      	ldr	r2, [r3, #16]
 800490e:	07d2      	lsls	r2, r2, #31
 8004910:	d508      	bpl.n	8004924 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004912:	68da      	ldr	r2, [r3, #12]
 8004914:	07d0      	lsls	r0, r2, #31
 8004916:	d505      	bpl.n	8004924 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004918:	f06f 0201 	mvn.w	r2, #1
 800491c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800491e:	4620      	mov	r0, r4
 8004920:	f7fc ff52 	bl	80017c8 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004924:	6823      	ldr	r3, [r4, #0]
 8004926:	691a      	ldr	r2, [r3, #16]
 8004928:	0611      	lsls	r1, r2, #24
 800492a:	d508      	bpl.n	800493e <HAL_TIM_IRQHandler+0xdc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	0612      	lsls	r2, r2, #24
 8004930:	d505      	bpl.n	800493e <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004932:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004936:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004938:	4620      	mov	r0, r4
 800493a:	f000 fc2e 	bl	800519a <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800493e:	6823      	ldr	r3, [r4, #0]
 8004940:	691a      	ldr	r2, [r3, #16]
 8004942:	05d0      	lsls	r0, r2, #23
 8004944:	d508      	bpl.n	8004958 <HAL_TIM_IRQHandler+0xf6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004946:	68da      	ldr	r2, [r3, #12]
 8004948:	0611      	lsls	r1, r2, #24
 800494a:	d505      	bpl.n	8004958 <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800494c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004950:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8004952:	4620      	mov	r0, r4
 8004954:	f000 fc22 	bl	800519c <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004958:	6823      	ldr	r3, [r4, #0]
 800495a:	691a      	ldr	r2, [r3, #16]
 800495c:	0652      	lsls	r2, r2, #25
 800495e:	d508      	bpl.n	8004972 <HAL_TIM_IRQHandler+0x110>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	0650      	lsls	r0, r2, #25
 8004964:	d505      	bpl.n	8004972 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004966:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800496a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800496c:	4620      	mov	r0, r4
 800496e:	f7ff ff77 	bl	8004860 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	691a      	ldr	r2, [r3, #16]
 8004976:	0691      	lsls	r1, r2, #26
 8004978:	d522      	bpl.n	80049c0 <HAL_TIM_IRQHandler+0x15e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800497a:	68da      	ldr	r2, [r3, #12]
 800497c:	0692      	lsls	r2, r2, #26
 800497e:	d51f      	bpl.n	80049c0 <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004980:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8004984:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004986:	611a      	str	r2, [r3, #16]
}
 8004988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800498c:	f000 bc04 	b.w	8005198 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004990:	f7fc fed4 	bl	800173c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004994:	4620      	mov	r0, r4
 8004996:	f7ff ff62 	bl	800485e <HAL_TIM_PWM_PulseFinishedCallback>
 800499a:	e776      	b.n	800488a <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800499c:	f7fc fece 	bl	800173c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a0:	4620      	mov	r0, r4
 80049a2:	f7ff ff5c 	bl	800485e <HAL_TIM_PWM_PulseFinishedCallback>
 80049a6:	e785      	b.n	80048b4 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049a8:	f7fc fec8 	bl	800173c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ac:	4620      	mov	r0, r4
 80049ae:	f7ff ff56 	bl	800485e <HAL_TIM_PWM_PulseFinishedCallback>
 80049b2:	e793      	b.n	80048dc <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049b4:	f7fc fec2 	bl	800173c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049b8:	4620      	mov	r0, r4
 80049ba:	f7ff ff50 	bl	800485e <HAL_TIM_PWM_PulseFinishedCallback>
 80049be:	e7a2      	b.n	8004906 <HAL_TIM_IRQHandler+0xa4>
}
 80049c0:	bd10      	pop	{r4, pc}
	...

080049c4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049c4:	4a1a      	ldr	r2, [pc, #104]	; (8004a30 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80049c6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049c8:	4290      	cmp	r0, r2
{
 80049ca:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049cc:	d002      	beq.n	80049d4 <TIM_Base_SetConfig+0x10>
 80049ce:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80049d2:	d109      	bne.n	80049e8 <TIM_Base_SetConfig+0x24>
    tmpcr1 |= Structure->CounterMode;
 80049d4:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049da:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 80049dc:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049e0:	d009      	beq.n	80049f6 <TIM_Base_SetConfig+0x32>
 80049e2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80049e6:	d006      	beq.n	80049f6 <TIM_Base_SetConfig+0x32>
 80049e8:	4a12      	ldr	r2, [pc, #72]	; (8004a34 <TIM_Base_SetConfig+0x70>)
 80049ea:	4290      	cmp	r0, r2
 80049ec:	d003      	beq.n	80049f6 <TIM_Base_SetConfig+0x32>
 80049ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049f2:	4290      	cmp	r0, r2
 80049f4:	d103      	bne.n	80049fe <TIM_Base_SetConfig+0x3a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049f6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80049f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049fc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049fe:	694a      	ldr	r2, [r1, #20]
 8004a00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a04:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004a06:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a08:	688b      	ldr	r3, [r1, #8]
 8004a0a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004a0c:	680b      	ldr	r3, [r1, #0]
 8004a0e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a10:	4b07      	ldr	r3, [pc, #28]	; (8004a30 <TIM_Base_SetConfig+0x6c>)
 8004a12:	4298      	cmp	r0, r3
 8004a14:	d007      	beq.n	8004a26 <TIM_Base_SetConfig+0x62>
 8004a16:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8004a1a:	4298      	cmp	r0, r3
 8004a1c:	d003      	beq.n	8004a26 <TIM_Base_SetConfig+0x62>
 8004a1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a22:	4298      	cmp	r0, r3
 8004a24:	d101      	bne.n	8004a2a <TIM_Base_SetConfig+0x66>
    TIMx->RCR = Structure->RepetitionCounter;
 8004a26:	690b      	ldr	r3, [r1, #16]
 8004a28:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	6143      	str	r3, [r0, #20]
}
 8004a2e:	bd10      	pop	{r4, pc}
 8004a30:	40012c00 	.word	0x40012c00
 8004a34:	40014000 	.word	0x40014000

08004a38 <HAL_TIM_Base_Init>:
{
 8004a38:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004a3a:	4604      	mov	r4, r0
 8004a3c:	b350      	cbz	r0, 8004a94 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004a3e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004a42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004a46:	b91b      	cbnz	r3, 8004a50 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004a48:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004a4c:	f7fd fbb2 	bl	80021b4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004a50:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a52:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004a54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a58:	1d21      	adds	r1, r4, #4
 8004a5a:	f7ff ffb3 	bl	80049c4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004a64:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a66:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004a6a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004a6e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004a72:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004a76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a7e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004a82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a86:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004a8a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004a8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004a92:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004a94:	2001      	movs	r0, #1
 8004a96:	e7fc      	b.n	8004a92 <HAL_TIM_Base_Init+0x5a>

08004a98 <HAL_TIM_OC_Init>:
{
 8004a98:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004a9a:	4604      	mov	r4, r0
 8004a9c:	b350      	cbz	r0, 8004af4 <HAL_TIM_OC_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004a9e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004aa2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004aa6:	b91b      	cbnz	r3, 8004ab0 <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004aa8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8004aac:	f7fd fb22 	bl	80020f4 <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004ab2:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004ab8:	1d21      	adds	r1, r4, #4
 8004aba:	f7ff ff83 	bl	80049c4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004ac4:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004aca:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004ace:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004ad2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004ad6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ada:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ade:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004ae2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004ae6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004aea:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004aee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004af2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004af4:	2001      	movs	r0, #1
 8004af6:	e7fc      	b.n	8004af2 <HAL_TIM_OC_Init+0x5a>

08004af8 <HAL_TIM_PWM_Init>:
{
 8004af8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004afa:	4604      	mov	r4, r0
 8004afc:	b350      	cbz	r0, 8004b54 <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004afe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004b02:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004b06:	b91b      	cbnz	r3, 8004b10 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004b08:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004b0c:	f7fd fad2 	bl	80020b4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004b10:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b12:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004b14:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b18:	1d21      	adds	r1, r4, #4
 8004b1a:	f7ff ff53 	bl	80049c4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004b24:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b26:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004b2a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004b2e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004b32:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004b36:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b3e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004b42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b46:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004b4a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004b4e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004b52:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004b54:	2001      	movs	r0, #1
 8004b56:	e7fc      	b.n	8004b52 <HAL_TIM_PWM_Init+0x5a>

08004b58 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b58:	6a03      	ldr	r3, [r0, #32]
 8004b5a:	f023 0310 	bic.w	r3, r3, #16
 8004b5e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8004b60:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004b62:	6842      	ldr	r2, [r0, #4]
{
 8004b64:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 8004b66:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b68:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b6a:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8004b6e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b72:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b76:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004b78:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b7c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b80:	4d0e      	ldr	r5, [pc, #56]	; (8004bbc <TIM_OC2_SetConfig+0x64>)
 8004b82:	42a8      	cmp	r0, r5
 8004b84:	d10e      	bne.n	8004ba4 <TIM_OC2_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b86:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b8c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b94:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b98:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b9c:	4335      	orrs	r5, r6
 8004b9e:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004ba2:	e005      	b.n	8004bb0 <TIM_OC2_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba4:	4d06      	ldr	r5, [pc, #24]	; (8004bc0 <TIM_OC2_SetConfig+0x68>)
 8004ba6:	42a8      	cmp	r0, r5
 8004ba8:	d0f4      	beq.n	8004b94 <TIM_OC2_SetConfig+0x3c>
 8004baa:	4d06      	ldr	r5, [pc, #24]	; (8004bc4 <TIM_OC2_SetConfig+0x6c>)
 8004bac:	42a8      	cmp	r0, r5
 8004bae:	d0f1      	beq.n	8004b94 <TIM_OC2_SetConfig+0x3c>
  TIMx->CR2 = tmpcr2;
 8004bb0:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8004bb2:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004bb4:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004bb6:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004bb8:	6203      	str	r3, [r0, #32]
}
 8004bba:	bd70      	pop	{r4, r5, r6, pc}
 8004bbc:	40012c00 	.word	0x40012c00
 8004bc0:	40014000 	.word	0x40014000
 8004bc4:	40014400 	.word	0x40014400

08004bc8 <HAL_TIM_OC_ConfigChannel>:
{
 8004bc8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004bca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004bce:	2b01      	cmp	r3, #1
{
 8004bd0:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8004bd2:	d02b      	beq.n	8004c2c <HAL_TIM_OC_ConfigChannel+0x64>
 8004bd4:	2001      	movs	r0, #1
  switch (Channel)
 8004bd6:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8004bd8:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8004bdc:	d01e      	beq.n	8004c1c <HAL_TIM_OC_ConfigChannel+0x54>
 8004bde:	d808      	bhi.n	8004bf2 <HAL_TIM_OC_ConfigChannel+0x2a>
 8004be0:	2a04      	cmp	r2, #4
 8004be2:	d013      	beq.n	8004c0c <HAL_TIM_OC_ConfigChannel+0x44>
 8004be4:	2a08      	cmp	r2, #8
 8004be6:	d015      	beq.n	8004c14 <HAL_TIM_OC_ConfigChannel+0x4c>
 8004be8:	b15a      	cbz	r2, 8004c02 <HAL_TIM_OC_ConfigChannel+0x3a>
  __HAL_UNLOCK(htim);
 8004bea:	2300      	movs	r3, #0
 8004bec:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8004bf0:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8004bf2:	2a10      	cmp	r2, #16
 8004bf4:	d016      	beq.n	8004c24 <HAL_TIM_OC_ConfigChannel+0x5c>
 8004bf6:	2a14      	cmp	r2, #20
 8004bf8:	d1f7      	bne.n	8004bea <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004bfa:	6828      	ldr	r0, [r5, #0]
 8004bfc:	f7ff fdc0 	bl	8004780 <TIM_OC6_SetConfig>
 8004c00:	e002      	b.n	8004c08 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c02:	6828      	ldr	r0, [r5, #0]
 8004c04:	f7ff fcf0 	bl	80045e8 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004c08:	2000      	movs	r0, #0
      break;
 8004c0a:	e7ee      	b.n	8004bea <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c0c:	6828      	ldr	r0, [r5, #0]
 8004c0e:	f7ff ffa3 	bl	8004b58 <TIM_OC2_SetConfig>
      break;
 8004c12:	e7f9      	b.n	8004c08 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c14:	6828      	ldr	r0, [r5, #0]
 8004c16:	f7ff fd23 	bl	8004660 <TIM_OC3_SetConfig>
      break;
 8004c1a:	e7f5      	b.n	8004c08 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c1c:	6828      	ldr	r0, [r5, #0]
 8004c1e:	f7ff fd57 	bl	80046d0 <TIM_OC4_SetConfig>
      break;
 8004c22:	e7f1      	b.n	8004c08 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004c24:	6828      	ldr	r0, [r5, #0]
 8004c26:	f7ff fd7f 	bl	8004728 <TIM_OC5_SetConfig>
      break;
 8004c2a:	e7ed      	b.n	8004c08 <HAL_TIM_OC_ConfigChannel+0x40>
  __HAL_LOCK(htim);
 8004c2c:	2002      	movs	r0, #2
 8004c2e:	e7df      	b.n	8004bf0 <HAL_TIM_OC_ConfigChannel+0x28>

08004c30 <HAL_TIM_PWM_ConfigChannel>:
{
 8004c30:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8004c32:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004c36:	2b01      	cmp	r3, #1
{
 8004c38:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8004c3a:	d079      	beq.n	8004d30 <HAL_TIM_PWM_ConfigChannel+0x100>
 8004c3c:	2001      	movs	r0, #1
  switch (Channel)
 8004c3e:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8004c40:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8004c44:	d052      	beq.n	8004cec <HAL_TIM_PWM_ConfigChannel+0xbc>
 8004c46:	d808      	bhi.n	8004c5a <HAL_TIM_PWM_ConfigChannel+0x2a>
 8004c48:	2a04      	cmp	r2, #4
 8004c4a:	d02d      	beq.n	8004ca8 <HAL_TIM_PWM_ConfigChannel+0x78>
 8004c4c:	2a08      	cmp	r2, #8
 8004c4e:	d03c      	beq.n	8004cca <HAL_TIM_PWM_ConfigChannel+0x9a>
 8004c50:	b1c2      	cbz	r2, 8004c84 <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_UNLOCK(htim);
 8004c52:	2300      	movs	r3, #0
 8004c54:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8004c58:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8004c5a:	2a10      	cmp	r2, #16
 8004c5c:	d057      	beq.n	8004d0e <HAL_TIM_PWM_ConfigChannel+0xde>
 8004c5e:	2a14      	cmp	r2, #20
 8004c60:	d1f7      	bne.n	8004c52 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004c62:	6828      	ldr	r0, [r5, #0]
 8004c64:	f7ff fd8c 	bl	8004780 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c68:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c6a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c72:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004c74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c7e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004c82:	e053      	b.n	8004d2c <HAL_TIM_PWM_ConfigChannel+0xfc>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c84:	6828      	ldr	r0, [r5, #0]
 8004c86:	f7ff fcaf 	bl	80045e8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c8a:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c8c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c8e:	699a      	ldr	r2, [r3, #24]
 8004c90:	f042 0208 	orr.w	r2, r2, #8
 8004c94:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c96:	699a      	ldr	r2, [r3, #24]
 8004c98:	f022 0204 	bic.w	r2, r2, #4
 8004c9c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c9e:	699a      	ldr	r2, [r3, #24]
 8004ca0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ca2:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004ca4:	2000      	movs	r0, #0
      break;
 8004ca6:	e7d4      	b.n	8004c52 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ca8:	6828      	ldr	r0, [r5, #0]
 8004caa:	f7ff ff55 	bl	8004b58 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cae:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cb0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cb2:	699a      	ldr	r2, [r3, #24]
 8004cb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cb8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cba:	699a      	ldr	r2, [r3, #24]
 8004cbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cc0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cc2:	699a      	ldr	r2, [r3, #24]
 8004cc4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004cc8:	e7eb      	b.n	8004ca2 <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cca:	6828      	ldr	r0, [r5, #0]
 8004ccc:	f7ff fcc8 	bl	8004660 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cd0:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004cd2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cd4:	69da      	ldr	r2, [r3, #28]
 8004cd6:	f042 0208 	orr.w	r2, r2, #8
 8004cda:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004cdc:	69da      	ldr	r2, [r3, #28]
 8004cde:	f022 0204 	bic.w	r2, r2, #4
 8004ce2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ce4:	69da      	ldr	r2, [r3, #28]
 8004ce6:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ce8:	61da      	str	r2, [r3, #28]
      break;
 8004cea:	e7db      	b.n	8004ca4 <HAL_TIM_PWM_ConfigChannel+0x74>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004cec:	6828      	ldr	r0, [r5, #0]
 8004cee:	f7ff fcef 	bl	80046d0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004cf2:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cf4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004cf6:	69da      	ldr	r2, [r3, #28]
 8004cf8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cfe:	69da      	ldr	r2, [r3, #28]
 8004d00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d06:	69da      	ldr	r2, [r3, #28]
 8004d08:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004d0c:	e7ec      	b.n	8004ce8 <HAL_TIM_PWM_ConfigChannel+0xb8>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004d0e:	6828      	ldr	r0, [r5, #0]
 8004d10:	f7ff fd0a 	bl	8004728 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d14:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d16:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d1a:	f042 0208 	orr.w	r2, r2, #8
 8004d1e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004d20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d22:	f022 0204 	bic.w	r2, r2, #4
 8004d26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d2a:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004d2c:	655a      	str	r2, [r3, #84]	; 0x54
 8004d2e:	e7b9      	b.n	8004ca4 <HAL_TIM_PWM_ConfigChannel+0x74>
  __HAL_LOCK(htim);
 8004d30:	2002      	movs	r0, #2
 8004d32:	e791      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x28>

08004d34 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d34:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d36:	f001 011f 	and.w	r1, r1, #31
{
 8004d3a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d3c:	2401      	movs	r4, #1
 8004d3e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8004d40:	ea23 0304 	bic.w	r3, r3, r4
 8004d44:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d46:	6a03      	ldr	r3, [r0, #32]
 8004d48:	408a      	lsls	r2, r1
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	6202      	str	r2, [r0, #32]
}
 8004d4e:	bd10      	pop	{r4, pc}

08004d50 <HAL_TIM_OC_Start>:
{
 8004d50:	b510      	push	{r4, lr}
 8004d52:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d54:	b929      	cbnz	r1, 8004d62 <HAL_TIM_OC_Start+0x12>
 8004d56:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d027      	beq.n	8004dae <HAL_TIM_OC_Start+0x5e>
    return HAL_ERROR;
 8004d5e:	2001      	movs	r0, #1
 8004d60:	e043      	b.n	8004dea <HAL_TIM_OC_Start+0x9a>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d62:	2904      	cmp	r1, #4
 8004d64:	d107      	bne.n	8004d76 <HAL_TIM_OC_Start+0x26>
 8004d66:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d1f7      	bne.n	8004d5e <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d6e:	2302      	movs	r3, #2
 8004d70:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8004d74:	e01e      	b.n	8004db4 <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d76:	2908      	cmp	r1, #8
 8004d78:	d10d      	bne.n	8004d96 <HAL_TIM_OC_Start+0x46>
 8004d7a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004d7e:	3b01      	subs	r3, #1
 8004d80:	bf18      	it	ne
 8004d82:	2301      	movne	r3, #1
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1ea      	bne.n	8004d5e <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d88:	2908      	cmp	r1, #8
 8004d8a:	f04f 0302 	mov.w	r3, #2
 8004d8e:	d12d      	bne.n	8004dec <HAL_TIM_OC_Start+0x9c>
 8004d90:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004d94:	e00e      	b.n	8004db4 <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d96:	290c      	cmp	r1, #12
 8004d98:	d102      	bne.n	8004da0 <HAL_TIM_OC_Start+0x50>
 8004d9a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004d9e:	e7ee      	b.n	8004d7e <HAL_TIM_OC_Start+0x2e>
 8004da0:	2910      	cmp	r1, #16
 8004da2:	bf0c      	ite	eq
 8004da4:	f890 3042 	ldrbeq.w	r3, [r0, #66]	; 0x42
 8004da8:	f890 3043 	ldrbne.w	r3, [r0, #67]	; 0x43
 8004dac:	e7e7      	b.n	8004d7e <HAL_TIM_OC_Start+0x2e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dae:	2302      	movs	r3, #2
 8004db0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004db4:	6820      	ldr	r0, [r4, #0]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f7ff ffbc 	bl	8004d34 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dbc:	6823      	ldr	r3, [r4, #0]
 8004dbe:	491a      	ldr	r1, [pc, #104]	; (8004e28 <HAL_TIM_OC_Start+0xd8>)
 8004dc0:	428b      	cmp	r3, r1
 8004dc2:	d006      	beq.n	8004dd2 <HAL_TIM_OC_Start+0x82>
 8004dc4:	4a19      	ldr	r2, [pc, #100]	; (8004e2c <HAL_TIM_OC_Start+0xdc>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d003      	beq.n	8004dd2 <HAL_TIM_OC_Start+0x82>
 8004dca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d127      	bne.n	8004e22 <HAL_TIM_OC_Start+0xd2>
    __HAL_TIM_MOE_ENABLE(htim);
 8004dd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dd4:	428b      	cmp	r3, r1
    __HAL_TIM_MOE_ENABLE(htim);
 8004dd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dda:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ddc:	d112      	bne.n	8004e04 <HAL_TIM_OC_Start+0xb4>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dde:	6899      	ldr	r1, [r3, #8]
 8004de0:	4a13      	ldr	r2, [pc, #76]	; (8004e30 <HAL_TIM_OC_Start+0xe0>)
 8004de2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004de4:	2a06      	cmp	r2, #6
 8004de6:	d114      	bne.n	8004e12 <HAL_TIM_OC_Start+0xc2>
  return HAL_OK;
 8004de8:	2000      	movs	r0, #0
}
 8004dea:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dec:	290c      	cmp	r1, #12
 8004dee:	d102      	bne.n	8004df6 <HAL_TIM_OC_Start+0xa6>
 8004df0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004df4:	e7de      	b.n	8004db4 <HAL_TIM_OC_Start+0x64>
 8004df6:	2910      	cmp	r1, #16
 8004df8:	bf0c      	ite	eq
 8004dfa:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 8004dfe:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
 8004e02:	e7d7      	b.n	8004db4 <HAL_TIM_OC_Start+0x64>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e08:	d0e9      	beq.n	8004dde <HAL_TIM_OC_Start+0x8e>
 8004e0a:	4a08      	ldr	r2, [pc, #32]	; (8004e2c <HAL_TIM_OC_Start+0xdc>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d103      	bne.n	8004e18 <HAL_TIM_OC_Start+0xc8>
 8004e10:	e7e5      	b.n	8004dde <HAL_TIM_OC_Start+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e12:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004e16:	d0e7      	beq.n	8004de8 <HAL_TIM_OC_Start+0x98>
    __HAL_TIM_ENABLE(htim);
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	f042 0201 	orr.w	r2, r2, #1
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	e7e2      	b.n	8004de8 <HAL_TIM_OC_Start+0x98>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e26:	e7f2      	b.n	8004e0e <HAL_TIM_OC_Start+0xbe>
 8004e28:	40012c00 	.word	0x40012c00
 8004e2c:	40014000 	.word	0x40014000
 8004e30:	00010007 	.word	0x00010007

08004e34 <HAL_TIM_PWM_Start>:
 8004e34:	f7ff bf8c 	b.w	8004d50 <HAL_TIM_OC_Start>

08004e38 <HAL_TIM_OC_Stop>:
{
 8004e38:	b538      	push	{r3, r4, r5, lr}
 8004e3a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	6800      	ldr	r0, [r0, #0]
{
 8004e40:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004e42:	f7ff ff77 	bl	8004d34 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e46:	6823      	ldr	r3, [r4, #0]
 8004e48:	4a21      	ldr	r2, [pc, #132]	; (8004ed0 <HAL_TIM_OC_Stop+0x98>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d007      	beq.n	8004e5e <HAL_TIM_OC_Stop+0x26>
 8004e4e:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d003      	beq.n	8004e5e <HAL_TIM_OC_Stop+0x26>
 8004e56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d10d      	bne.n	8004e7a <HAL_TIM_OC_Stop+0x42>
    __HAL_TIM_MOE_DISABLE(htim);
 8004e5e:	6a19      	ldr	r1, [r3, #32]
 8004e60:	f241 1211 	movw	r2, #4369	; 0x1111
 8004e64:	4211      	tst	r1, r2
 8004e66:	d108      	bne.n	8004e7a <HAL_TIM_OC_Stop+0x42>
 8004e68:	6a19      	ldr	r1, [r3, #32]
 8004e6a:	f240 4244 	movw	r2, #1092	; 0x444
 8004e6e:	4211      	tst	r1, r2
 8004e70:	bf02      	ittt	eq
 8004e72:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8004e74:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8004e78:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8004e7a:	6a19      	ldr	r1, [r3, #32]
 8004e7c:	f241 1211 	movw	r2, #4369	; 0x1111
 8004e80:	4211      	tst	r1, r2
 8004e82:	d108      	bne.n	8004e96 <HAL_TIM_OC_Stop+0x5e>
 8004e84:	6a19      	ldr	r1, [r3, #32]
 8004e86:	f240 4244 	movw	r2, #1092	; 0x444
 8004e8a:	4211      	tst	r1, r2
 8004e8c:	bf02      	ittt	eq
 8004e8e:	681a      	ldreq	r2, [r3, #0]
 8004e90:	f022 0201 	biceq.w	r2, r2, #1
 8004e94:	601a      	streq	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004e96:	2301      	movs	r3, #1
 8004e98:	b91d      	cbnz	r5, 8004ea2 <HAL_TIM_OC_Stop+0x6a>
 8004e9a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8004e9e:	2000      	movs	r0, #0
 8004ea0:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004ea2:	2d04      	cmp	r5, #4
 8004ea4:	d102      	bne.n	8004eac <HAL_TIM_OC_Stop+0x74>
 8004ea6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004eaa:	e7f8      	b.n	8004e9e <HAL_TIM_OC_Stop+0x66>
 8004eac:	2d08      	cmp	r5, #8
 8004eae:	d102      	bne.n	8004eb6 <HAL_TIM_OC_Stop+0x7e>
 8004eb0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004eb4:	e7f3      	b.n	8004e9e <HAL_TIM_OC_Stop+0x66>
 8004eb6:	2d0c      	cmp	r5, #12
 8004eb8:	d102      	bne.n	8004ec0 <HAL_TIM_OC_Stop+0x88>
 8004eba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004ebe:	e7ee      	b.n	8004e9e <HAL_TIM_OC_Stop+0x66>
 8004ec0:	2d10      	cmp	r5, #16
 8004ec2:	bf0c      	ite	eq
 8004ec4:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 8004ec8:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
 8004ecc:	e7e7      	b.n	8004e9e <HAL_TIM_OC_Stop+0x66>
 8004ece:	bf00      	nop
 8004ed0:	40012c00 	.word	0x40012c00

08004ed4 <HAL_TIM_PWM_Stop>:
 8004ed4:	f7ff bfb0 	b.w	8004e38 <HAL_TIM_OC_Stop>

08004ed8 <HAL_TIM_OC_Start_IT>:
{
 8004ed8:	b510      	push	{r4, lr}
 8004eda:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004edc:	b929      	cbnz	r1, 8004eea <HAL_TIM_OC_Start_IT+0x12>
 8004ede:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d02f      	beq.n	8004f46 <HAL_TIM_OC_Start_IT+0x6e>
    return HAL_ERROR;
 8004ee6:	2001      	movs	r0, #1
 8004ee8:	e050      	b.n	8004f8c <HAL_TIM_OC_Start_IT+0xb4>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004eea:	2904      	cmp	r1, #4
 8004eec:	d10b      	bne.n	8004f06 <HAL_TIM_OC_Start_IT+0x2e>
 8004eee:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d1f7      	bne.n	8004ee6 <HAL_TIM_OC_Start_IT+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ef6:	2302      	movs	r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004ef8:	6802      	ldr	r2, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004efa:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004efe:	68d3      	ldr	r3, [r2, #12]
 8004f00:	f043 0304 	orr.w	r3, r3, #4
 8004f04:	e026      	b.n	8004f54 <HAL_TIM_OC_Start_IT+0x7c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f06:	2908      	cmp	r1, #8
 8004f08:	d111      	bne.n	8004f2e <HAL_TIM_OC_Start_IT+0x56>
 8004f0a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004f0e:	3b01      	subs	r3, #1
 8004f10:	bf18      	it	ne
 8004f12:	2301      	movne	r3, #1
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1e6      	bne.n	8004ee6 <HAL_TIM_OC_Start_IT+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f18:	2908      	cmp	r1, #8
 8004f1a:	f04f 0302 	mov.w	r3, #2
 8004f1e:	d136      	bne.n	8004f8e <HAL_TIM_OC_Start_IT+0xb6>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f20:	6822      	ldr	r2, [r4, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f22:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f26:	68d3      	ldr	r3, [r2, #12]
 8004f28:	f043 0308 	orr.w	r3, r3, #8
 8004f2c:	e012      	b.n	8004f54 <HAL_TIM_OC_Start_IT+0x7c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f2e:	290c      	cmp	r1, #12
 8004f30:	d102      	bne.n	8004f38 <HAL_TIM_OC_Start_IT+0x60>
 8004f32:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004f36:	e7ea      	b.n	8004f0e <HAL_TIM_OC_Start_IT+0x36>
 8004f38:	2910      	cmp	r1, #16
 8004f3a:	bf0c      	ite	eq
 8004f3c:	f890 3042 	ldrbeq.w	r3, [r0, #66]	; 0x42
 8004f40:	f890 3043 	ldrbne.w	r3, [r0, #67]	; 0x43
 8004f44:	e7e3      	b.n	8004f0e <HAL_TIM_OC_Start_IT+0x36>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f46:	2302      	movs	r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f48:	6802      	ldr	r2, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f4a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f4e:	68d3      	ldr	r3, [r2, #12]
 8004f50:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004f54:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f56:	6820      	ldr	r0, [r4, #0]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	f7ff feeb 	bl	8004d34 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	491c      	ldr	r1, [pc, #112]	; (8004fd4 <HAL_TIM_OC_Start_IT+0xfc>)
 8004f62:	428b      	cmp	r3, r1
 8004f64:	d006      	beq.n	8004f74 <HAL_TIM_OC_Start_IT+0x9c>
 8004f66:	4a1c      	ldr	r2, [pc, #112]	; (8004fd8 <HAL_TIM_OC_Start_IT+0x100>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d003      	beq.n	8004f74 <HAL_TIM_OC_Start_IT+0x9c>
 8004f6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d12b      	bne.n	8004fcc <HAL_TIM_OC_Start_IT+0xf4>
      __HAL_TIM_MOE_ENABLE(htim);
 8004f74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f76:	428b      	cmp	r3, r1
      __HAL_TIM_MOE_ENABLE(htim);
 8004f78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f7c:	645a      	str	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f7e:	d116      	bne.n	8004fae <HAL_TIM_OC_Start_IT+0xd6>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f80:	6899      	ldr	r1, [r3, #8]
 8004f82:	4a16      	ldr	r2, [pc, #88]	; (8004fdc <HAL_TIM_OC_Start_IT+0x104>)
 8004f84:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f86:	2a06      	cmp	r2, #6
 8004f88:	d118      	bne.n	8004fbc <HAL_TIM_OC_Start_IT+0xe4>
 8004f8a:	2000      	movs	r0, #0
}
 8004f8c:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f8e:	290c      	cmp	r1, #12
 8004f90:	d106      	bne.n	8004fa0 <HAL_TIM_OC_Start_IT+0xc8>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f92:	6822      	ldr	r2, [r4, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f94:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f98:	68d3      	ldr	r3, [r2, #12]
 8004f9a:	f043 0310 	orr.w	r3, r3, #16
 8004f9e:	e7d9      	b.n	8004f54 <HAL_TIM_OC_Start_IT+0x7c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fa0:	2910      	cmp	r1, #16
 8004fa2:	bf0c      	ite	eq
 8004fa4:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 8004fa8:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
  switch (Channel)
 8004fac:	e79b      	b.n	8004ee6 <HAL_TIM_OC_Start_IT+0xe>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb2:	d0e5      	beq.n	8004f80 <HAL_TIM_OC_Start_IT+0xa8>
 8004fb4:	4a08      	ldr	r2, [pc, #32]	; (8004fd8 <HAL_TIM_OC_Start_IT+0x100>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d103      	bne.n	8004fc2 <HAL_TIM_OC_Start_IT+0xea>
 8004fba:	e7e1      	b.n	8004f80 <HAL_TIM_OC_Start_IT+0xa8>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fbc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004fc0:	d0e3      	beq.n	8004f8a <HAL_TIM_OC_Start_IT+0xb2>
      __HAL_TIM_ENABLE(htim);
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	f042 0201 	orr.w	r2, r2, #1
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	e7de      	b.n	8004f8a <HAL_TIM_OC_Start_IT+0xb2>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fd0:	e7f2      	b.n	8004fb8 <HAL_TIM_OC_Start_IT+0xe0>
 8004fd2:	bf00      	nop
 8004fd4:	40012c00 	.word	0x40012c00
 8004fd8:	40014000 	.word	0x40014000
 8004fdc:	00010007 	.word	0x00010007

08004fe0 <HAL_TIM_OC_Stop_IT>:
  switch (Channel)
 8004fe0:	2908      	cmp	r1, #8
{
 8004fe2:	b538      	push	{r3, r4, r5, lr}
 8004fe4:	4605      	mov	r5, r0
 8004fe6:	460c      	mov	r4, r1
  switch (Channel)
 8004fe8:	d049      	beq.n	800507e <HAL_TIM_OC_Stop_IT+0x9e>
 8004fea:	d804      	bhi.n	8004ff6 <HAL_TIM_OC_Stop_IT+0x16>
 8004fec:	b151      	cbz	r1, 8005004 <HAL_TIM_OC_Stop_IT+0x24>
 8004fee:	2904      	cmp	r1, #4
 8004ff0:	d040      	beq.n	8005074 <HAL_TIM_OC_Stop_IT+0x94>
 8004ff2:	2001      	movs	r0, #1
}
 8004ff4:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8004ff6:	290c      	cmp	r1, #12
 8004ff8:	d1fb      	bne.n	8004ff2 <HAL_TIM_OC_Stop_IT+0x12>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004ffa:	6802      	ldr	r2, [r0, #0]
 8004ffc:	68d3      	ldr	r3, [r2, #12]
 8004ffe:	f023 0310 	bic.w	r3, r3, #16
 8005002:	e003      	b.n	800500c <HAL_TIM_OC_Stop_IT+0x2c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005004:	6802      	ldr	r2, [r0, #0]
 8005006:	68d3      	ldr	r3, [r2, #12]
 8005008:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800500c:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800500e:	6828      	ldr	r0, [r5, #0]
 8005010:	2200      	movs	r2, #0
 8005012:	4621      	mov	r1, r4
 8005014:	f7ff fe8e 	bl	8004d34 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005018:	682b      	ldr	r3, [r5, #0]
 800501a:	4a26      	ldr	r2, [pc, #152]	; (80050b4 <HAL_TIM_OC_Stop_IT+0xd4>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d007      	beq.n	8005030 <HAL_TIM_OC_Stop_IT+0x50>
 8005020:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005024:	4293      	cmp	r3, r2
 8005026:	d003      	beq.n	8005030 <HAL_TIM_OC_Stop_IT+0x50>
 8005028:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800502c:	4293      	cmp	r3, r2
 800502e:	d10d      	bne.n	800504c <HAL_TIM_OC_Stop_IT+0x6c>
      __HAL_TIM_MOE_DISABLE(htim);
 8005030:	6a19      	ldr	r1, [r3, #32]
 8005032:	f241 1211 	movw	r2, #4369	; 0x1111
 8005036:	4211      	tst	r1, r2
 8005038:	d108      	bne.n	800504c <HAL_TIM_OC_Stop_IT+0x6c>
 800503a:	6a19      	ldr	r1, [r3, #32]
 800503c:	f240 4244 	movw	r2, #1092	; 0x444
 8005040:	4211      	tst	r1, r2
 8005042:	bf02      	ittt	eq
 8005044:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8005046:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 800504a:	645a      	streq	r2, [r3, #68]	; 0x44
    __HAL_TIM_DISABLE(htim);
 800504c:	6a19      	ldr	r1, [r3, #32]
 800504e:	f241 1211 	movw	r2, #4369	; 0x1111
 8005052:	4211      	tst	r1, r2
 8005054:	d108      	bne.n	8005068 <HAL_TIM_OC_Stop_IT+0x88>
 8005056:	6a19      	ldr	r1, [r3, #32]
 8005058:	f240 4244 	movw	r2, #1092	; 0x444
 800505c:	4211      	tst	r1, r2
 800505e:	bf02      	ittt	eq
 8005060:	681a      	ldreq	r2, [r3, #0]
 8005062:	f022 0201 	biceq.w	r2, r2, #1
 8005066:	601a      	streq	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005068:	2301      	movs	r3, #1
 800506a:	b96c      	cbnz	r4, 8005088 <HAL_TIM_OC_Stop_IT+0xa8>
 800506c:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
 8005070:	2000      	movs	r0, #0
 8005072:	e7bf      	b.n	8004ff4 <HAL_TIM_OC_Stop_IT+0x14>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005074:	6802      	ldr	r2, [r0, #0]
 8005076:	68d3      	ldr	r3, [r2, #12]
 8005078:	f023 0304 	bic.w	r3, r3, #4
 800507c:	e7c6      	b.n	800500c <HAL_TIM_OC_Stop_IT+0x2c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800507e:	6802      	ldr	r2, [r0, #0]
 8005080:	68d3      	ldr	r3, [r2, #12]
 8005082:	f023 0308 	bic.w	r3, r3, #8
 8005086:	e7c1      	b.n	800500c <HAL_TIM_OC_Stop_IT+0x2c>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005088:	2c04      	cmp	r4, #4
 800508a:	d102      	bne.n	8005092 <HAL_TIM_OC_Stop_IT+0xb2>
 800508c:	f885 303f 	strb.w	r3, [r5, #63]	; 0x3f
 8005090:	e7ee      	b.n	8005070 <HAL_TIM_OC_Stop_IT+0x90>
 8005092:	2c08      	cmp	r4, #8
 8005094:	d102      	bne.n	800509c <HAL_TIM_OC_Stop_IT+0xbc>
 8005096:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
 800509a:	e7e9      	b.n	8005070 <HAL_TIM_OC_Stop_IT+0x90>
 800509c:	2c0c      	cmp	r4, #12
 800509e:	d102      	bne.n	80050a6 <HAL_TIM_OC_Stop_IT+0xc6>
 80050a0:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
 80050a4:	e7e4      	b.n	8005070 <HAL_TIM_OC_Stop_IT+0x90>
 80050a6:	2c10      	cmp	r4, #16
 80050a8:	bf0c      	ite	eq
 80050aa:	f885 3042 	strbeq.w	r3, [r5, #66]	; 0x42
 80050ae:	f885 3043 	strbne.w	r3, [r5, #67]	; 0x43
 80050b2:	e7dd      	b.n	8005070 <HAL_TIM_OC_Stop_IT+0x90>
 80050b4:	40012c00 	.word	0x40012c00

080050b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050b8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050ba:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80050be:	2b01      	cmp	r3, #1
 80050c0:	f04f 0302 	mov.w	r3, #2
 80050c4:	d023      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050c6:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050c8:	4d12      	ldr	r5, [pc, #72]	; (8005114 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80050ca:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80050ce:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80050d0:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050d2:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80050d4:	bf02      	ittt	eq
 80050d6:	684e      	ldreq	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80050d8:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80050dc:	4333      	orreq	r3, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050de:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80050e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050e4:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050e6:	42aa      	cmp	r2, r5
  htim->Instance->CR2 = tmpcr2;
 80050e8:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050ea:	d005      	beq.n	80050f8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80050ec:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80050f0:	d002      	beq.n	80050f8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80050f2:	4b09      	ldr	r3, [pc, #36]	; (8005118 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d104      	bne.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050f8:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050fa:	f024 0380 	bic.w	r3, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050fe:	430b      	orrs	r3, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005100:	6093      	str	r3, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005102:	2301      	movs	r3, #1
 8005104:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005108:	2300      	movs	r3, #0
 800510a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800510e:	4618      	mov	r0, r3

  return HAL_OK;
}
 8005110:	bd70      	pop	{r4, r5, r6, pc}
 8005112:	bf00      	nop
 8005114:	40012c00 	.word	0x40012c00
 8005118:	40014000 	.word	0x40014000

0800511c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800511c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800511e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005122:	2b01      	cmp	r3, #1
 8005124:	d034      	beq.n	8005190 <HAL_TIMEx_ConfigBreakDeadTime+0x74>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005126:	68cb      	ldr	r3, [r1, #12]
 8005128:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800512a:	4c1a      	ldr	r4, [pc, #104]	; (8005194 <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800512c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005130:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005132:	684a      	ldr	r2, [r1, #4]
 8005134:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005138:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800513a:	680a      	ldr	r2, [r1, #0]
 800513c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005140:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005142:	690a      	ldr	r2, [r1, #16]
 8005144:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005148:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800514a:	694a      	ldr	r2, [r1, #20]
 800514c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005150:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005152:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8005154:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005158:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800515a:	698a      	ldr	r2, [r1, #24]
 800515c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8005160:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005164:	6802      	ldr	r2, [r0, #0]
 8005166:	42a2      	cmp	r2, r4
 8005168:	d10c      	bne.n	8005184 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800516a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800516c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005170:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005174:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005176:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005178:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800517c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800517e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005182:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005184:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005186:	2300      	movs	r3, #0
 8005188:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 800518c:	4618      	mov	r0, r3
}
 800518e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8005190:	2002      	movs	r0, #2
 8005192:	e7fc      	b.n	800518e <HAL_TIMEx_ConfigBreakDeadTime+0x72>
 8005194:	40012c00 	.word	0x40012c00

08005198 <HAL_TIMEx_CommutCallback>:
 8005198:	4770      	bx	lr

0800519a <HAL_TIMEx_BreakCallback>:
 800519a:	4770      	bx	lr

0800519c <HAL_TIMEx_Break2Callback>:
 800519c:	4770      	bx	lr

0800519e <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800519e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a0:	e852 3f00 	ldrex	r3, [r2]
 80051a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a8:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80051ac:	6802      	ldr	r2, [r0, #0]
 80051ae:	2900      	cmp	r1, #0
 80051b0:	d1f5      	bne.n	800519e <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b2:	f102 0308 	add.w	r3, r2, #8
 80051b6:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ba:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051be:	f102 0c08 	add.w	ip, r2, #8
 80051c2:	e84c 3100 	strex	r1, r3, [ip]
 80051c6:	2900      	cmp	r1, #0
 80051c8:	d1f3      	bne.n	80051b2 <UART_EndRxTransfer+0x14>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051ca:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d107      	bne.n	80051e0 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d0:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051d4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d8:	e842 3100 	strex	r1, r3, [r2]
 80051dc:	2900      	cmp	r1, #0
 80051de:	d1f7      	bne.n	80051d0 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051e0:	2320      	movs	r3, #32
 80051e2:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e4:	2300      	movs	r3, #0
 80051e6:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051e8:	6643      	str	r3, [r0, #100]	; 0x64
}
 80051ea:	4770      	bx	lr

080051ec <HAL_UART_TxCpltCallback>:
 80051ec:	4770      	bx	lr

080051ee <HAL_UART_ErrorCallback>:
 80051ee:	4770      	bx	lr

080051f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051f0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80051f2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80051f4:	2300      	movs	r3, #0
 80051f6:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80051fa:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051fe:	f7ff fff6 	bl	80051ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005202:	bd08      	pop	{r3, pc}

08005204 <HAL_UART_AbortReceiveCpltCallback>:
 8005204:	4770      	bx	lr
	...

08005208 <HAL_UART_AbortReceive_IT>:
{
 8005208:	b510      	push	{r4, lr}
 800520a:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800520c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520e:	e852 3f00 	ldrex	r3, [r2]
 8005212:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005216:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800521a:	6823      	ldr	r3, [r4, #0]
 800521c:	2900      	cmp	r1, #0
 800521e:	d1f5      	bne.n	800520c <HAL_UART_AbortReceive_IT+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005220:	f103 0208 	add.w	r2, r3, #8
 8005224:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005228:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522c:	f103 0008 	add.w	r0, r3, #8
 8005230:	e840 2100 	strex	r1, r2, [r0]
 8005234:	2900      	cmp	r1, #0
 8005236:	d1f3      	bne.n	8005220 <HAL_UART_AbortReceive_IT+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005238:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800523a:	2a01      	cmp	r2, #1
 800523c:	d107      	bne.n	800524e <HAL_UART_AbortReceive_IT+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005242:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005246:	e843 2100 	strex	r1, r2, [r3]
 800524a:	2900      	cmp	r1, #0
 800524c:	d1f7      	bne.n	800523e <HAL_UART_AbortReceive_IT+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800524e:	689a      	ldr	r2, [r3, #8]
 8005250:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8005254:	d028      	beq.n	80052a8 <HAL_UART_AbortReceive_IT+0xa0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005256:	f103 0208 	add.w	r2, r3, #8
 800525a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800525e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005262:	f103 0008 	add.w	r0, r3, #8
 8005266:	e840 2100 	strex	r1, r2, [r0]
 800526a:	2900      	cmp	r1, #0
 800526c:	d1f3      	bne.n	8005256 <HAL_UART_AbortReceive_IT+0x4e>
    if (huart->hdmarx != NULL)
 800526e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005270:	b148      	cbz	r0, 8005286 <HAL_UART_AbortReceive_IT+0x7e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8005272:	4b12      	ldr	r3, [pc, #72]	; (80052bc <HAL_UART_AbortReceive_IT+0xb4>)
 8005274:	6383      	str	r3, [r0, #56]	; 0x38
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005276:	f7fe f98b 	bl	8003590 <HAL_DMA_Abort_IT>
 800527a:	b110      	cbz	r0, 8005282 <HAL_UART_AbortReceive_IT+0x7a>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800527c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800527e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005280:	4798      	blx	r3
}
 8005282:	2000      	movs	r0, #0
 8005284:	bd10      	pop	{r4, pc}
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005286:	220f      	movs	r2, #15
      huart->RxXferCount = 0U;
 8005288:	f8a4 005a 	strh.w	r0, [r4, #90]	; 0x5a
      huart->pRxBuffPtr = NULL;
 800528c:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800528e:	621a      	str	r2, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005290:	8b1a      	ldrh	r2, [r3, #24]
 8005292:	b292      	uxth	r2, r2
 8005294:	f042 0208 	orr.w	r2, r2, #8
 8005298:	831a      	strh	r2, [r3, #24]
      huart->RxState = HAL_UART_STATE_READY;
 800529a:	2320      	movs	r3, #32
 800529c:	67e3      	str	r3, [r4, #124]	; 0x7c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800529e:	6620      	str	r0, [r4, #96]	; 0x60
    HAL_UART_AbortReceiveCpltCallback(huart);
 80052a0:	4620      	mov	r0, r4
 80052a2:	f7ff ffaf 	bl	8005204 <HAL_UART_AbortReceiveCpltCallback>
 80052a6:	e7ec      	b.n	8005282 <HAL_UART_AbortReceive_IT+0x7a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80052a8:	210f      	movs	r1, #15
    huart->RxXferCount = 0U;
 80052aa:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    huart->pRxBuffPtr = NULL;
 80052ae:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80052b0:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 80052b2:	2320      	movs	r3, #32
 80052b4:	67e3      	str	r3, [r4, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052b6:	6622      	str	r2, [r4, #96]	; 0x60
 80052b8:	e7f2      	b.n	80052a0 <HAL_UART_AbortReceive_IT+0x98>
 80052ba:	bf00      	nop
 80052bc:	080052c1 	.word	0x080052c1

080052c0 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052c0:	6a80      	ldr	r0, [r0, #40]	; 0x28

  huart->RxXferCount = 0U;

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80052c2:	6802      	ldr	r2, [r0, #0]
{
 80052c4:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 80052c6:	2100      	movs	r1, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80052c8:	230f      	movs	r3, #15
  huart->RxXferCount = 0U;
 80052ca:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80052ce:	6213      	str	r3, [r2, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80052d0:	8b13      	ldrh	r3, [r2, #24]
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	f043 0308 	orr.w	r3, r3, #8
 80052d8:	8313      	strh	r3, [r2, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052da:	2320      	movs	r3, #32
 80052dc:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052de:	6601      	str	r1, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80052e0:	f7ff ff90 	bl	8005204 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052e4:	bd08      	pop	{r3, pc}

080052e6 <HAL_UARTEx_RxEventCallback>:
}
 80052e6:	4770      	bx	lr

080052e8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80052e8:	6803      	ldr	r3, [r0, #0]
 80052ea:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052ec:	6819      	ldr	r1, [r3, #0]
{
 80052ee:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 80052f0:	f640 060f 	movw	r6, #2063	; 0x80f
 80052f4:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052f6:	689d      	ldr	r5, [r3, #8]
{
 80052f8:	4604      	mov	r4, r0
  if (errorflags == 0U)
 80052fa:	d10b      	bne.n	8005314 <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80052fc:	0696      	lsls	r6, r2, #26
 80052fe:	f140 8088 	bpl.w	8005412 <HAL_UART_IRQHandler+0x12a>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005302:	068e      	lsls	r6, r1, #26
 8005304:	f140 8085 	bpl.w	8005412 <HAL_UART_IRQHandler+0x12a>
      if (huart->RxISR != NULL)
 8005308:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800530a:	2b00      	cmp	r3, #0
 800530c:	d07b      	beq.n	8005406 <HAL_UART_IRQHandler+0x11e>
}
 800530e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8005312:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005314:	4e95      	ldr	r6, [pc, #596]	; (800556c <HAL_UART_IRQHandler+0x284>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005316:	f005 0001 	and.w	r0, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800531a:	400e      	ands	r6, r1
 800531c:	4306      	orrs	r6, r0
 800531e:	d078      	beq.n	8005412 <HAL_UART_IRQHandler+0x12a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005320:	07d5      	lsls	r5, r2, #31
 8005322:	d509      	bpl.n	8005338 <HAL_UART_IRQHandler+0x50>
 8005324:	05ce      	lsls	r6, r1, #23
 8005326:	d507      	bpl.n	8005338 <HAL_UART_IRQHandler+0x50>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005328:	2501      	movs	r5, #1
 800532a:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800532c:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8005330:	f045 0501 	orr.w	r5, r5, #1
 8005334:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005338:	0795      	lsls	r5, r2, #30
 800533a:	d508      	bpl.n	800534e <HAL_UART_IRQHandler+0x66>
 800533c:	b138      	cbz	r0, 800534e <HAL_UART_IRQHandler+0x66>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800533e:	2502      	movs	r5, #2
 8005340:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005342:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8005346:	f045 0504 	orr.w	r5, r5, #4
 800534a:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800534e:	0756      	lsls	r6, r2, #29
 8005350:	d508      	bpl.n	8005364 <HAL_UART_IRQHandler+0x7c>
 8005352:	b138      	cbz	r0, 8005364 <HAL_UART_IRQHandler+0x7c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005354:	2504      	movs	r5, #4
 8005356:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005358:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 800535c:	f045 0502 	orr.w	r5, r5, #2
 8005360:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005364:	0715      	lsls	r5, r2, #28
 8005366:	d50b      	bpl.n	8005380 <HAL_UART_IRQHandler+0x98>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005368:	f001 0520 	and.w	r5, r1, #32
 800536c:	4328      	orrs	r0, r5
 800536e:	d007      	beq.n	8005380 <HAL_UART_IRQHandler+0x98>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005370:	2008      	movs	r0, #8
 8005372:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005374:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8005378:	f040 0008 	orr.w	r0, r0, #8
 800537c:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005380:	0516      	lsls	r6, r2, #20
 8005382:	d50a      	bpl.n	800539a <HAL_UART_IRQHandler+0xb2>
 8005384:	014d      	lsls	r5, r1, #5
 8005386:	d508      	bpl.n	800539a <HAL_UART_IRQHandler+0xb2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005388:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800538c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800538e:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8005392:	f043 0320 	orr.w	r3, r3, #32
 8005396:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800539a:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d031      	beq.n	8005406 <HAL_UART_IRQHandler+0x11e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80053a2:	0690      	lsls	r0, r2, #26
 80053a4:	d505      	bpl.n	80053b2 <HAL_UART_IRQHandler+0xca>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80053a6:	068a      	lsls	r2, r1, #26
 80053a8:	d503      	bpl.n	80053b2 <HAL_UART_IRQHandler+0xca>
        if (huart->RxISR != NULL)
 80053aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80053ac:	b10b      	cbz	r3, 80053b2 <HAL_UART_IRQHandler+0xca>
          huart->RxISR(huart);
 80053ae:	4620      	mov	r0, r4
 80053b0:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053b2:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 80053b4:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053b8:	689b      	ldr	r3, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80053ba:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c2:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 80053c4:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053c6:	d01f      	beq.n	8005408 <HAL_UART_IRQHandler+0x120>
        UART_EndRxTransfer(huart);
 80053c8:	f7ff fee9 	bl	800519e <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053cc:	6822      	ldr	r2, [r4, #0]
 80053ce:	6893      	ldr	r3, [r2, #8]
 80053d0:	065b      	lsls	r3, r3, #25
 80053d2:	d515      	bpl.n	8005400 <HAL_UART_IRQHandler+0x118>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d4:	f102 0308 	add.w	r3, r2, #8
 80053d8:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e0:	f102 0008 	add.w	r0, r2, #8
 80053e4:	e840 3100 	strex	r1, r3, [r0]
 80053e8:	2900      	cmp	r1, #0
 80053ea:	d1f3      	bne.n	80053d4 <HAL_UART_IRQHandler+0xec>
          if (huart->hdmarx != NULL)
 80053ec:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80053ee:	b138      	cbz	r0, 8005400 <HAL_UART_IRQHandler+0x118>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053f0:	4b5f      	ldr	r3, [pc, #380]	; (8005570 <HAL_UART_IRQHandler+0x288>)
 80053f2:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053f4:	f7fe f8cc 	bl	8003590 <HAL_DMA_Abort_IT>
 80053f8:	b128      	cbz	r0, 8005406 <HAL_UART_IRQHandler+0x11e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053fa:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80053fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80053fe:	e786      	b.n	800530e <HAL_UART_IRQHandler+0x26>
            HAL_UART_ErrorCallback(huart);
 8005400:	4620      	mov	r0, r4
 8005402:	f7ff fef4 	bl	80051ee <HAL_UART_ErrorCallback>
}
 8005406:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8005408:	f7ff fef1 	bl	80051ee <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800540c:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8005410:	e7f9      	b.n	8005406 <HAL_UART_IRQHandler+0x11e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005412:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8005414:	2801      	cmp	r0, #1
 8005416:	d17e      	bne.n	8005516 <HAL_UART_IRQHandler+0x22e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005418:	06d6      	lsls	r6, r2, #27
 800541a:	d57c      	bpl.n	8005516 <HAL_UART_IRQHandler+0x22e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800541c:	06c8      	lsls	r0, r1, #27
 800541e:	d57a      	bpl.n	8005516 <HAL_UART_IRQHandler+0x22e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005420:	2210      	movs	r2, #16
 8005422:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005424:	689a      	ldr	r2, [r3, #8]
 8005426:	0651      	lsls	r1, r2, #25
 8005428:	d546      	bpl.n	80054b8 <HAL_UART_IRQHandler+0x1d0>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800542a:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800542c:	6811      	ldr	r1, [r2, #0]
 800542e:	684a      	ldr	r2, [r1, #4]
 8005430:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8005432:	2a00      	cmp	r2, #0
 8005434:	d0e7      	beq.n	8005406 <HAL_UART_IRQHandler+0x11e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005436:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
 800543a:	4290      	cmp	r0, r2
 800543c:	d9e3      	bls.n	8005406 <HAL_UART_IRQHandler+0x11e>
        huart->RxXferCount = nb_remaining_rx_data;
 800543e:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005442:	680a      	ldr	r2, [r1, #0]
 8005444:	0692      	lsls	r2, r2, #26
 8005446:	d42d      	bmi.n	80054a4 <HAL_UART_IRQHandler+0x1bc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005448:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800544c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005450:	e843 2100 	strex	r1, r2, [r3]
 8005454:	2900      	cmp	r1, #0
 8005456:	d1f7      	bne.n	8005448 <HAL_UART_IRQHandler+0x160>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005458:	f103 0208 	add.w	r2, r3, #8
 800545c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005460:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005464:	f103 0008 	add.w	r0, r3, #8
 8005468:	e840 2100 	strex	r1, r2, [r0]
 800546c:	2900      	cmp	r1, #0
 800546e:	d1f3      	bne.n	8005458 <HAL_UART_IRQHandler+0x170>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005470:	f103 0208 	add.w	r2, r3, #8
 8005474:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547c:	f103 0008 	add.w	r0, r3, #8
 8005480:	e840 2100 	strex	r1, r2, [r0]
 8005484:	2900      	cmp	r1, #0
 8005486:	d1f3      	bne.n	8005470 <HAL_UART_IRQHandler+0x188>
          huart->RxState = HAL_UART_STATE_READY;
 8005488:	2220      	movs	r2, #32
 800548a:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800548c:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005492:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005496:	e843 2100 	strex	r1, r2, [r3]
 800549a:	2900      	cmp	r1, #0
 800549c:	d1f7      	bne.n	800548e <HAL_UART_IRQHandler+0x1a6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800549e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80054a0:	f7fe f853 	bl	800354a <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054a4:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80054a8:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80054ac:	1ac9      	subs	r1, r1, r3
 80054ae:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80054b0:	4620      	mov	r0, r4
 80054b2:	f7ff ff18 	bl	80052e6 <HAL_UARTEx_RxEventCallback>
 80054b6:	e7a6      	b.n	8005406 <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054b8:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 80054bc:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 80054be:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 80054c2:	b289      	uxth	r1, r1
 80054c4:	2900      	cmp	r1, #0
 80054c6:	d09e      	beq.n	8005406 <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054c8:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80054cc:	1a89      	subs	r1, r1, r2
 80054ce:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80054d0:	2900      	cmp	r1, #0
 80054d2:	d098      	beq.n	8005406 <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d4:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054d8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054dc:	e843 2000 	strex	r0, r2, [r3]
 80054e0:	2800      	cmp	r0, #0
 80054e2:	d1f7      	bne.n	80054d4 <HAL_UART_IRQHandler+0x1ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e4:	f103 0208 	add.w	r2, r3, #8
 80054e8:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ec:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f0:	f103 0508 	add.w	r5, r3, #8
 80054f4:	e845 2000 	strex	r0, r2, [r5]
 80054f8:	2800      	cmp	r0, #0
 80054fa:	d1f3      	bne.n	80054e4 <HAL_UART_IRQHandler+0x1fc>
        huart->RxState = HAL_UART_STATE_READY;
 80054fc:	2220      	movs	r2, #32
 80054fe:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->RxISR = NULL;
 8005500:	6660      	str	r0, [r4, #100]	; 0x64
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005502:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005508:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550c:	e843 2000 	strex	r0, r2, [r3]
 8005510:	2800      	cmp	r0, #0
 8005512:	d1f7      	bne.n	8005504 <HAL_UART_IRQHandler+0x21c>
 8005514:	e7cc      	b.n	80054b0 <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005516:	02d6      	lsls	r6, r2, #11
 8005518:	d509      	bpl.n	800552e <HAL_UART_IRQHandler+0x246>
 800551a:	0268      	lsls	r0, r5, #9
 800551c:	d507      	bpl.n	800552e <HAL_UART_IRQHandler+0x246>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800551e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8005522:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005524:	621a      	str	r2, [r3, #32]
}
 8005526:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800552a:	f000 bbc9 	b.w	8005cc0 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800552e:	0616      	lsls	r6, r2, #24
 8005530:	d507      	bpl.n	8005542 <HAL_UART_IRQHandler+0x25a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005532:	060d      	lsls	r5, r1, #24
 8005534:	d505      	bpl.n	8005542 <HAL_UART_IRQHandler+0x25a>
    if (huart->TxISR != NULL)
 8005536:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005538:	2b00      	cmp	r3, #0
 800553a:	f43f af64 	beq.w	8005406 <HAL_UART_IRQHandler+0x11e>
      huart->TxISR(huart);
 800553e:	4620      	mov	r0, r4
 8005540:	e6e5      	b.n	800530e <HAL_UART_IRQHandler+0x26>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005542:	0650      	lsls	r0, r2, #25
 8005544:	f57f af5f 	bpl.w	8005406 <HAL_UART_IRQHandler+0x11e>
 8005548:	064a      	lsls	r2, r1, #25
 800554a:	f57f af5c 	bpl.w	8005406 <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554e:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005552:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005556:	e843 2100 	strex	r1, r2, [r3]
 800555a:	2900      	cmp	r1, #0
 800555c:	d1f7      	bne.n	800554e <HAL_UART_IRQHandler+0x266>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800555e:	2320      	movs	r3, #32
 8005560:	67a3      	str	r3, [r4, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005562:	66a1      	str	r1, [r4, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005564:	4620      	mov	r0, r4
 8005566:	f7ff fe41 	bl	80051ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800556a:	e74c      	b.n	8005406 <HAL_UART_IRQHandler+0x11e>
 800556c:	04000120 	.word	0x04000120
 8005570:	080051f1 	.word	0x080051f1

08005574 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005574:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005576:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005578:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800557a:	2b22      	cmp	r3, #34	; 0x22
 800557c:	d144      	bne.n	8005608 <UART_RxISR_8BIT+0x94>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800557e:	8c93      	ldrh	r3, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005580:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8005584:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005586:	400b      	ands	r3, r1
 8005588:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 800558a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800558c:	3301      	adds	r3, #1
 800558e:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8005590:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8005594:	3b01      	subs	r3, #1
 8005596:	b29b      	uxth	r3, r3
 8005598:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800559c:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	bb6b      	cbnz	r3, 8005600 <UART_RxISR_8BIT+0x8c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055a4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a6:	e852 3f00 	ldrex	r3, [r2]
 80055aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ae:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80055b2:	6803      	ldr	r3, [r0, #0]
 80055b4:	2900      	cmp	r1, #0
 80055b6:	d1f5      	bne.n	80055a4 <UART_RxISR_8BIT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b8:	f103 0208 	add.w	r2, r3, #8
 80055bc:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055c0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c4:	f103 0c08 	add.w	ip, r3, #8
 80055c8:	e84c 2100 	strex	r1, r2, [ip]
 80055cc:	2900      	cmp	r1, #0
 80055ce:	d1f3      	bne.n	80055b8 <UART_RxISR_8BIT+0x44>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055d0:	2220      	movs	r2, #32
 80055d2:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055d4:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 80055d6:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055d8:	2a01      	cmp	r2, #1
 80055da:	d112      	bne.n	8005602 <UART_RxISR_8BIT+0x8e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055dc:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055de:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055e2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e6:	e843 2100 	strex	r1, r2, [r3]
 80055ea:	2900      	cmp	r1, #0
 80055ec:	d1f7      	bne.n	80055de <UART_RxISR_8BIT+0x6a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80055ee:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055f0:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80055f4:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80055f6:	bf44      	itt	mi
 80055f8:	2210      	movmi	r2, #16
 80055fa:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055fc:	f7ff fe73 	bl	80052e6 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005600:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 8005602:	f7fc fa81 	bl	8001b08 <HAL_UART_RxCpltCallback>
 8005606:	e7fb      	b.n	8005600 <UART_RxISR_8BIT+0x8c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005608:	8b13      	ldrh	r3, [r2, #24]
 800560a:	b29b      	uxth	r3, r3
 800560c:	f043 0308 	orr.w	r3, r3, #8
 8005610:	8313      	strh	r3, [r2, #24]
}
 8005612:	e7f5      	b.n	8005600 <UART_RxISR_8BIT+0x8c>

08005614 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005614:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8005616:	2a22      	cmp	r2, #34	; 0x22
{
 8005618:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800561a:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800561c:	d141      	bne.n	80056a2 <UART_RxISR_16BIT+0x8e>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800561e:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8005620:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
 8005624:	4011      	ands	r1, r2
 8005626:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005628:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 800562c:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 800562e:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8005632:	3a01      	subs	r2, #1
 8005634:	b292      	uxth	r2, r2
 8005636:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800563a:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 800563e:	b292      	uxth	r2, r2
 8005640:	bb5a      	cbnz	r2, 800569a <UART_RxISR_16BIT+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005642:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005646:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564a:	e843 2100 	strex	r1, r2, [r3]
 800564e:	2900      	cmp	r1, #0
 8005650:	d1f7      	bne.n	8005642 <UART_RxISR_16BIT+0x2e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005652:	f103 0208 	add.w	r2, r3, #8
 8005656:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800565a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565e:	f103 0c08 	add.w	ip, r3, #8
 8005662:	e84c 2100 	strex	r1, r2, [ip]
 8005666:	2900      	cmp	r1, #0
 8005668:	d1f3      	bne.n	8005652 <UART_RxISR_16BIT+0x3e>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800566a:	2220      	movs	r2, #32
 800566c:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800566e:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 8005670:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005672:	2a01      	cmp	r2, #1
 8005674:	d112      	bne.n	800569c <UART_RxISR_16BIT+0x88>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005676:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005678:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800567c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005680:	e843 2100 	strex	r1, r2, [r3]
 8005684:	2900      	cmp	r1, #0
 8005686:	d1f7      	bne.n	8005678 <UART_RxISR_16BIT+0x64>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005688:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800568a:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800568e:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005690:	bf44      	itt	mi
 8005692:	2210      	movmi	r2, #16
 8005694:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005696:	f7ff fe26 	bl	80052e6 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800569a:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 800569c:	f7fc fa34 	bl	8001b08 <HAL_UART_RxCpltCallback>
 80056a0:	e7fb      	b.n	800569a <UART_RxISR_16BIT+0x86>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80056a2:	8b1a      	ldrh	r2, [r3, #24]
 80056a4:	b292      	uxth	r2, r2
 80056a6:	f042 0208 	orr.w	r2, r2, #8
 80056aa:	831a      	strh	r2, [r3, #24]
}
 80056ac:	e7f5      	b.n	800569a <UART_RxISR_16BIT+0x86>
	...

080056b0 <UART_SetConfig>:
{
 80056b0:	b570      	push	{r4, r5, r6, lr}
 80056b2:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80056b4:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056b6:	6921      	ldr	r1, [r4, #16]
 80056b8:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056ba:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056bc:	69c0      	ldr	r0, [r0, #28]
 80056be:	430a      	orrs	r2, r1
 80056c0:	6961      	ldr	r1, [r4, #20]
 80056c2:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056c4:	4979      	ldr	r1, [pc, #484]	; (80058ac <UART_SetConfig+0x1fc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056c6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056c8:	4029      	ands	r1, r5
 80056ca:	430a      	orrs	r2, r1
 80056cc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	68e1      	ldr	r1, [r4, #12]
 80056d2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80056d6:	430a      	orrs	r2, r1
 80056d8:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056da:	4a75      	ldr	r2, [pc, #468]	; (80058b0 <UART_SetConfig+0x200>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056dc:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056de:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 80056e0:	bf1c      	itt	ne
 80056e2:	6a22      	ldrne	r2, [r4, #32]
 80056e4:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 80056ec:	430a      	orrs	r2, r1
 80056ee:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056f0:	4a70      	ldr	r2, [pc, #448]	; (80058b4 <UART_SetConfig+0x204>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d117      	bne.n	8005726 <UART_SetConfig+0x76>
 80056f6:	4b70      	ldr	r3, [pc, #448]	; (80058b8 <UART_SetConfig+0x208>)
 80056f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056fc:	f003 0303 	and.w	r3, r3, #3
 8005700:	3b01      	subs	r3, #1
 8005702:	2b02      	cmp	r3, #2
 8005704:	f200 80b0 	bhi.w	8005868 <UART_SetConfig+0x1b8>
 8005708:	4a6c      	ldr	r2, [pc, #432]	; (80058bc <UART_SetConfig+0x20c>)
 800570a:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800570c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005710:	f040 808b 	bne.w	800582a <UART_SetConfig+0x17a>
    switch (clocksource)
 8005714:	2b08      	cmp	r3, #8
 8005716:	d822      	bhi.n	800575e <UART_SetConfig+0xae>
 8005718:	e8df f003 	tbb	[pc, r3]
 800571c:	2185a969 	.word	0x2185a969
 8005720:	21212182 	.word	0x21212182
 8005724:	6d          	.byte	0x6d
 8005725:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005726:	4a66      	ldr	r2, [pc, #408]	; (80058c0 <UART_SetConfig+0x210>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d106      	bne.n	800573a <UART_SetConfig+0x8a>
 800572c:	4b62      	ldr	r3, [pc, #392]	; (80058b8 <UART_SetConfig+0x208>)
 800572e:	4a65      	ldr	r2, [pc, #404]	; (80058c4 <UART_SetConfig+0x214>)
 8005730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005734:	f003 030c 	and.w	r3, r3, #12
 8005738:	e7e7      	b.n	800570a <UART_SetConfig+0x5a>
 800573a:	4a63      	ldr	r2, [pc, #396]	; (80058c8 <UART_SetConfig+0x218>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d118      	bne.n	8005772 <UART_SetConfig+0xc2>
 8005740:	4b5d      	ldr	r3, [pc, #372]	; (80058b8 <UART_SetConfig+0x208>)
 8005742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005746:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800574a:	2b20      	cmp	r3, #32
 800574c:	f000 8087 	beq.w	800585e <UART_SetConfig+0x1ae>
 8005750:	d807      	bhi.n	8005762 <UART_SetConfig+0xb2>
 8005752:	2b00      	cmp	r3, #0
 8005754:	f000 8094 	beq.w	8005880 <UART_SetConfig+0x1d0>
 8005758:	2b10      	cmp	r3, #16
 800575a:	f000 808b 	beq.w	8005874 <UART_SetConfig+0x1c4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800575e:	2001      	movs	r0, #1
 8005760:	e024      	b.n	80057ac <UART_SetConfig+0xfc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005762:	2b30      	cmp	r3, #48	; 0x30
 8005764:	d1fb      	bne.n	800575e <UART_SetConfig+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005766:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800576a:	d044      	beq.n	80057f6 <UART_SetConfig+0x146>
 800576c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005770:	e08d      	b.n	800588e <UART_SetConfig+0x1de>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005772:	4a4f      	ldr	r2, [pc, #316]	; (80058b0 <UART_SetConfig+0x200>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d1f2      	bne.n	800575e <UART_SetConfig+0xae>
 8005778:	4b4f      	ldr	r3, [pc, #316]	; (80058b8 <UART_SetConfig+0x208>)
 800577a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800577e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005782:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005786:	d015      	beq.n	80057b4 <UART_SetConfig+0x104>
 8005788:	d806      	bhi.n	8005798 <UART_SetConfig+0xe8>
 800578a:	b15b      	cbz	r3, 80057a4 <UART_SetConfig+0xf4>
 800578c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005790:	d1e5      	bne.n	800575e <UART_SetConfig+0xae>
        pclk = HAL_RCC_GetSysClockFreq();
 8005792:	f7fe fa33 	bl	8003bfc <HAL_RCC_GetSysClockFreq>
        break;
 8005796:	e007      	b.n	80057a8 <UART_SetConfig+0xf8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005798:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800579c:	d1df      	bne.n	800575e <UART_SetConfig+0xae>
        pclk = (uint32_t) LSE_VALUE;
 800579e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80057a2:	e008      	b.n	80057b6 <UART_SetConfig+0x106>
        pclk = HAL_RCC_GetPCLK1Freq();
 80057a4:	f7fe fdfe 	bl	80043a4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80057a8:	b928      	cbnz	r0, 80057b6 <UART_SetConfig+0x106>
 80057aa:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 80057ac:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80057ae:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 80057b2:	bd70      	pop	{r4, r5, r6, pc}
        pclk = (uint32_t) HSI_VALUE;
 80057b4:	4845      	ldr	r0, [pc, #276]	; (80058cc <UART_SetConfig+0x21c>)
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80057b6:	6862      	ldr	r2, [r4, #4]
 80057b8:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80057bc:	4283      	cmp	r3, r0
 80057be:	d8ce      	bhi.n	800575e <UART_SetConfig+0xae>
 80057c0:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80057c4:	d8cb      	bhi.n	800575e <UART_SetConfig+0xae>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80057c6:	0851      	lsrs	r1, r2, #1
 80057c8:	2500      	movs	r5, #0
 80057ca:	468c      	mov	ip, r1
 80057cc:	f44f 7680 	mov.w	r6, #256	; 0x100
 80057d0:	4629      	mov	r1, r5
 80057d2:	fbe0 c106 	umlal	ip, r1, r0, r6
 80057d6:	462b      	mov	r3, r5
 80057d8:	4660      	mov	r0, ip
 80057da:	f7fb fa55 	bl	8000c88 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057de:	4b3c      	ldr	r3, [pc, #240]	; (80058d0 <UART_SetConfig+0x220>)
 80057e0:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d8ba      	bhi.n	800575e <UART_SetConfig+0xae>
          huart->Instance->BRR = usartdiv;
 80057e8:	6823      	ldr	r3, [r4, #0]
 80057ea:	60d8      	str	r0, [r3, #12]
 80057ec:	e7dd      	b.n	80057aa <UART_SetConfig+0xfa>
        pclk = HAL_RCC_GetPCLK1Freq();
 80057ee:	f7fe fdd9 	bl	80043a4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80057f2:	2800      	cmp	r0, #0
 80057f4:	d0d9      	beq.n	80057aa <UART_SetConfig+0xfa>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80057f6:	6862      	ldr	r2, [r4, #4]
 80057f8:	0853      	lsrs	r3, r2, #1
 80057fa:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057fe:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005802:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005806:	f1a0 0210 	sub.w	r2, r0, #16
 800580a:	429a      	cmp	r2, r3
 800580c:	d8a7      	bhi.n	800575e <UART_SetConfig+0xae>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800580e:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 8005812:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005814:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005816:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 800581a:	4318      	orrs	r0, r3
 800581c:	60d0      	str	r0, [r2, #12]
 800581e:	e7c4      	b.n	80057aa <UART_SetConfig+0xfa>
        pclk = HAL_RCC_GetSysClockFreq();
 8005820:	f7fe f9ec 	bl	8003bfc <HAL_RCC_GetSysClockFreq>
        break;
 8005824:	e7e5      	b.n	80057f2 <UART_SetConfig+0x142>
        pclk = (uint32_t) HSI_VALUE;
 8005826:	4829      	ldr	r0, [pc, #164]	; (80058cc <UART_SetConfig+0x21c>)
 8005828:	e7e5      	b.n	80057f6 <UART_SetConfig+0x146>
    switch (clocksource)
 800582a:	2b08      	cmp	r3, #8
 800582c:	d897      	bhi.n	800575e <UART_SetConfig+0xae>
 800582e:	a201      	add	r2, pc, #4	; (adr r2, 8005834 <UART_SetConfig+0x184>)
 8005830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005834:	08005887 	.word	0x08005887
 8005838:	08005859 	.word	0x08005859
 800583c:	08005865 	.word	0x08005865
 8005840:	0800575f 	.word	0x0800575f
 8005844:	0800587b 	.word	0x0800587b
 8005848:	0800575f 	.word	0x0800575f
 800584c:	0800575f 	.word	0x0800575f
 8005850:	0800575f 	.word	0x0800575f
 8005854:	0800576d 	.word	0x0800576d
        pclk = HAL_RCC_GetPCLK2Freq();
 8005858:	f7fe fdb6 	bl	80043c8 <HAL_RCC_GetPCLK2Freq>
        break;
 800585c:	e015      	b.n	800588a <UART_SetConfig+0x1da>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800585e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005862:	d0e0      	beq.n	8005826 <UART_SetConfig+0x176>
        pclk = (uint32_t) HSI_VALUE;
 8005864:	4819      	ldr	r0, [pc, #100]	; (80058cc <UART_SetConfig+0x21c>)
 8005866:	e012      	b.n	800588e <UART_SetConfig+0x1de>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005868:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800586c:	d1f4      	bne.n	8005858 <UART_SetConfig+0x1a8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800586e:	f7fe fdab 	bl	80043c8 <HAL_RCC_GetPCLK2Freq>
        break;
 8005872:	e7be      	b.n	80057f2 <UART_SetConfig+0x142>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005874:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005878:	d0d2      	beq.n	8005820 <UART_SetConfig+0x170>
        pclk = HAL_RCC_GetSysClockFreq();
 800587a:	f7fe f9bf 	bl	8003bfc <HAL_RCC_GetSysClockFreq>
        break;
 800587e:	e004      	b.n	800588a <UART_SetConfig+0x1da>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005880:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005884:	d0b3      	beq.n	80057ee <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005886:	f7fe fd8d 	bl	80043a4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800588a:	2800      	cmp	r0, #0
 800588c:	d08d      	beq.n	80057aa <UART_SetConfig+0xfa>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800588e:	6862      	ldr	r2, [r4, #4]
 8005890:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8005894:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005898:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800589c:	f1a3 0110 	sub.w	r1, r3, #16
 80058a0:	4291      	cmp	r1, r2
 80058a2:	f63f af5c 	bhi.w	800575e <UART_SetConfig+0xae>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058a6:	6822      	ldr	r2, [r4, #0]
 80058a8:	60d3      	str	r3, [r2, #12]
 80058aa:	e77e      	b.n	80057aa <UART_SetConfig+0xfa>
 80058ac:	efff69f3 	.word	0xefff69f3
 80058b0:	40008000 	.word	0x40008000
 80058b4:	40013800 	.word	0x40013800
 80058b8:	40021000 	.word	0x40021000
 80058bc:	0800b5a4 	.word	0x0800b5a4
 80058c0:	40004400 	.word	0x40004400
 80058c4:	0800b5a7 	.word	0x0800b5a7
 80058c8:	40004800 	.word	0x40004800
 80058cc:	00f42400 	.word	0x00f42400
 80058d0:	000ffcff 	.word	0x000ffcff

080058d4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80058d6:	07da      	lsls	r2, r3, #31
{
 80058d8:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058da:	d506      	bpl.n	80058ea <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058dc:	6801      	ldr	r1, [r0, #0]
 80058de:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80058e0:	684a      	ldr	r2, [r1, #4]
 80058e2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80058e6:	4322      	orrs	r2, r4
 80058e8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80058ea:	079c      	lsls	r4, r3, #30
 80058ec:	d506      	bpl.n	80058fc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80058ee:	6801      	ldr	r1, [r0, #0]
 80058f0:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80058f2:	684a      	ldr	r2, [r1, #4]
 80058f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80058f8:	4322      	orrs	r2, r4
 80058fa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80058fc:	0759      	lsls	r1, r3, #29
 80058fe:	d506      	bpl.n	800590e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005900:	6801      	ldr	r1, [r0, #0]
 8005902:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8005904:	684a      	ldr	r2, [r1, #4]
 8005906:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800590a:	4322      	orrs	r2, r4
 800590c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800590e:	071a      	lsls	r2, r3, #28
 8005910:	d506      	bpl.n	8005920 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005912:	6801      	ldr	r1, [r0, #0]
 8005914:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8005916:	684a      	ldr	r2, [r1, #4]
 8005918:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800591c:	4322      	orrs	r2, r4
 800591e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005920:	06dc      	lsls	r4, r3, #27
 8005922:	d506      	bpl.n	8005932 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005924:	6801      	ldr	r1, [r0, #0]
 8005926:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8005928:	688a      	ldr	r2, [r1, #8]
 800592a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800592e:	4322      	orrs	r2, r4
 8005930:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005932:	0699      	lsls	r1, r3, #26
 8005934:	d506      	bpl.n	8005944 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005936:	6801      	ldr	r1, [r0, #0]
 8005938:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800593a:	688a      	ldr	r2, [r1, #8]
 800593c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005940:	4322      	orrs	r2, r4
 8005942:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005944:	065a      	lsls	r2, r3, #25
 8005946:	d50f      	bpl.n	8005968 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005948:	6801      	ldr	r1, [r0, #0]
 800594a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800594c:	684a      	ldr	r2, [r1, #4]
 800594e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8005952:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005954:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005958:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800595a:	d105      	bne.n	8005968 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800595c:	684a      	ldr	r2, [r1, #4]
 800595e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8005960:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8005964:	4322      	orrs	r2, r4
 8005966:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005968:	061b      	lsls	r3, r3, #24
 800596a:	d506      	bpl.n	800597a <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800596c:	6802      	ldr	r2, [r0, #0]
 800596e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005970:	6853      	ldr	r3, [r2, #4]
 8005972:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005976:	430b      	orrs	r3, r1
 8005978:	6053      	str	r3, [r2, #4]
}
 800597a:	bd10      	pop	{r4, pc}

0800597c <UART_WaitOnFlagUntilTimeout>:
{
 800597c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005980:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8005984:	4604      	mov	r4, r0
 8005986:	460e      	mov	r6, r1
 8005988:	4615      	mov	r5, r2
 800598a:	461f      	mov	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800598c:	6822      	ldr	r2, [r4, #0]
 800598e:	69d3      	ldr	r3, [r2, #28]
 8005990:	ea36 0303 	bics.w	r3, r6, r3
 8005994:	bf0c      	ite	eq
 8005996:	2301      	moveq	r3, #1
 8005998:	2300      	movne	r3, #0
 800599a:	42ab      	cmp	r3, r5
 800599c:	d001      	beq.n	80059a2 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800599e:	2000      	movs	r0, #0
 80059a0:	e025      	b.n	80059ee <UART_WaitOnFlagUntilTimeout+0x72>
    if (Timeout != HAL_MAX_DELAY)
 80059a2:	f1b8 3fff 	cmp.w	r8, #4294967295
 80059a6:	d0f2      	beq.n	800598e <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059a8:	f7fc fe0a 	bl	80025c0 <HAL_GetTick>
 80059ac:	1bc0      	subs	r0, r0, r7
 80059ae:	4540      	cmp	r0, r8
 80059b0:	6820      	ldr	r0, [r4, #0]
 80059b2:	d802      	bhi.n	80059ba <UART_WaitOnFlagUntilTimeout+0x3e>
 80059b4:	f1b8 0f00 	cmp.w	r8, #0
 80059b8:	d11b      	bne.n	80059f2 <UART_WaitOnFlagUntilTimeout+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ba:	e850 3f00 	ldrex	r3, [r0]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c2:	e840 3200 	strex	r2, r3, [r0]
 80059c6:	2a00      	cmp	r2, #0
 80059c8:	d1f7      	bne.n	80059ba <UART_WaitOnFlagUntilTimeout+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ca:	f100 0308 	add.w	r3, r0, #8
 80059ce:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059d2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d6:	f100 0108 	add.w	r1, r0, #8
 80059da:	e841 3200 	strex	r2, r3, [r1]
 80059de:	2a00      	cmp	r2, #0
 80059e0:	d1f3      	bne.n	80059ca <UART_WaitOnFlagUntilTimeout+0x4e>
        huart->gState = HAL_UART_STATE_READY;
 80059e2:	2320      	movs	r3, #32
 80059e4:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80059e6:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 80059e8:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
          return HAL_TIMEOUT;
 80059ec:	2003      	movs	r0, #3
}
 80059ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80059f2:	6803      	ldr	r3, [r0, #0]
 80059f4:	075a      	lsls	r2, r3, #29
 80059f6:	d5c9      	bpl.n	800598c <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059f8:	69c3      	ldr	r3, [r0, #28]
 80059fa:	051b      	lsls	r3, r3, #20
 80059fc:	d5c6      	bpl.n	800598c <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005a02:	6203      	str	r3, [r0, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a04:	e850 3f00 	ldrex	r3, [r0]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a08:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0c:	e840 3200 	strex	r2, r3, [r0]
 8005a10:	2a00      	cmp	r2, #0
 8005a12:	d1f7      	bne.n	8005a04 <UART_WaitOnFlagUntilTimeout+0x88>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a14:	f100 0308 	add.w	r3, r0, #8
 8005a18:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a1c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a20:	f100 0108 	add.w	r1, r0, #8
 8005a24:	e841 3200 	strex	r2, r3, [r1]
 8005a28:	2a00      	cmp	r2, #0
 8005a2a:	d1f3      	bne.n	8005a14 <UART_WaitOnFlagUntilTimeout+0x98>
          huart->gState = HAL_UART_STATE_READY;
 8005a2c:	2320      	movs	r3, #32
 8005a2e:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005a30:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a32:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 8005a36:	e7d7      	b.n	80059e8 <UART_WaitOnFlagUntilTimeout+0x6c>

08005a38 <HAL_UART_Transmit>:
{
 8005a38:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8005a3c:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8005a3e:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005a40:	2b20      	cmp	r3, #32
{
 8005a42:	4604      	mov	r4, r0
 8005a44:	460e      	mov	r6, r1
 8005a46:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8005a48:	d14e      	bne.n	8005ae8 <HAL_UART_Transmit+0xb0>
    if ((pData == NULL) || (Size == 0U))
 8005a4a:	2900      	cmp	r1, #0
 8005a4c:	d04a      	beq.n	8005ae4 <HAL_UART_Transmit+0xac>
 8005a4e:	2a00      	cmp	r2, #0
 8005a50:	d048      	beq.n	8005ae4 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8005a52:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d046      	beq.n	8005ae8 <HAL_UART_Transmit+0xb0>
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a60:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a62:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a64:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a68:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8005a6a:	f7fc fda9 	bl	80025c0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a6e:	68a2      	ldr	r2, [r4, #8]
    huart->TxXferSize  = Size;
 8005a70:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a74:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8005a78:	4603      	mov	r3, r0
    huart->TxXferCount = Size;
 8005a7a:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a7e:	d103      	bne.n	8005a88 <HAL_UART_Transmit+0x50>
 8005a80:	6922      	ldr	r2, [r4, #16]
 8005a82:	b90a      	cbnz	r2, 8005a88 <HAL_UART_Transmit+0x50>
 8005a84:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8005a86:	4616      	mov	r6, r2
    __HAL_UNLOCK(huart);
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8005a8e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a92:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8005a96:	b292      	uxth	r2, r2
 8005a98:	b93a      	cbnz	r2, 8005aaa <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a9a:	2140      	movs	r1, #64	; 0x40
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	f7ff ff6d 	bl	800597c <UART_WaitOnFlagUntilTimeout>
 8005aa2:	b950      	cbnz	r0, 8005aba <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8005aa4:	2320      	movs	r3, #32
 8005aa6:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8005aa8:	e008      	b.n	8005abc <HAL_UART_Transmit+0x84>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	2180      	movs	r1, #128	; 0x80
 8005aae:	4620      	mov	r0, r4
 8005ab0:	9303      	str	r3, [sp, #12]
 8005ab2:	f7ff ff63 	bl	800597c <UART_WaitOnFlagUntilTimeout>
 8005ab6:	9b03      	ldr	r3, [sp, #12]
 8005ab8:	b118      	cbz	r0, 8005ac2 <HAL_UART_Transmit+0x8a>
        return HAL_TIMEOUT;
 8005aba:	2003      	movs	r0, #3
}
 8005abc:	b004      	add	sp, #16
 8005abe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ac2:	6821      	ldr	r1, [r4, #0]
      if (pdata8bits == NULL)
 8005ac4:	b95e      	cbnz	r6, 8005ade <HAL_UART_Transmit+0xa6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ac6:	f835 2b02 	ldrh.w	r2, [r5], #2
 8005aca:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ace:	850a      	strh	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 8005ad0:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8005ad4:	3a01      	subs	r2, #1
 8005ad6:	b292      	uxth	r2, r2
 8005ad8:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 8005adc:	e7d7      	b.n	8005a8e <HAL_UART_Transmit+0x56>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ade:	f816 2b01 	ldrb.w	r2, [r6], #1
 8005ae2:	e7f4      	b.n	8005ace <HAL_UART_Transmit+0x96>
      return  HAL_ERROR;
 8005ae4:	2001      	movs	r0, #1
 8005ae6:	e7e9      	b.n	8005abc <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 8005ae8:	2002      	movs	r0, #2
 8005aea:	e7e7      	b.n	8005abc <HAL_UART_Transmit+0x84>

08005aec <UART_CheckIdleState>:
{
 8005aec:	b530      	push	{r4, r5, lr}
 8005aee:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af0:	2500      	movs	r5, #0
{
 8005af2:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af4:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8005af8:	f7fc fd62 	bl	80025c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005afc:	6822      	ldr	r2, [r4, #0]
 8005afe:	6812      	ldr	r2, [r2, #0]
 8005b00:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8005b02:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b04:	d415      	bmi.n	8005b32 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b06:	6822      	ldr	r2, [r4, #0]
 8005b08:	6812      	ldr	r2, [r2, #0]
 8005b0a:	0752      	lsls	r2, r2, #29
 8005b0c:	d509      	bpl.n	8005b22 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b0e:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8005b12:	9200      	str	r2, [sp, #0]
 8005b14:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b18:	2200      	movs	r2, #0
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	f7ff ff2e 	bl	800597c <UART_WaitOnFlagUntilTimeout>
 8005b20:	b9a0      	cbnz	r0, 8005b4c <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 8005b22:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b24:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005b26:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8005b28:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005b2c:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b2e:	6620      	str	r0, [r4, #96]	; 0x60
  return HAL_OK;
 8005b30:	e00d      	b.n	8005b4e <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b32:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8005b36:	9200      	str	r2, [sp, #0]
 8005b38:	9003      	str	r0, [sp, #12]
 8005b3a:	462a      	mov	r2, r5
 8005b3c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b40:	4620      	mov	r0, r4
 8005b42:	f7ff ff1b 	bl	800597c <UART_WaitOnFlagUntilTimeout>
 8005b46:	9b03      	ldr	r3, [sp, #12]
 8005b48:	2800      	cmp	r0, #0
 8005b4a:	d0dc      	beq.n	8005b06 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8005b4c:	2003      	movs	r0, #3
}
 8005b4e:	b005      	add	sp, #20
 8005b50:	bd30      	pop	{r4, r5, pc}

08005b52 <HAL_UART_Init>:
{
 8005b52:	b510      	push	{r4, lr}
  if (huart == NULL)
 8005b54:	4604      	mov	r4, r0
 8005b56:	b340      	cbz	r0, 8005baa <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005b58:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005b5a:	b91b      	cbnz	r3, 8005b64 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8005b5c:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8005b60:	f7fc fb80 	bl	8002264 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8005b64:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005b66:	2324      	movs	r3, #36	; 0x24
 8005b68:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8005b6a:	6813      	ldr	r3, [r2, #0]
 8005b6c:	f023 0301 	bic.w	r3, r3, #1
 8005b70:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b72:	4620      	mov	r0, r4
 8005b74:	f7ff fd9c 	bl	80056b0 <UART_SetConfig>
 8005b78:	2801      	cmp	r0, #1
 8005b7a:	d016      	beq.n	8005baa <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b7e:	b113      	cbz	r3, 8005b86 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8005b80:	4620      	mov	r0, r4
 8005b82:	f7ff fea7 	bl	80058d4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b86:	6823      	ldr	r3, [r4, #0]
 8005b88:	685a      	ldr	r2, [r3, #4]
 8005b8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b90:	689a      	ldr	r2, [r3, #8]
 8005b92:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b96:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8005b9e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8005ba0:	601a      	str	r2, [r3, #0]
}
 8005ba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8005ba6:	f7ff bfa1 	b.w	8005aec <UART_CheckIdleState>
}
 8005baa:	2001      	movs	r0, #1
 8005bac:	bd10      	pop	{r4, pc}
	...

08005bb0 <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 8005bb0:	6883      	ldr	r3, [r0, #8]
{
 8005bb2:	b510      	push	{r4, lr}
  UART_MASK_COMPUTATION(huart);
 8005bb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxXferSize  = Size;
 8005bb8:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8005bbc:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005bc0:	f04f 0200 	mov.w	r2, #0
  huart->pRxBuffPtr  = pData;
 8005bc4:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 8005bc6:	6642      	str	r2, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8005bc8:	d132      	bne.n	8005c30 <UART_Start_Receive_IT+0x80>
 8005bca:	6903      	ldr	r3, [r0, #16]
 8005bcc:	bb73      	cbnz	r3, 8005c2c <UART_Start_Receive_IT+0x7c>
 8005bce:	f240 13ff 	movw	r3, #511	; 0x1ff
 8005bd2:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bdc:	2322      	movs	r3, #34	; 0x22
 8005bde:	67c3      	str	r3, [r0, #124]	; 0x7c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005be0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be2:	f102 0308 	add.w	r3, r2, #8
 8005be6:	e853 3f00 	ldrex	r3, [r3]
 8005bea:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bee:	3208      	adds	r2, #8
 8005bf0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8005bf4:	6802      	ldr	r2, [r0, #0]
 8005bf6:	2900      	cmp	r1, #0
 8005bf8:	d1f2      	bne.n	8005be0 <UART_Start_Receive_IT+0x30>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bfa:	6883      	ldr	r3, [r0, #8]
 8005bfc:	6901      	ldr	r1, [r0, #16]
 8005bfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c02:	d126      	bne.n	8005c52 <UART_Start_Receive_IT+0xa2>
    huart->RxISR = UART_RxISR_8BIT;
 8005c04:	4b18      	ldr	r3, [pc, #96]	; (8005c68 <UART_Start_Receive_IT+0xb8>)
 8005c06:	4c19      	ldr	r4, [pc, #100]	; (8005c6c <UART_Start_Receive_IT+0xbc>)
 8005c08:	2900      	cmp	r1, #0
 8005c0a:	bf18      	it	ne
 8005c0c:	4623      	movne	r3, r4
 8005c0e:	6643      	str	r3, [r0, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8005c10:	2300      	movs	r3, #0
 8005c12:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c16:	b1f1      	cbz	r1, 8005c56 <UART_Start_Receive_IT+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c18:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005c1c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c20:	e842 3100 	strex	r1, r3, [r2]
 8005c24:	2900      	cmp	r1, #0
 8005c26:	d1f7      	bne.n	8005c18 <UART_Start_Receive_IT+0x68>
}
 8005c28:	2000      	movs	r0, #0
 8005c2a:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8005c2c:	23ff      	movs	r3, #255	; 0xff
 8005c2e:	e7d0      	b.n	8005bd2 <UART_Start_Receive_IT+0x22>
 8005c30:	b923      	cbnz	r3, 8005c3c <UART_Start_Receive_IT+0x8c>
 8005c32:	6903      	ldr	r3, [r0, #16]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d0f9      	beq.n	8005c2c <UART_Start_Receive_IT+0x7c>
 8005c38:	237f      	movs	r3, #127	; 0x7f
 8005c3a:	e7ca      	b.n	8005bd2 <UART_Start_Receive_IT+0x22>
 8005c3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c40:	d104      	bne.n	8005c4c <UART_Start_Receive_IT+0x9c>
 8005c42:	6903      	ldr	r3, [r0, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d0f7      	beq.n	8005c38 <UART_Start_Receive_IT+0x88>
 8005c48:	233f      	movs	r3, #63	; 0x3f
 8005c4a:	e7c2      	b.n	8005bd2 <UART_Start_Receive_IT+0x22>
 8005c4c:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 8005c50:	e7c1      	b.n	8005bd6 <UART_Start_Receive_IT+0x26>
    huart->RxISR = UART_RxISR_8BIT;
 8005c52:	4b06      	ldr	r3, [pc, #24]	; (8005c6c <UART_Start_Receive_IT+0xbc>)
 8005c54:	e7db      	b.n	8005c0e <UART_Start_Receive_IT+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c56:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005c5a:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5e:	e842 3100 	strex	r1, r3, [r2]
 8005c62:	2900      	cmp	r1, #0
 8005c64:	d1f7      	bne.n	8005c56 <UART_Start_Receive_IT+0xa6>
 8005c66:	e7df      	b.n	8005c28 <UART_Start_Receive_IT+0x78>
 8005c68:	08005615 	.word	0x08005615
 8005c6c:	08005575 	.word	0x08005575

08005c70 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c70:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8005c72:	2b20      	cmp	r3, #32
{
 8005c74:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c76:	d11f      	bne.n	8005cb8 <HAL_UART_Receive_IT+0x48>
    if ((pData == NULL) || (Size == 0U))
 8005c78:	b1d9      	cbz	r1, 8005cb2 <HAL_UART_Receive_IT+0x42>
 8005c7a:	b1d2      	cbz	r2, 8005cb2 <HAL_UART_Receive_IT+0x42>
    __HAL_LOCK(huart);
 8005c7c:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d019      	beq.n	8005cb8 <HAL_UART_Receive_IT+0x48>
 8005c84:	2301      	movs	r3, #1
 8005c86:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c8a:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c8c:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c8e:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c90:	4b0a      	ldr	r3, [pc, #40]	; (8005cbc <HAL_UART_Receive_IT+0x4c>)
 8005c92:	429c      	cmp	r4, r3
 8005c94:	d00a      	beq.n	8005cac <HAL_UART_Receive_IT+0x3c>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c96:	6863      	ldr	r3, [r4, #4]
 8005c98:	021b      	lsls	r3, r3, #8
 8005c9a:	d507      	bpl.n	8005cac <HAL_UART_Receive_IT+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9c:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ca0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca4:	e844 3500 	strex	r5, r3, [r4]
 8005ca8:	2d00      	cmp	r5, #0
 8005caa:	d1f7      	bne.n	8005c9c <HAL_UART_Receive_IT+0x2c>
}
 8005cac:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8005cae:	f7ff bf7f 	b.w	8005bb0 <UART_Start_Receive_IT>
      return HAL_ERROR;
 8005cb2:	2001      	movs	r0, #1
}
 8005cb4:	bc30      	pop	{r4, r5}
 8005cb6:	4770      	bx	lr
    return HAL_BUSY;
 8005cb8:	2002      	movs	r0, #2
 8005cba:	e7fb      	b.n	8005cb4 <HAL_UART_Receive_IT+0x44>
 8005cbc:	40008000 	.word	0x40008000

08005cc0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005cc0:	4770      	bx	lr
	...

08005cc4 <__errno>:
 8005cc4:	4b01      	ldr	r3, [pc, #4]	; (8005ccc <__errno+0x8>)
 8005cc6:	6818      	ldr	r0, [r3, #0]
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	2000003c 	.word	0x2000003c

08005cd0 <__libc_init_array>:
 8005cd0:	b570      	push	{r4, r5, r6, lr}
 8005cd2:	4d0d      	ldr	r5, [pc, #52]	; (8005d08 <__libc_init_array+0x38>)
 8005cd4:	4c0d      	ldr	r4, [pc, #52]	; (8005d0c <__libc_init_array+0x3c>)
 8005cd6:	1b64      	subs	r4, r4, r5
 8005cd8:	10a4      	asrs	r4, r4, #2
 8005cda:	2600      	movs	r6, #0
 8005cdc:	42a6      	cmp	r6, r4
 8005cde:	d109      	bne.n	8005cf4 <__libc_init_array+0x24>
 8005ce0:	4d0b      	ldr	r5, [pc, #44]	; (8005d10 <__libc_init_array+0x40>)
 8005ce2:	4c0c      	ldr	r4, [pc, #48]	; (8005d14 <__libc_init_array+0x44>)
 8005ce4:	f005 f9be 	bl	800b064 <_init>
 8005ce8:	1b64      	subs	r4, r4, r5
 8005cea:	10a4      	asrs	r4, r4, #2
 8005cec:	2600      	movs	r6, #0
 8005cee:	42a6      	cmp	r6, r4
 8005cf0:	d105      	bne.n	8005cfe <__libc_init_array+0x2e>
 8005cf2:	bd70      	pop	{r4, r5, r6, pc}
 8005cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cf8:	4798      	blx	r3
 8005cfa:	3601      	adds	r6, #1
 8005cfc:	e7ee      	b.n	8005cdc <__libc_init_array+0xc>
 8005cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d02:	4798      	blx	r3
 8005d04:	3601      	adds	r6, #1
 8005d06:	e7f2      	b.n	8005cee <__libc_init_array+0x1e>
 8005d08:	0800ba7c 	.word	0x0800ba7c
 8005d0c:	0800ba7c 	.word	0x0800ba7c
 8005d10:	0800ba7c 	.word	0x0800ba7c
 8005d14:	0800ba80 	.word	0x0800ba80

08005d18 <memset>:
 8005d18:	4402      	add	r2, r0
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d100      	bne.n	8005d22 <memset+0xa>
 8005d20:	4770      	bx	lr
 8005d22:	f803 1b01 	strb.w	r1, [r3], #1
 8005d26:	e7f9      	b.n	8005d1c <memset+0x4>

08005d28 <__cvt>:
 8005d28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d2c:	ec55 4b10 	vmov	r4, r5, d0
 8005d30:	2d00      	cmp	r5, #0
 8005d32:	460e      	mov	r6, r1
 8005d34:	4619      	mov	r1, r3
 8005d36:	462b      	mov	r3, r5
 8005d38:	bfbb      	ittet	lt
 8005d3a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d3e:	461d      	movlt	r5, r3
 8005d40:	2300      	movge	r3, #0
 8005d42:	232d      	movlt	r3, #45	; 0x2d
 8005d44:	700b      	strb	r3, [r1, #0]
 8005d46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d48:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d4c:	4691      	mov	r9, r2
 8005d4e:	f023 0820 	bic.w	r8, r3, #32
 8005d52:	bfbc      	itt	lt
 8005d54:	4622      	movlt	r2, r4
 8005d56:	4614      	movlt	r4, r2
 8005d58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d5c:	d005      	beq.n	8005d6a <__cvt+0x42>
 8005d5e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d62:	d100      	bne.n	8005d66 <__cvt+0x3e>
 8005d64:	3601      	adds	r6, #1
 8005d66:	2102      	movs	r1, #2
 8005d68:	e000      	b.n	8005d6c <__cvt+0x44>
 8005d6a:	2103      	movs	r1, #3
 8005d6c:	ab03      	add	r3, sp, #12
 8005d6e:	9301      	str	r3, [sp, #4]
 8005d70:	ab02      	add	r3, sp, #8
 8005d72:	9300      	str	r3, [sp, #0]
 8005d74:	ec45 4b10 	vmov	d0, r4, r5
 8005d78:	4653      	mov	r3, sl
 8005d7a:	4632      	mov	r2, r6
 8005d7c:	f001 ffc4 	bl	8007d08 <_dtoa_r>
 8005d80:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d84:	4607      	mov	r7, r0
 8005d86:	d102      	bne.n	8005d8e <__cvt+0x66>
 8005d88:	f019 0f01 	tst.w	r9, #1
 8005d8c:	d022      	beq.n	8005dd4 <__cvt+0xac>
 8005d8e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d92:	eb07 0906 	add.w	r9, r7, r6
 8005d96:	d110      	bne.n	8005dba <__cvt+0x92>
 8005d98:	783b      	ldrb	r3, [r7, #0]
 8005d9a:	2b30      	cmp	r3, #48	; 0x30
 8005d9c:	d10a      	bne.n	8005db4 <__cvt+0x8c>
 8005d9e:	2200      	movs	r2, #0
 8005da0:	2300      	movs	r3, #0
 8005da2:	4620      	mov	r0, r4
 8005da4:	4629      	mov	r1, r5
 8005da6:	f7fa fe8f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005daa:	b918      	cbnz	r0, 8005db4 <__cvt+0x8c>
 8005dac:	f1c6 0601 	rsb	r6, r6, #1
 8005db0:	f8ca 6000 	str.w	r6, [sl]
 8005db4:	f8da 3000 	ldr.w	r3, [sl]
 8005db8:	4499      	add	r9, r3
 8005dba:	2200      	movs	r2, #0
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	4620      	mov	r0, r4
 8005dc0:	4629      	mov	r1, r5
 8005dc2:	f7fa fe81 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dc6:	b108      	cbz	r0, 8005dcc <__cvt+0xa4>
 8005dc8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dcc:	2230      	movs	r2, #48	; 0x30
 8005dce:	9b03      	ldr	r3, [sp, #12]
 8005dd0:	454b      	cmp	r3, r9
 8005dd2:	d307      	bcc.n	8005de4 <__cvt+0xbc>
 8005dd4:	9b03      	ldr	r3, [sp, #12]
 8005dd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005dd8:	1bdb      	subs	r3, r3, r7
 8005dda:	4638      	mov	r0, r7
 8005ddc:	6013      	str	r3, [r2, #0]
 8005dde:	b004      	add	sp, #16
 8005de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005de4:	1c59      	adds	r1, r3, #1
 8005de6:	9103      	str	r1, [sp, #12]
 8005de8:	701a      	strb	r2, [r3, #0]
 8005dea:	e7f0      	b.n	8005dce <__cvt+0xa6>

08005dec <__exponent>:
 8005dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dee:	4603      	mov	r3, r0
 8005df0:	2900      	cmp	r1, #0
 8005df2:	bfb8      	it	lt
 8005df4:	4249      	neglt	r1, r1
 8005df6:	f803 2b02 	strb.w	r2, [r3], #2
 8005dfa:	bfb4      	ite	lt
 8005dfc:	222d      	movlt	r2, #45	; 0x2d
 8005dfe:	222b      	movge	r2, #43	; 0x2b
 8005e00:	2909      	cmp	r1, #9
 8005e02:	7042      	strb	r2, [r0, #1]
 8005e04:	dd2a      	ble.n	8005e5c <__exponent+0x70>
 8005e06:	f10d 0407 	add.w	r4, sp, #7
 8005e0a:	46a4      	mov	ip, r4
 8005e0c:	270a      	movs	r7, #10
 8005e0e:	46a6      	mov	lr, r4
 8005e10:	460a      	mov	r2, r1
 8005e12:	fb91 f6f7 	sdiv	r6, r1, r7
 8005e16:	fb07 1516 	mls	r5, r7, r6, r1
 8005e1a:	3530      	adds	r5, #48	; 0x30
 8005e1c:	2a63      	cmp	r2, #99	; 0x63
 8005e1e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e22:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005e26:	4631      	mov	r1, r6
 8005e28:	dcf1      	bgt.n	8005e0e <__exponent+0x22>
 8005e2a:	3130      	adds	r1, #48	; 0x30
 8005e2c:	f1ae 0502 	sub.w	r5, lr, #2
 8005e30:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005e34:	1c44      	adds	r4, r0, #1
 8005e36:	4629      	mov	r1, r5
 8005e38:	4561      	cmp	r1, ip
 8005e3a:	d30a      	bcc.n	8005e52 <__exponent+0x66>
 8005e3c:	f10d 0209 	add.w	r2, sp, #9
 8005e40:	eba2 020e 	sub.w	r2, r2, lr
 8005e44:	4565      	cmp	r5, ip
 8005e46:	bf88      	it	hi
 8005e48:	2200      	movhi	r2, #0
 8005e4a:	4413      	add	r3, r2
 8005e4c:	1a18      	subs	r0, r3, r0
 8005e4e:	b003      	add	sp, #12
 8005e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e56:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005e5a:	e7ed      	b.n	8005e38 <__exponent+0x4c>
 8005e5c:	2330      	movs	r3, #48	; 0x30
 8005e5e:	3130      	adds	r1, #48	; 0x30
 8005e60:	7083      	strb	r3, [r0, #2]
 8005e62:	70c1      	strb	r1, [r0, #3]
 8005e64:	1d03      	adds	r3, r0, #4
 8005e66:	e7f1      	b.n	8005e4c <__exponent+0x60>

08005e68 <_printf_float>:
 8005e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e6c:	ed2d 8b02 	vpush	{d8}
 8005e70:	b08d      	sub	sp, #52	; 0x34
 8005e72:	460c      	mov	r4, r1
 8005e74:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005e78:	4616      	mov	r6, r2
 8005e7a:	461f      	mov	r7, r3
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	f003 fa57 	bl	8009330 <_localeconv_r>
 8005e82:	f8d0 a000 	ldr.w	sl, [r0]
 8005e86:	4650      	mov	r0, sl
 8005e88:	f7fa f9a2 	bl	80001d0 <strlen>
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	9305      	str	r3, [sp, #20]
 8005e94:	f8d8 3000 	ldr.w	r3, [r8]
 8005e98:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e9c:	3307      	adds	r3, #7
 8005e9e:	f023 0307 	bic.w	r3, r3, #7
 8005ea2:	f103 0208 	add.w	r2, r3, #8
 8005ea6:	f8c8 2000 	str.w	r2, [r8]
 8005eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005eb2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005eb6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005eba:	9307      	str	r3, [sp, #28]
 8005ebc:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ec0:	ee08 0a10 	vmov	s16, r0
 8005ec4:	4b9f      	ldr	r3, [pc, #636]	; (8006144 <_printf_float+0x2dc>)
 8005ec6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ece:	f7fa fe2d 	bl	8000b2c <__aeabi_dcmpun>
 8005ed2:	bb88      	cbnz	r0, 8005f38 <_printf_float+0xd0>
 8005ed4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ed8:	4b9a      	ldr	r3, [pc, #616]	; (8006144 <_printf_float+0x2dc>)
 8005eda:	f04f 32ff 	mov.w	r2, #4294967295
 8005ede:	f7fa fe07 	bl	8000af0 <__aeabi_dcmple>
 8005ee2:	bb48      	cbnz	r0, 8005f38 <_printf_float+0xd0>
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	4640      	mov	r0, r8
 8005eea:	4649      	mov	r1, r9
 8005eec:	f7fa fdf6 	bl	8000adc <__aeabi_dcmplt>
 8005ef0:	b110      	cbz	r0, 8005ef8 <_printf_float+0x90>
 8005ef2:	232d      	movs	r3, #45	; 0x2d
 8005ef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ef8:	4b93      	ldr	r3, [pc, #588]	; (8006148 <_printf_float+0x2e0>)
 8005efa:	4894      	ldr	r0, [pc, #592]	; (800614c <_printf_float+0x2e4>)
 8005efc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005f00:	bf94      	ite	ls
 8005f02:	4698      	movls	r8, r3
 8005f04:	4680      	movhi	r8, r0
 8005f06:	2303      	movs	r3, #3
 8005f08:	6123      	str	r3, [r4, #16]
 8005f0a:	9b05      	ldr	r3, [sp, #20]
 8005f0c:	f023 0204 	bic.w	r2, r3, #4
 8005f10:	6022      	str	r2, [r4, #0]
 8005f12:	f04f 0900 	mov.w	r9, #0
 8005f16:	9700      	str	r7, [sp, #0]
 8005f18:	4633      	mov	r3, r6
 8005f1a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	4628      	mov	r0, r5
 8005f20:	f000 f9d8 	bl	80062d4 <_printf_common>
 8005f24:	3001      	adds	r0, #1
 8005f26:	f040 8090 	bne.w	800604a <_printf_float+0x1e2>
 8005f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f2e:	b00d      	add	sp, #52	; 0x34
 8005f30:	ecbd 8b02 	vpop	{d8}
 8005f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f38:	4642      	mov	r2, r8
 8005f3a:	464b      	mov	r3, r9
 8005f3c:	4640      	mov	r0, r8
 8005f3e:	4649      	mov	r1, r9
 8005f40:	f7fa fdf4 	bl	8000b2c <__aeabi_dcmpun>
 8005f44:	b140      	cbz	r0, 8005f58 <_printf_float+0xf0>
 8005f46:	464b      	mov	r3, r9
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	bfbc      	itt	lt
 8005f4c:	232d      	movlt	r3, #45	; 0x2d
 8005f4e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f52:	487f      	ldr	r0, [pc, #508]	; (8006150 <_printf_float+0x2e8>)
 8005f54:	4b7f      	ldr	r3, [pc, #508]	; (8006154 <_printf_float+0x2ec>)
 8005f56:	e7d1      	b.n	8005efc <_printf_float+0x94>
 8005f58:	6863      	ldr	r3, [r4, #4]
 8005f5a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f5e:	9206      	str	r2, [sp, #24]
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	d13f      	bne.n	8005fe4 <_printf_float+0x17c>
 8005f64:	2306      	movs	r3, #6
 8005f66:	6063      	str	r3, [r4, #4]
 8005f68:	9b05      	ldr	r3, [sp, #20]
 8005f6a:	6861      	ldr	r1, [r4, #4]
 8005f6c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f70:	2300      	movs	r3, #0
 8005f72:	9303      	str	r3, [sp, #12]
 8005f74:	ab0a      	add	r3, sp, #40	; 0x28
 8005f76:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005f7a:	ab09      	add	r3, sp, #36	; 0x24
 8005f7c:	ec49 8b10 	vmov	d0, r8, r9
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	6022      	str	r2, [r4, #0]
 8005f84:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f88:	4628      	mov	r0, r5
 8005f8a:	f7ff fecd 	bl	8005d28 <__cvt>
 8005f8e:	9b06      	ldr	r3, [sp, #24]
 8005f90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f92:	2b47      	cmp	r3, #71	; 0x47
 8005f94:	4680      	mov	r8, r0
 8005f96:	d108      	bne.n	8005faa <_printf_float+0x142>
 8005f98:	1cc8      	adds	r0, r1, #3
 8005f9a:	db02      	blt.n	8005fa2 <_printf_float+0x13a>
 8005f9c:	6863      	ldr	r3, [r4, #4]
 8005f9e:	4299      	cmp	r1, r3
 8005fa0:	dd41      	ble.n	8006026 <_printf_float+0x1be>
 8005fa2:	f1ab 0b02 	sub.w	fp, fp, #2
 8005fa6:	fa5f fb8b 	uxtb.w	fp, fp
 8005faa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fae:	d820      	bhi.n	8005ff2 <_printf_float+0x18a>
 8005fb0:	3901      	subs	r1, #1
 8005fb2:	465a      	mov	r2, fp
 8005fb4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fb8:	9109      	str	r1, [sp, #36]	; 0x24
 8005fba:	f7ff ff17 	bl	8005dec <__exponent>
 8005fbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fc0:	1813      	adds	r3, r2, r0
 8005fc2:	2a01      	cmp	r2, #1
 8005fc4:	4681      	mov	r9, r0
 8005fc6:	6123      	str	r3, [r4, #16]
 8005fc8:	dc02      	bgt.n	8005fd0 <_printf_float+0x168>
 8005fca:	6822      	ldr	r2, [r4, #0]
 8005fcc:	07d2      	lsls	r2, r2, #31
 8005fce:	d501      	bpl.n	8005fd4 <_printf_float+0x16c>
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	6123      	str	r3, [r4, #16]
 8005fd4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d09c      	beq.n	8005f16 <_printf_float+0xae>
 8005fdc:	232d      	movs	r3, #45	; 0x2d
 8005fde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fe2:	e798      	b.n	8005f16 <_printf_float+0xae>
 8005fe4:	9a06      	ldr	r2, [sp, #24]
 8005fe6:	2a47      	cmp	r2, #71	; 0x47
 8005fe8:	d1be      	bne.n	8005f68 <_printf_float+0x100>
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1bc      	bne.n	8005f68 <_printf_float+0x100>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e7b9      	b.n	8005f66 <_printf_float+0xfe>
 8005ff2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005ff6:	d118      	bne.n	800602a <_printf_float+0x1c2>
 8005ff8:	2900      	cmp	r1, #0
 8005ffa:	6863      	ldr	r3, [r4, #4]
 8005ffc:	dd0b      	ble.n	8006016 <_printf_float+0x1ae>
 8005ffe:	6121      	str	r1, [r4, #16]
 8006000:	b913      	cbnz	r3, 8006008 <_printf_float+0x1a0>
 8006002:	6822      	ldr	r2, [r4, #0]
 8006004:	07d0      	lsls	r0, r2, #31
 8006006:	d502      	bpl.n	800600e <_printf_float+0x1a6>
 8006008:	3301      	adds	r3, #1
 800600a:	440b      	add	r3, r1
 800600c:	6123      	str	r3, [r4, #16]
 800600e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006010:	f04f 0900 	mov.w	r9, #0
 8006014:	e7de      	b.n	8005fd4 <_printf_float+0x16c>
 8006016:	b913      	cbnz	r3, 800601e <_printf_float+0x1b6>
 8006018:	6822      	ldr	r2, [r4, #0]
 800601a:	07d2      	lsls	r2, r2, #31
 800601c:	d501      	bpl.n	8006022 <_printf_float+0x1ba>
 800601e:	3302      	adds	r3, #2
 8006020:	e7f4      	b.n	800600c <_printf_float+0x1a4>
 8006022:	2301      	movs	r3, #1
 8006024:	e7f2      	b.n	800600c <_printf_float+0x1a4>
 8006026:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800602a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800602c:	4299      	cmp	r1, r3
 800602e:	db05      	blt.n	800603c <_printf_float+0x1d4>
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	6121      	str	r1, [r4, #16]
 8006034:	07d8      	lsls	r0, r3, #31
 8006036:	d5ea      	bpl.n	800600e <_printf_float+0x1a6>
 8006038:	1c4b      	adds	r3, r1, #1
 800603a:	e7e7      	b.n	800600c <_printf_float+0x1a4>
 800603c:	2900      	cmp	r1, #0
 800603e:	bfd4      	ite	le
 8006040:	f1c1 0202 	rsble	r2, r1, #2
 8006044:	2201      	movgt	r2, #1
 8006046:	4413      	add	r3, r2
 8006048:	e7e0      	b.n	800600c <_printf_float+0x1a4>
 800604a:	6823      	ldr	r3, [r4, #0]
 800604c:	055a      	lsls	r2, r3, #21
 800604e:	d407      	bmi.n	8006060 <_printf_float+0x1f8>
 8006050:	6923      	ldr	r3, [r4, #16]
 8006052:	4642      	mov	r2, r8
 8006054:	4631      	mov	r1, r6
 8006056:	4628      	mov	r0, r5
 8006058:	47b8      	blx	r7
 800605a:	3001      	adds	r0, #1
 800605c:	d12c      	bne.n	80060b8 <_printf_float+0x250>
 800605e:	e764      	b.n	8005f2a <_printf_float+0xc2>
 8006060:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006064:	f240 80e0 	bls.w	8006228 <_printf_float+0x3c0>
 8006068:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800606c:	2200      	movs	r2, #0
 800606e:	2300      	movs	r3, #0
 8006070:	f7fa fd2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006074:	2800      	cmp	r0, #0
 8006076:	d034      	beq.n	80060e2 <_printf_float+0x27a>
 8006078:	4a37      	ldr	r2, [pc, #220]	; (8006158 <_printf_float+0x2f0>)
 800607a:	2301      	movs	r3, #1
 800607c:	4631      	mov	r1, r6
 800607e:	4628      	mov	r0, r5
 8006080:	47b8      	blx	r7
 8006082:	3001      	adds	r0, #1
 8006084:	f43f af51 	beq.w	8005f2a <_printf_float+0xc2>
 8006088:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800608c:	429a      	cmp	r2, r3
 800608e:	db02      	blt.n	8006096 <_printf_float+0x22e>
 8006090:	6823      	ldr	r3, [r4, #0]
 8006092:	07d8      	lsls	r0, r3, #31
 8006094:	d510      	bpl.n	80060b8 <_printf_float+0x250>
 8006096:	ee18 3a10 	vmov	r3, s16
 800609a:	4652      	mov	r2, sl
 800609c:	4631      	mov	r1, r6
 800609e:	4628      	mov	r0, r5
 80060a0:	47b8      	blx	r7
 80060a2:	3001      	adds	r0, #1
 80060a4:	f43f af41 	beq.w	8005f2a <_printf_float+0xc2>
 80060a8:	f04f 0800 	mov.w	r8, #0
 80060ac:	f104 091a 	add.w	r9, r4, #26
 80060b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060b2:	3b01      	subs	r3, #1
 80060b4:	4543      	cmp	r3, r8
 80060b6:	dc09      	bgt.n	80060cc <_printf_float+0x264>
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	079b      	lsls	r3, r3, #30
 80060bc:	f100 8105 	bmi.w	80062ca <_printf_float+0x462>
 80060c0:	68e0      	ldr	r0, [r4, #12]
 80060c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060c4:	4298      	cmp	r0, r3
 80060c6:	bfb8      	it	lt
 80060c8:	4618      	movlt	r0, r3
 80060ca:	e730      	b.n	8005f2e <_printf_float+0xc6>
 80060cc:	2301      	movs	r3, #1
 80060ce:	464a      	mov	r2, r9
 80060d0:	4631      	mov	r1, r6
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b8      	blx	r7
 80060d6:	3001      	adds	r0, #1
 80060d8:	f43f af27 	beq.w	8005f2a <_printf_float+0xc2>
 80060dc:	f108 0801 	add.w	r8, r8, #1
 80060e0:	e7e6      	b.n	80060b0 <_printf_float+0x248>
 80060e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	dc39      	bgt.n	800615c <_printf_float+0x2f4>
 80060e8:	4a1b      	ldr	r2, [pc, #108]	; (8006158 <_printf_float+0x2f0>)
 80060ea:	2301      	movs	r3, #1
 80060ec:	4631      	mov	r1, r6
 80060ee:	4628      	mov	r0, r5
 80060f0:	47b8      	blx	r7
 80060f2:	3001      	adds	r0, #1
 80060f4:	f43f af19 	beq.w	8005f2a <_printf_float+0xc2>
 80060f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060fc:	4313      	orrs	r3, r2
 80060fe:	d102      	bne.n	8006106 <_printf_float+0x29e>
 8006100:	6823      	ldr	r3, [r4, #0]
 8006102:	07d9      	lsls	r1, r3, #31
 8006104:	d5d8      	bpl.n	80060b8 <_printf_float+0x250>
 8006106:	ee18 3a10 	vmov	r3, s16
 800610a:	4652      	mov	r2, sl
 800610c:	4631      	mov	r1, r6
 800610e:	4628      	mov	r0, r5
 8006110:	47b8      	blx	r7
 8006112:	3001      	adds	r0, #1
 8006114:	f43f af09 	beq.w	8005f2a <_printf_float+0xc2>
 8006118:	f04f 0900 	mov.w	r9, #0
 800611c:	f104 0a1a 	add.w	sl, r4, #26
 8006120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006122:	425b      	negs	r3, r3
 8006124:	454b      	cmp	r3, r9
 8006126:	dc01      	bgt.n	800612c <_printf_float+0x2c4>
 8006128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800612a:	e792      	b.n	8006052 <_printf_float+0x1ea>
 800612c:	2301      	movs	r3, #1
 800612e:	4652      	mov	r2, sl
 8006130:	4631      	mov	r1, r6
 8006132:	4628      	mov	r0, r5
 8006134:	47b8      	blx	r7
 8006136:	3001      	adds	r0, #1
 8006138:	f43f aef7 	beq.w	8005f2a <_printf_float+0xc2>
 800613c:	f109 0901 	add.w	r9, r9, #1
 8006140:	e7ee      	b.n	8006120 <_printf_float+0x2b8>
 8006142:	bf00      	nop
 8006144:	7fefffff 	.word	0x7fefffff
 8006148:	0800b5b8 	.word	0x0800b5b8
 800614c:	0800b5bc 	.word	0x0800b5bc
 8006150:	0800b5c4 	.word	0x0800b5c4
 8006154:	0800b5c0 	.word	0x0800b5c0
 8006158:	0800ba21 	.word	0x0800ba21
 800615c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800615e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006160:	429a      	cmp	r2, r3
 8006162:	bfa8      	it	ge
 8006164:	461a      	movge	r2, r3
 8006166:	2a00      	cmp	r2, #0
 8006168:	4691      	mov	r9, r2
 800616a:	dc37      	bgt.n	80061dc <_printf_float+0x374>
 800616c:	f04f 0b00 	mov.w	fp, #0
 8006170:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006174:	f104 021a 	add.w	r2, r4, #26
 8006178:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800617a:	9305      	str	r3, [sp, #20]
 800617c:	eba3 0309 	sub.w	r3, r3, r9
 8006180:	455b      	cmp	r3, fp
 8006182:	dc33      	bgt.n	80061ec <_printf_float+0x384>
 8006184:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006188:	429a      	cmp	r2, r3
 800618a:	db3b      	blt.n	8006204 <_printf_float+0x39c>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	07da      	lsls	r2, r3, #31
 8006190:	d438      	bmi.n	8006204 <_printf_float+0x39c>
 8006192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006194:	9a05      	ldr	r2, [sp, #20]
 8006196:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006198:	1a9a      	subs	r2, r3, r2
 800619a:	eba3 0901 	sub.w	r9, r3, r1
 800619e:	4591      	cmp	r9, r2
 80061a0:	bfa8      	it	ge
 80061a2:	4691      	movge	r9, r2
 80061a4:	f1b9 0f00 	cmp.w	r9, #0
 80061a8:	dc35      	bgt.n	8006216 <_printf_float+0x3ae>
 80061aa:	f04f 0800 	mov.w	r8, #0
 80061ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061b2:	f104 0a1a 	add.w	sl, r4, #26
 80061b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061ba:	1a9b      	subs	r3, r3, r2
 80061bc:	eba3 0309 	sub.w	r3, r3, r9
 80061c0:	4543      	cmp	r3, r8
 80061c2:	f77f af79 	ble.w	80060b8 <_printf_float+0x250>
 80061c6:	2301      	movs	r3, #1
 80061c8:	4652      	mov	r2, sl
 80061ca:	4631      	mov	r1, r6
 80061cc:	4628      	mov	r0, r5
 80061ce:	47b8      	blx	r7
 80061d0:	3001      	adds	r0, #1
 80061d2:	f43f aeaa 	beq.w	8005f2a <_printf_float+0xc2>
 80061d6:	f108 0801 	add.w	r8, r8, #1
 80061da:	e7ec      	b.n	80061b6 <_printf_float+0x34e>
 80061dc:	4613      	mov	r3, r2
 80061de:	4631      	mov	r1, r6
 80061e0:	4642      	mov	r2, r8
 80061e2:	4628      	mov	r0, r5
 80061e4:	47b8      	blx	r7
 80061e6:	3001      	adds	r0, #1
 80061e8:	d1c0      	bne.n	800616c <_printf_float+0x304>
 80061ea:	e69e      	b.n	8005f2a <_printf_float+0xc2>
 80061ec:	2301      	movs	r3, #1
 80061ee:	4631      	mov	r1, r6
 80061f0:	4628      	mov	r0, r5
 80061f2:	9205      	str	r2, [sp, #20]
 80061f4:	47b8      	blx	r7
 80061f6:	3001      	adds	r0, #1
 80061f8:	f43f ae97 	beq.w	8005f2a <_printf_float+0xc2>
 80061fc:	9a05      	ldr	r2, [sp, #20]
 80061fe:	f10b 0b01 	add.w	fp, fp, #1
 8006202:	e7b9      	b.n	8006178 <_printf_float+0x310>
 8006204:	ee18 3a10 	vmov	r3, s16
 8006208:	4652      	mov	r2, sl
 800620a:	4631      	mov	r1, r6
 800620c:	4628      	mov	r0, r5
 800620e:	47b8      	blx	r7
 8006210:	3001      	adds	r0, #1
 8006212:	d1be      	bne.n	8006192 <_printf_float+0x32a>
 8006214:	e689      	b.n	8005f2a <_printf_float+0xc2>
 8006216:	9a05      	ldr	r2, [sp, #20]
 8006218:	464b      	mov	r3, r9
 800621a:	4442      	add	r2, r8
 800621c:	4631      	mov	r1, r6
 800621e:	4628      	mov	r0, r5
 8006220:	47b8      	blx	r7
 8006222:	3001      	adds	r0, #1
 8006224:	d1c1      	bne.n	80061aa <_printf_float+0x342>
 8006226:	e680      	b.n	8005f2a <_printf_float+0xc2>
 8006228:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800622a:	2a01      	cmp	r2, #1
 800622c:	dc01      	bgt.n	8006232 <_printf_float+0x3ca>
 800622e:	07db      	lsls	r3, r3, #31
 8006230:	d538      	bpl.n	80062a4 <_printf_float+0x43c>
 8006232:	2301      	movs	r3, #1
 8006234:	4642      	mov	r2, r8
 8006236:	4631      	mov	r1, r6
 8006238:	4628      	mov	r0, r5
 800623a:	47b8      	blx	r7
 800623c:	3001      	adds	r0, #1
 800623e:	f43f ae74 	beq.w	8005f2a <_printf_float+0xc2>
 8006242:	ee18 3a10 	vmov	r3, s16
 8006246:	4652      	mov	r2, sl
 8006248:	4631      	mov	r1, r6
 800624a:	4628      	mov	r0, r5
 800624c:	47b8      	blx	r7
 800624e:	3001      	adds	r0, #1
 8006250:	f43f ae6b 	beq.w	8005f2a <_printf_float+0xc2>
 8006254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006258:	2200      	movs	r2, #0
 800625a:	2300      	movs	r3, #0
 800625c:	f7fa fc34 	bl	8000ac8 <__aeabi_dcmpeq>
 8006260:	b9d8      	cbnz	r0, 800629a <_printf_float+0x432>
 8006262:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006264:	f108 0201 	add.w	r2, r8, #1
 8006268:	3b01      	subs	r3, #1
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	d10e      	bne.n	8006292 <_printf_float+0x42a>
 8006274:	e659      	b.n	8005f2a <_printf_float+0xc2>
 8006276:	2301      	movs	r3, #1
 8006278:	4652      	mov	r2, sl
 800627a:	4631      	mov	r1, r6
 800627c:	4628      	mov	r0, r5
 800627e:	47b8      	blx	r7
 8006280:	3001      	adds	r0, #1
 8006282:	f43f ae52 	beq.w	8005f2a <_printf_float+0xc2>
 8006286:	f108 0801 	add.w	r8, r8, #1
 800628a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800628c:	3b01      	subs	r3, #1
 800628e:	4543      	cmp	r3, r8
 8006290:	dcf1      	bgt.n	8006276 <_printf_float+0x40e>
 8006292:	464b      	mov	r3, r9
 8006294:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006298:	e6dc      	b.n	8006054 <_printf_float+0x1ec>
 800629a:	f04f 0800 	mov.w	r8, #0
 800629e:	f104 0a1a 	add.w	sl, r4, #26
 80062a2:	e7f2      	b.n	800628a <_printf_float+0x422>
 80062a4:	2301      	movs	r3, #1
 80062a6:	4642      	mov	r2, r8
 80062a8:	e7df      	b.n	800626a <_printf_float+0x402>
 80062aa:	2301      	movs	r3, #1
 80062ac:	464a      	mov	r2, r9
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	47b8      	blx	r7
 80062b4:	3001      	adds	r0, #1
 80062b6:	f43f ae38 	beq.w	8005f2a <_printf_float+0xc2>
 80062ba:	f108 0801 	add.w	r8, r8, #1
 80062be:	68e3      	ldr	r3, [r4, #12]
 80062c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062c2:	1a5b      	subs	r3, r3, r1
 80062c4:	4543      	cmp	r3, r8
 80062c6:	dcf0      	bgt.n	80062aa <_printf_float+0x442>
 80062c8:	e6fa      	b.n	80060c0 <_printf_float+0x258>
 80062ca:	f04f 0800 	mov.w	r8, #0
 80062ce:	f104 0919 	add.w	r9, r4, #25
 80062d2:	e7f4      	b.n	80062be <_printf_float+0x456>

080062d4 <_printf_common>:
 80062d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062d8:	4616      	mov	r6, r2
 80062da:	4699      	mov	r9, r3
 80062dc:	688a      	ldr	r2, [r1, #8]
 80062de:	690b      	ldr	r3, [r1, #16]
 80062e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062e4:	4293      	cmp	r3, r2
 80062e6:	bfb8      	it	lt
 80062e8:	4613      	movlt	r3, r2
 80062ea:	6033      	str	r3, [r6, #0]
 80062ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062f0:	4607      	mov	r7, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	b10a      	cbz	r2, 80062fa <_printf_common+0x26>
 80062f6:	3301      	adds	r3, #1
 80062f8:	6033      	str	r3, [r6, #0]
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	0699      	lsls	r1, r3, #26
 80062fe:	bf42      	ittt	mi
 8006300:	6833      	ldrmi	r3, [r6, #0]
 8006302:	3302      	addmi	r3, #2
 8006304:	6033      	strmi	r3, [r6, #0]
 8006306:	6825      	ldr	r5, [r4, #0]
 8006308:	f015 0506 	ands.w	r5, r5, #6
 800630c:	d106      	bne.n	800631c <_printf_common+0x48>
 800630e:	f104 0a19 	add.w	sl, r4, #25
 8006312:	68e3      	ldr	r3, [r4, #12]
 8006314:	6832      	ldr	r2, [r6, #0]
 8006316:	1a9b      	subs	r3, r3, r2
 8006318:	42ab      	cmp	r3, r5
 800631a:	dc26      	bgt.n	800636a <_printf_common+0x96>
 800631c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006320:	1e13      	subs	r3, r2, #0
 8006322:	6822      	ldr	r2, [r4, #0]
 8006324:	bf18      	it	ne
 8006326:	2301      	movne	r3, #1
 8006328:	0692      	lsls	r2, r2, #26
 800632a:	d42b      	bmi.n	8006384 <_printf_common+0xb0>
 800632c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006330:	4649      	mov	r1, r9
 8006332:	4638      	mov	r0, r7
 8006334:	47c0      	blx	r8
 8006336:	3001      	adds	r0, #1
 8006338:	d01e      	beq.n	8006378 <_printf_common+0xa4>
 800633a:	6823      	ldr	r3, [r4, #0]
 800633c:	68e5      	ldr	r5, [r4, #12]
 800633e:	6832      	ldr	r2, [r6, #0]
 8006340:	f003 0306 	and.w	r3, r3, #6
 8006344:	2b04      	cmp	r3, #4
 8006346:	bf08      	it	eq
 8006348:	1aad      	subeq	r5, r5, r2
 800634a:	68a3      	ldr	r3, [r4, #8]
 800634c:	6922      	ldr	r2, [r4, #16]
 800634e:	bf0c      	ite	eq
 8006350:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006354:	2500      	movne	r5, #0
 8006356:	4293      	cmp	r3, r2
 8006358:	bfc4      	itt	gt
 800635a:	1a9b      	subgt	r3, r3, r2
 800635c:	18ed      	addgt	r5, r5, r3
 800635e:	2600      	movs	r6, #0
 8006360:	341a      	adds	r4, #26
 8006362:	42b5      	cmp	r5, r6
 8006364:	d11a      	bne.n	800639c <_printf_common+0xc8>
 8006366:	2000      	movs	r0, #0
 8006368:	e008      	b.n	800637c <_printf_common+0xa8>
 800636a:	2301      	movs	r3, #1
 800636c:	4652      	mov	r2, sl
 800636e:	4649      	mov	r1, r9
 8006370:	4638      	mov	r0, r7
 8006372:	47c0      	blx	r8
 8006374:	3001      	adds	r0, #1
 8006376:	d103      	bne.n	8006380 <_printf_common+0xac>
 8006378:	f04f 30ff 	mov.w	r0, #4294967295
 800637c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006380:	3501      	adds	r5, #1
 8006382:	e7c6      	b.n	8006312 <_printf_common+0x3e>
 8006384:	18e1      	adds	r1, r4, r3
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	2030      	movs	r0, #48	; 0x30
 800638a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800638e:	4422      	add	r2, r4
 8006390:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006394:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006398:	3302      	adds	r3, #2
 800639a:	e7c7      	b.n	800632c <_printf_common+0x58>
 800639c:	2301      	movs	r3, #1
 800639e:	4622      	mov	r2, r4
 80063a0:	4649      	mov	r1, r9
 80063a2:	4638      	mov	r0, r7
 80063a4:	47c0      	blx	r8
 80063a6:	3001      	adds	r0, #1
 80063a8:	d0e6      	beq.n	8006378 <_printf_common+0xa4>
 80063aa:	3601      	adds	r6, #1
 80063ac:	e7d9      	b.n	8006362 <_printf_common+0x8e>
	...

080063b0 <_printf_i>:
 80063b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063b4:	7e0f      	ldrb	r7, [r1, #24]
 80063b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063b8:	2f78      	cmp	r7, #120	; 0x78
 80063ba:	4691      	mov	r9, r2
 80063bc:	4680      	mov	r8, r0
 80063be:	460c      	mov	r4, r1
 80063c0:	469a      	mov	sl, r3
 80063c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063c6:	d807      	bhi.n	80063d8 <_printf_i+0x28>
 80063c8:	2f62      	cmp	r7, #98	; 0x62
 80063ca:	d80a      	bhi.n	80063e2 <_printf_i+0x32>
 80063cc:	2f00      	cmp	r7, #0
 80063ce:	f000 80d8 	beq.w	8006582 <_printf_i+0x1d2>
 80063d2:	2f58      	cmp	r7, #88	; 0x58
 80063d4:	f000 80a3 	beq.w	800651e <_printf_i+0x16e>
 80063d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063e0:	e03a      	b.n	8006458 <_printf_i+0xa8>
 80063e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063e6:	2b15      	cmp	r3, #21
 80063e8:	d8f6      	bhi.n	80063d8 <_printf_i+0x28>
 80063ea:	a101      	add	r1, pc, #4	; (adr r1, 80063f0 <_printf_i+0x40>)
 80063ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063f0:	08006449 	.word	0x08006449
 80063f4:	0800645d 	.word	0x0800645d
 80063f8:	080063d9 	.word	0x080063d9
 80063fc:	080063d9 	.word	0x080063d9
 8006400:	080063d9 	.word	0x080063d9
 8006404:	080063d9 	.word	0x080063d9
 8006408:	0800645d 	.word	0x0800645d
 800640c:	080063d9 	.word	0x080063d9
 8006410:	080063d9 	.word	0x080063d9
 8006414:	080063d9 	.word	0x080063d9
 8006418:	080063d9 	.word	0x080063d9
 800641c:	08006569 	.word	0x08006569
 8006420:	0800648d 	.word	0x0800648d
 8006424:	0800654b 	.word	0x0800654b
 8006428:	080063d9 	.word	0x080063d9
 800642c:	080063d9 	.word	0x080063d9
 8006430:	0800658b 	.word	0x0800658b
 8006434:	080063d9 	.word	0x080063d9
 8006438:	0800648d 	.word	0x0800648d
 800643c:	080063d9 	.word	0x080063d9
 8006440:	080063d9 	.word	0x080063d9
 8006444:	08006553 	.word	0x08006553
 8006448:	682b      	ldr	r3, [r5, #0]
 800644a:	1d1a      	adds	r2, r3, #4
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	602a      	str	r2, [r5, #0]
 8006450:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006454:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006458:	2301      	movs	r3, #1
 800645a:	e0a3      	b.n	80065a4 <_printf_i+0x1f4>
 800645c:	6820      	ldr	r0, [r4, #0]
 800645e:	6829      	ldr	r1, [r5, #0]
 8006460:	0606      	lsls	r6, r0, #24
 8006462:	f101 0304 	add.w	r3, r1, #4
 8006466:	d50a      	bpl.n	800647e <_printf_i+0xce>
 8006468:	680e      	ldr	r6, [r1, #0]
 800646a:	602b      	str	r3, [r5, #0]
 800646c:	2e00      	cmp	r6, #0
 800646e:	da03      	bge.n	8006478 <_printf_i+0xc8>
 8006470:	232d      	movs	r3, #45	; 0x2d
 8006472:	4276      	negs	r6, r6
 8006474:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006478:	485e      	ldr	r0, [pc, #376]	; (80065f4 <_printf_i+0x244>)
 800647a:	230a      	movs	r3, #10
 800647c:	e019      	b.n	80064b2 <_printf_i+0x102>
 800647e:	680e      	ldr	r6, [r1, #0]
 8006480:	602b      	str	r3, [r5, #0]
 8006482:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006486:	bf18      	it	ne
 8006488:	b236      	sxthne	r6, r6
 800648a:	e7ef      	b.n	800646c <_printf_i+0xbc>
 800648c:	682b      	ldr	r3, [r5, #0]
 800648e:	6820      	ldr	r0, [r4, #0]
 8006490:	1d19      	adds	r1, r3, #4
 8006492:	6029      	str	r1, [r5, #0]
 8006494:	0601      	lsls	r1, r0, #24
 8006496:	d501      	bpl.n	800649c <_printf_i+0xec>
 8006498:	681e      	ldr	r6, [r3, #0]
 800649a:	e002      	b.n	80064a2 <_printf_i+0xf2>
 800649c:	0646      	lsls	r6, r0, #25
 800649e:	d5fb      	bpl.n	8006498 <_printf_i+0xe8>
 80064a0:	881e      	ldrh	r6, [r3, #0]
 80064a2:	4854      	ldr	r0, [pc, #336]	; (80065f4 <_printf_i+0x244>)
 80064a4:	2f6f      	cmp	r7, #111	; 0x6f
 80064a6:	bf0c      	ite	eq
 80064a8:	2308      	moveq	r3, #8
 80064aa:	230a      	movne	r3, #10
 80064ac:	2100      	movs	r1, #0
 80064ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064b2:	6865      	ldr	r5, [r4, #4]
 80064b4:	60a5      	str	r5, [r4, #8]
 80064b6:	2d00      	cmp	r5, #0
 80064b8:	bfa2      	ittt	ge
 80064ba:	6821      	ldrge	r1, [r4, #0]
 80064bc:	f021 0104 	bicge.w	r1, r1, #4
 80064c0:	6021      	strge	r1, [r4, #0]
 80064c2:	b90e      	cbnz	r6, 80064c8 <_printf_i+0x118>
 80064c4:	2d00      	cmp	r5, #0
 80064c6:	d04d      	beq.n	8006564 <_printf_i+0x1b4>
 80064c8:	4615      	mov	r5, r2
 80064ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80064ce:	fb03 6711 	mls	r7, r3, r1, r6
 80064d2:	5dc7      	ldrb	r7, [r0, r7]
 80064d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80064d8:	4637      	mov	r7, r6
 80064da:	42bb      	cmp	r3, r7
 80064dc:	460e      	mov	r6, r1
 80064de:	d9f4      	bls.n	80064ca <_printf_i+0x11a>
 80064e0:	2b08      	cmp	r3, #8
 80064e2:	d10b      	bne.n	80064fc <_printf_i+0x14c>
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	07de      	lsls	r6, r3, #31
 80064e8:	d508      	bpl.n	80064fc <_printf_i+0x14c>
 80064ea:	6923      	ldr	r3, [r4, #16]
 80064ec:	6861      	ldr	r1, [r4, #4]
 80064ee:	4299      	cmp	r1, r3
 80064f0:	bfde      	ittt	le
 80064f2:	2330      	movle	r3, #48	; 0x30
 80064f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064fc:	1b52      	subs	r2, r2, r5
 80064fe:	6122      	str	r2, [r4, #16]
 8006500:	f8cd a000 	str.w	sl, [sp]
 8006504:	464b      	mov	r3, r9
 8006506:	aa03      	add	r2, sp, #12
 8006508:	4621      	mov	r1, r4
 800650a:	4640      	mov	r0, r8
 800650c:	f7ff fee2 	bl	80062d4 <_printf_common>
 8006510:	3001      	adds	r0, #1
 8006512:	d14c      	bne.n	80065ae <_printf_i+0x1fe>
 8006514:	f04f 30ff 	mov.w	r0, #4294967295
 8006518:	b004      	add	sp, #16
 800651a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800651e:	4835      	ldr	r0, [pc, #212]	; (80065f4 <_printf_i+0x244>)
 8006520:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006524:	6829      	ldr	r1, [r5, #0]
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	f851 6b04 	ldr.w	r6, [r1], #4
 800652c:	6029      	str	r1, [r5, #0]
 800652e:	061d      	lsls	r5, r3, #24
 8006530:	d514      	bpl.n	800655c <_printf_i+0x1ac>
 8006532:	07df      	lsls	r7, r3, #31
 8006534:	bf44      	itt	mi
 8006536:	f043 0320 	orrmi.w	r3, r3, #32
 800653a:	6023      	strmi	r3, [r4, #0]
 800653c:	b91e      	cbnz	r6, 8006546 <_printf_i+0x196>
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	f023 0320 	bic.w	r3, r3, #32
 8006544:	6023      	str	r3, [r4, #0]
 8006546:	2310      	movs	r3, #16
 8006548:	e7b0      	b.n	80064ac <_printf_i+0xfc>
 800654a:	6823      	ldr	r3, [r4, #0]
 800654c:	f043 0320 	orr.w	r3, r3, #32
 8006550:	6023      	str	r3, [r4, #0]
 8006552:	2378      	movs	r3, #120	; 0x78
 8006554:	4828      	ldr	r0, [pc, #160]	; (80065f8 <_printf_i+0x248>)
 8006556:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800655a:	e7e3      	b.n	8006524 <_printf_i+0x174>
 800655c:	0659      	lsls	r1, r3, #25
 800655e:	bf48      	it	mi
 8006560:	b2b6      	uxthmi	r6, r6
 8006562:	e7e6      	b.n	8006532 <_printf_i+0x182>
 8006564:	4615      	mov	r5, r2
 8006566:	e7bb      	b.n	80064e0 <_printf_i+0x130>
 8006568:	682b      	ldr	r3, [r5, #0]
 800656a:	6826      	ldr	r6, [r4, #0]
 800656c:	6961      	ldr	r1, [r4, #20]
 800656e:	1d18      	adds	r0, r3, #4
 8006570:	6028      	str	r0, [r5, #0]
 8006572:	0635      	lsls	r5, r6, #24
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	d501      	bpl.n	800657c <_printf_i+0x1cc>
 8006578:	6019      	str	r1, [r3, #0]
 800657a:	e002      	b.n	8006582 <_printf_i+0x1d2>
 800657c:	0670      	lsls	r0, r6, #25
 800657e:	d5fb      	bpl.n	8006578 <_printf_i+0x1c8>
 8006580:	8019      	strh	r1, [r3, #0]
 8006582:	2300      	movs	r3, #0
 8006584:	6123      	str	r3, [r4, #16]
 8006586:	4615      	mov	r5, r2
 8006588:	e7ba      	b.n	8006500 <_printf_i+0x150>
 800658a:	682b      	ldr	r3, [r5, #0]
 800658c:	1d1a      	adds	r2, r3, #4
 800658e:	602a      	str	r2, [r5, #0]
 8006590:	681d      	ldr	r5, [r3, #0]
 8006592:	6862      	ldr	r2, [r4, #4]
 8006594:	2100      	movs	r1, #0
 8006596:	4628      	mov	r0, r5
 8006598:	f7f9 fe22 	bl	80001e0 <memchr>
 800659c:	b108      	cbz	r0, 80065a2 <_printf_i+0x1f2>
 800659e:	1b40      	subs	r0, r0, r5
 80065a0:	6060      	str	r0, [r4, #4]
 80065a2:	6863      	ldr	r3, [r4, #4]
 80065a4:	6123      	str	r3, [r4, #16]
 80065a6:	2300      	movs	r3, #0
 80065a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065ac:	e7a8      	b.n	8006500 <_printf_i+0x150>
 80065ae:	6923      	ldr	r3, [r4, #16]
 80065b0:	462a      	mov	r2, r5
 80065b2:	4649      	mov	r1, r9
 80065b4:	4640      	mov	r0, r8
 80065b6:	47d0      	blx	sl
 80065b8:	3001      	adds	r0, #1
 80065ba:	d0ab      	beq.n	8006514 <_printf_i+0x164>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	079b      	lsls	r3, r3, #30
 80065c0:	d413      	bmi.n	80065ea <_printf_i+0x23a>
 80065c2:	68e0      	ldr	r0, [r4, #12]
 80065c4:	9b03      	ldr	r3, [sp, #12]
 80065c6:	4298      	cmp	r0, r3
 80065c8:	bfb8      	it	lt
 80065ca:	4618      	movlt	r0, r3
 80065cc:	e7a4      	b.n	8006518 <_printf_i+0x168>
 80065ce:	2301      	movs	r3, #1
 80065d0:	4632      	mov	r2, r6
 80065d2:	4649      	mov	r1, r9
 80065d4:	4640      	mov	r0, r8
 80065d6:	47d0      	blx	sl
 80065d8:	3001      	adds	r0, #1
 80065da:	d09b      	beq.n	8006514 <_printf_i+0x164>
 80065dc:	3501      	adds	r5, #1
 80065de:	68e3      	ldr	r3, [r4, #12]
 80065e0:	9903      	ldr	r1, [sp, #12]
 80065e2:	1a5b      	subs	r3, r3, r1
 80065e4:	42ab      	cmp	r3, r5
 80065e6:	dcf2      	bgt.n	80065ce <_printf_i+0x21e>
 80065e8:	e7eb      	b.n	80065c2 <_printf_i+0x212>
 80065ea:	2500      	movs	r5, #0
 80065ec:	f104 0619 	add.w	r6, r4, #25
 80065f0:	e7f5      	b.n	80065de <_printf_i+0x22e>
 80065f2:	bf00      	nop
 80065f4:	0800b5c8 	.word	0x0800b5c8
 80065f8:	0800b5d9 	.word	0x0800b5d9

080065fc <_scanf_float>:
 80065fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006600:	b087      	sub	sp, #28
 8006602:	4617      	mov	r7, r2
 8006604:	9303      	str	r3, [sp, #12]
 8006606:	688b      	ldr	r3, [r1, #8]
 8006608:	1e5a      	subs	r2, r3, #1
 800660a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800660e:	bf83      	ittte	hi
 8006610:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006614:	195b      	addhi	r3, r3, r5
 8006616:	9302      	strhi	r3, [sp, #8]
 8006618:	2300      	movls	r3, #0
 800661a:	bf86      	itte	hi
 800661c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006620:	608b      	strhi	r3, [r1, #8]
 8006622:	9302      	strls	r3, [sp, #8]
 8006624:	680b      	ldr	r3, [r1, #0]
 8006626:	468b      	mov	fp, r1
 8006628:	2500      	movs	r5, #0
 800662a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800662e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006632:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006636:	4680      	mov	r8, r0
 8006638:	460c      	mov	r4, r1
 800663a:	465e      	mov	r6, fp
 800663c:	46aa      	mov	sl, r5
 800663e:	46a9      	mov	r9, r5
 8006640:	9501      	str	r5, [sp, #4]
 8006642:	68a2      	ldr	r2, [r4, #8]
 8006644:	b152      	cbz	r2, 800665c <_scanf_float+0x60>
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	2b4e      	cmp	r3, #78	; 0x4e
 800664c:	d864      	bhi.n	8006718 <_scanf_float+0x11c>
 800664e:	2b40      	cmp	r3, #64	; 0x40
 8006650:	d83c      	bhi.n	80066cc <_scanf_float+0xd0>
 8006652:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006656:	b2c8      	uxtb	r0, r1
 8006658:	280e      	cmp	r0, #14
 800665a:	d93a      	bls.n	80066d2 <_scanf_float+0xd6>
 800665c:	f1b9 0f00 	cmp.w	r9, #0
 8006660:	d003      	beq.n	800666a <_scanf_float+0x6e>
 8006662:	6823      	ldr	r3, [r4, #0]
 8006664:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006668:	6023      	str	r3, [r4, #0]
 800666a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800666e:	f1ba 0f01 	cmp.w	sl, #1
 8006672:	f200 8113 	bhi.w	800689c <_scanf_float+0x2a0>
 8006676:	455e      	cmp	r6, fp
 8006678:	f200 8105 	bhi.w	8006886 <_scanf_float+0x28a>
 800667c:	2501      	movs	r5, #1
 800667e:	4628      	mov	r0, r5
 8006680:	b007      	add	sp, #28
 8006682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006686:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800668a:	2a0d      	cmp	r2, #13
 800668c:	d8e6      	bhi.n	800665c <_scanf_float+0x60>
 800668e:	a101      	add	r1, pc, #4	; (adr r1, 8006694 <_scanf_float+0x98>)
 8006690:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006694:	080067d3 	.word	0x080067d3
 8006698:	0800665d 	.word	0x0800665d
 800669c:	0800665d 	.word	0x0800665d
 80066a0:	0800665d 	.word	0x0800665d
 80066a4:	08006833 	.word	0x08006833
 80066a8:	0800680b 	.word	0x0800680b
 80066ac:	0800665d 	.word	0x0800665d
 80066b0:	0800665d 	.word	0x0800665d
 80066b4:	080067e1 	.word	0x080067e1
 80066b8:	0800665d 	.word	0x0800665d
 80066bc:	0800665d 	.word	0x0800665d
 80066c0:	0800665d 	.word	0x0800665d
 80066c4:	0800665d 	.word	0x0800665d
 80066c8:	08006799 	.word	0x08006799
 80066cc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80066d0:	e7db      	b.n	800668a <_scanf_float+0x8e>
 80066d2:	290e      	cmp	r1, #14
 80066d4:	d8c2      	bhi.n	800665c <_scanf_float+0x60>
 80066d6:	a001      	add	r0, pc, #4	; (adr r0, 80066dc <_scanf_float+0xe0>)
 80066d8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80066dc:	0800678b 	.word	0x0800678b
 80066e0:	0800665d 	.word	0x0800665d
 80066e4:	0800678b 	.word	0x0800678b
 80066e8:	0800681f 	.word	0x0800681f
 80066ec:	0800665d 	.word	0x0800665d
 80066f0:	08006739 	.word	0x08006739
 80066f4:	08006775 	.word	0x08006775
 80066f8:	08006775 	.word	0x08006775
 80066fc:	08006775 	.word	0x08006775
 8006700:	08006775 	.word	0x08006775
 8006704:	08006775 	.word	0x08006775
 8006708:	08006775 	.word	0x08006775
 800670c:	08006775 	.word	0x08006775
 8006710:	08006775 	.word	0x08006775
 8006714:	08006775 	.word	0x08006775
 8006718:	2b6e      	cmp	r3, #110	; 0x6e
 800671a:	d809      	bhi.n	8006730 <_scanf_float+0x134>
 800671c:	2b60      	cmp	r3, #96	; 0x60
 800671e:	d8b2      	bhi.n	8006686 <_scanf_float+0x8a>
 8006720:	2b54      	cmp	r3, #84	; 0x54
 8006722:	d077      	beq.n	8006814 <_scanf_float+0x218>
 8006724:	2b59      	cmp	r3, #89	; 0x59
 8006726:	d199      	bne.n	800665c <_scanf_float+0x60>
 8006728:	2d07      	cmp	r5, #7
 800672a:	d197      	bne.n	800665c <_scanf_float+0x60>
 800672c:	2508      	movs	r5, #8
 800672e:	e029      	b.n	8006784 <_scanf_float+0x188>
 8006730:	2b74      	cmp	r3, #116	; 0x74
 8006732:	d06f      	beq.n	8006814 <_scanf_float+0x218>
 8006734:	2b79      	cmp	r3, #121	; 0x79
 8006736:	e7f6      	b.n	8006726 <_scanf_float+0x12a>
 8006738:	6821      	ldr	r1, [r4, #0]
 800673a:	05c8      	lsls	r0, r1, #23
 800673c:	d51a      	bpl.n	8006774 <_scanf_float+0x178>
 800673e:	9b02      	ldr	r3, [sp, #8]
 8006740:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006744:	6021      	str	r1, [r4, #0]
 8006746:	f109 0901 	add.w	r9, r9, #1
 800674a:	b11b      	cbz	r3, 8006754 <_scanf_float+0x158>
 800674c:	3b01      	subs	r3, #1
 800674e:	3201      	adds	r2, #1
 8006750:	9302      	str	r3, [sp, #8]
 8006752:	60a2      	str	r2, [r4, #8]
 8006754:	68a3      	ldr	r3, [r4, #8]
 8006756:	3b01      	subs	r3, #1
 8006758:	60a3      	str	r3, [r4, #8]
 800675a:	6923      	ldr	r3, [r4, #16]
 800675c:	3301      	adds	r3, #1
 800675e:	6123      	str	r3, [r4, #16]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	3b01      	subs	r3, #1
 8006764:	2b00      	cmp	r3, #0
 8006766:	607b      	str	r3, [r7, #4]
 8006768:	f340 8084 	ble.w	8006874 <_scanf_float+0x278>
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	3301      	adds	r3, #1
 8006770:	603b      	str	r3, [r7, #0]
 8006772:	e766      	b.n	8006642 <_scanf_float+0x46>
 8006774:	eb1a 0f05 	cmn.w	sl, r5
 8006778:	f47f af70 	bne.w	800665c <_scanf_float+0x60>
 800677c:	6822      	ldr	r2, [r4, #0]
 800677e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006782:	6022      	str	r2, [r4, #0]
 8006784:	f806 3b01 	strb.w	r3, [r6], #1
 8006788:	e7e4      	b.n	8006754 <_scanf_float+0x158>
 800678a:	6822      	ldr	r2, [r4, #0]
 800678c:	0610      	lsls	r0, r2, #24
 800678e:	f57f af65 	bpl.w	800665c <_scanf_float+0x60>
 8006792:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006796:	e7f4      	b.n	8006782 <_scanf_float+0x186>
 8006798:	f1ba 0f00 	cmp.w	sl, #0
 800679c:	d10e      	bne.n	80067bc <_scanf_float+0x1c0>
 800679e:	f1b9 0f00 	cmp.w	r9, #0
 80067a2:	d10e      	bne.n	80067c2 <_scanf_float+0x1c6>
 80067a4:	6822      	ldr	r2, [r4, #0]
 80067a6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80067aa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80067ae:	d108      	bne.n	80067c2 <_scanf_float+0x1c6>
 80067b0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80067b4:	6022      	str	r2, [r4, #0]
 80067b6:	f04f 0a01 	mov.w	sl, #1
 80067ba:	e7e3      	b.n	8006784 <_scanf_float+0x188>
 80067bc:	f1ba 0f02 	cmp.w	sl, #2
 80067c0:	d055      	beq.n	800686e <_scanf_float+0x272>
 80067c2:	2d01      	cmp	r5, #1
 80067c4:	d002      	beq.n	80067cc <_scanf_float+0x1d0>
 80067c6:	2d04      	cmp	r5, #4
 80067c8:	f47f af48 	bne.w	800665c <_scanf_float+0x60>
 80067cc:	3501      	adds	r5, #1
 80067ce:	b2ed      	uxtb	r5, r5
 80067d0:	e7d8      	b.n	8006784 <_scanf_float+0x188>
 80067d2:	f1ba 0f01 	cmp.w	sl, #1
 80067d6:	f47f af41 	bne.w	800665c <_scanf_float+0x60>
 80067da:	f04f 0a02 	mov.w	sl, #2
 80067de:	e7d1      	b.n	8006784 <_scanf_float+0x188>
 80067e0:	b97d      	cbnz	r5, 8006802 <_scanf_float+0x206>
 80067e2:	f1b9 0f00 	cmp.w	r9, #0
 80067e6:	f47f af3c 	bne.w	8006662 <_scanf_float+0x66>
 80067ea:	6822      	ldr	r2, [r4, #0]
 80067ec:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80067f0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80067f4:	f47f af39 	bne.w	800666a <_scanf_float+0x6e>
 80067f8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80067fc:	6022      	str	r2, [r4, #0]
 80067fe:	2501      	movs	r5, #1
 8006800:	e7c0      	b.n	8006784 <_scanf_float+0x188>
 8006802:	2d03      	cmp	r5, #3
 8006804:	d0e2      	beq.n	80067cc <_scanf_float+0x1d0>
 8006806:	2d05      	cmp	r5, #5
 8006808:	e7de      	b.n	80067c8 <_scanf_float+0x1cc>
 800680a:	2d02      	cmp	r5, #2
 800680c:	f47f af26 	bne.w	800665c <_scanf_float+0x60>
 8006810:	2503      	movs	r5, #3
 8006812:	e7b7      	b.n	8006784 <_scanf_float+0x188>
 8006814:	2d06      	cmp	r5, #6
 8006816:	f47f af21 	bne.w	800665c <_scanf_float+0x60>
 800681a:	2507      	movs	r5, #7
 800681c:	e7b2      	b.n	8006784 <_scanf_float+0x188>
 800681e:	6822      	ldr	r2, [r4, #0]
 8006820:	0591      	lsls	r1, r2, #22
 8006822:	f57f af1b 	bpl.w	800665c <_scanf_float+0x60>
 8006826:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800682a:	6022      	str	r2, [r4, #0]
 800682c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006830:	e7a8      	b.n	8006784 <_scanf_float+0x188>
 8006832:	6822      	ldr	r2, [r4, #0]
 8006834:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006838:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800683c:	d006      	beq.n	800684c <_scanf_float+0x250>
 800683e:	0550      	lsls	r0, r2, #21
 8006840:	f57f af0c 	bpl.w	800665c <_scanf_float+0x60>
 8006844:	f1b9 0f00 	cmp.w	r9, #0
 8006848:	f43f af0f 	beq.w	800666a <_scanf_float+0x6e>
 800684c:	0591      	lsls	r1, r2, #22
 800684e:	bf58      	it	pl
 8006850:	9901      	ldrpl	r1, [sp, #4]
 8006852:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006856:	bf58      	it	pl
 8006858:	eba9 0101 	subpl.w	r1, r9, r1
 800685c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006860:	bf58      	it	pl
 8006862:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006866:	6022      	str	r2, [r4, #0]
 8006868:	f04f 0900 	mov.w	r9, #0
 800686c:	e78a      	b.n	8006784 <_scanf_float+0x188>
 800686e:	f04f 0a03 	mov.w	sl, #3
 8006872:	e787      	b.n	8006784 <_scanf_float+0x188>
 8006874:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006878:	4639      	mov	r1, r7
 800687a:	4640      	mov	r0, r8
 800687c:	4798      	blx	r3
 800687e:	2800      	cmp	r0, #0
 8006880:	f43f aedf 	beq.w	8006642 <_scanf_float+0x46>
 8006884:	e6ea      	b.n	800665c <_scanf_float+0x60>
 8006886:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800688a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800688e:	463a      	mov	r2, r7
 8006890:	4640      	mov	r0, r8
 8006892:	4798      	blx	r3
 8006894:	6923      	ldr	r3, [r4, #16]
 8006896:	3b01      	subs	r3, #1
 8006898:	6123      	str	r3, [r4, #16]
 800689a:	e6ec      	b.n	8006676 <_scanf_float+0x7a>
 800689c:	1e6b      	subs	r3, r5, #1
 800689e:	2b06      	cmp	r3, #6
 80068a0:	d825      	bhi.n	80068ee <_scanf_float+0x2f2>
 80068a2:	2d02      	cmp	r5, #2
 80068a4:	d836      	bhi.n	8006914 <_scanf_float+0x318>
 80068a6:	455e      	cmp	r6, fp
 80068a8:	f67f aee8 	bls.w	800667c <_scanf_float+0x80>
 80068ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068b4:	463a      	mov	r2, r7
 80068b6:	4640      	mov	r0, r8
 80068b8:	4798      	blx	r3
 80068ba:	6923      	ldr	r3, [r4, #16]
 80068bc:	3b01      	subs	r3, #1
 80068be:	6123      	str	r3, [r4, #16]
 80068c0:	e7f1      	b.n	80068a6 <_scanf_float+0x2aa>
 80068c2:	9802      	ldr	r0, [sp, #8]
 80068c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068c8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80068cc:	9002      	str	r0, [sp, #8]
 80068ce:	463a      	mov	r2, r7
 80068d0:	4640      	mov	r0, r8
 80068d2:	4798      	blx	r3
 80068d4:	6923      	ldr	r3, [r4, #16]
 80068d6:	3b01      	subs	r3, #1
 80068d8:	6123      	str	r3, [r4, #16]
 80068da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068de:	fa5f fa8a 	uxtb.w	sl, sl
 80068e2:	f1ba 0f02 	cmp.w	sl, #2
 80068e6:	d1ec      	bne.n	80068c2 <_scanf_float+0x2c6>
 80068e8:	3d03      	subs	r5, #3
 80068ea:	b2ed      	uxtb	r5, r5
 80068ec:	1b76      	subs	r6, r6, r5
 80068ee:	6823      	ldr	r3, [r4, #0]
 80068f0:	05da      	lsls	r2, r3, #23
 80068f2:	d52f      	bpl.n	8006954 <_scanf_float+0x358>
 80068f4:	055b      	lsls	r3, r3, #21
 80068f6:	d510      	bpl.n	800691a <_scanf_float+0x31e>
 80068f8:	455e      	cmp	r6, fp
 80068fa:	f67f aebf 	bls.w	800667c <_scanf_float+0x80>
 80068fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006902:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006906:	463a      	mov	r2, r7
 8006908:	4640      	mov	r0, r8
 800690a:	4798      	blx	r3
 800690c:	6923      	ldr	r3, [r4, #16]
 800690e:	3b01      	subs	r3, #1
 8006910:	6123      	str	r3, [r4, #16]
 8006912:	e7f1      	b.n	80068f8 <_scanf_float+0x2fc>
 8006914:	46aa      	mov	sl, r5
 8006916:	9602      	str	r6, [sp, #8]
 8006918:	e7df      	b.n	80068da <_scanf_float+0x2de>
 800691a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800691e:	6923      	ldr	r3, [r4, #16]
 8006920:	2965      	cmp	r1, #101	; 0x65
 8006922:	f103 33ff 	add.w	r3, r3, #4294967295
 8006926:	f106 35ff 	add.w	r5, r6, #4294967295
 800692a:	6123      	str	r3, [r4, #16]
 800692c:	d00c      	beq.n	8006948 <_scanf_float+0x34c>
 800692e:	2945      	cmp	r1, #69	; 0x45
 8006930:	d00a      	beq.n	8006948 <_scanf_float+0x34c>
 8006932:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006936:	463a      	mov	r2, r7
 8006938:	4640      	mov	r0, r8
 800693a:	4798      	blx	r3
 800693c:	6923      	ldr	r3, [r4, #16]
 800693e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006942:	3b01      	subs	r3, #1
 8006944:	1eb5      	subs	r5, r6, #2
 8006946:	6123      	str	r3, [r4, #16]
 8006948:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800694c:	463a      	mov	r2, r7
 800694e:	4640      	mov	r0, r8
 8006950:	4798      	blx	r3
 8006952:	462e      	mov	r6, r5
 8006954:	6825      	ldr	r5, [r4, #0]
 8006956:	f015 0510 	ands.w	r5, r5, #16
 800695a:	d159      	bne.n	8006a10 <_scanf_float+0x414>
 800695c:	7035      	strb	r5, [r6, #0]
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006964:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006968:	d11b      	bne.n	80069a2 <_scanf_float+0x3a6>
 800696a:	9b01      	ldr	r3, [sp, #4]
 800696c:	454b      	cmp	r3, r9
 800696e:	eba3 0209 	sub.w	r2, r3, r9
 8006972:	d123      	bne.n	80069bc <_scanf_float+0x3c0>
 8006974:	2200      	movs	r2, #0
 8006976:	4659      	mov	r1, fp
 8006978:	4640      	mov	r0, r8
 800697a:	f000 ffcb 	bl	8007914 <_strtod_r>
 800697e:	6822      	ldr	r2, [r4, #0]
 8006980:	9b03      	ldr	r3, [sp, #12]
 8006982:	f012 0f02 	tst.w	r2, #2
 8006986:	ec57 6b10 	vmov	r6, r7, d0
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	d021      	beq.n	80069d2 <_scanf_float+0x3d6>
 800698e:	9903      	ldr	r1, [sp, #12]
 8006990:	1d1a      	adds	r2, r3, #4
 8006992:	600a      	str	r2, [r1, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	e9c3 6700 	strd	r6, r7, [r3]
 800699a:	68e3      	ldr	r3, [r4, #12]
 800699c:	3301      	adds	r3, #1
 800699e:	60e3      	str	r3, [r4, #12]
 80069a0:	e66d      	b.n	800667e <_scanf_float+0x82>
 80069a2:	9b04      	ldr	r3, [sp, #16]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d0e5      	beq.n	8006974 <_scanf_float+0x378>
 80069a8:	9905      	ldr	r1, [sp, #20]
 80069aa:	230a      	movs	r3, #10
 80069ac:	462a      	mov	r2, r5
 80069ae:	3101      	adds	r1, #1
 80069b0:	4640      	mov	r0, r8
 80069b2:	f001 f837 	bl	8007a24 <_strtol_r>
 80069b6:	9b04      	ldr	r3, [sp, #16]
 80069b8:	9e05      	ldr	r6, [sp, #20]
 80069ba:	1ac2      	subs	r2, r0, r3
 80069bc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80069c0:	429e      	cmp	r6, r3
 80069c2:	bf28      	it	cs
 80069c4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80069c8:	4912      	ldr	r1, [pc, #72]	; (8006a14 <_scanf_float+0x418>)
 80069ca:	4630      	mov	r0, r6
 80069cc:	f000 f8d0 	bl	8006b70 <siprintf>
 80069d0:	e7d0      	b.n	8006974 <_scanf_float+0x378>
 80069d2:	9903      	ldr	r1, [sp, #12]
 80069d4:	f012 0f04 	tst.w	r2, #4
 80069d8:	f103 0204 	add.w	r2, r3, #4
 80069dc:	600a      	str	r2, [r1, #0]
 80069de:	d1d9      	bne.n	8006994 <_scanf_float+0x398>
 80069e0:	f8d3 8000 	ldr.w	r8, [r3]
 80069e4:	ee10 2a10 	vmov	r2, s0
 80069e8:	ee10 0a10 	vmov	r0, s0
 80069ec:	463b      	mov	r3, r7
 80069ee:	4639      	mov	r1, r7
 80069f0:	f7fa f89c 	bl	8000b2c <__aeabi_dcmpun>
 80069f4:	b128      	cbz	r0, 8006a02 <_scanf_float+0x406>
 80069f6:	4808      	ldr	r0, [pc, #32]	; (8006a18 <_scanf_float+0x41c>)
 80069f8:	f000 f8b4 	bl	8006b64 <nanf>
 80069fc:	ed88 0a00 	vstr	s0, [r8]
 8006a00:	e7cb      	b.n	800699a <_scanf_float+0x39e>
 8006a02:	4630      	mov	r0, r6
 8006a04:	4639      	mov	r1, r7
 8006a06:	f7fa f8ef 	bl	8000be8 <__aeabi_d2f>
 8006a0a:	f8c8 0000 	str.w	r0, [r8]
 8006a0e:	e7c4      	b.n	800699a <_scanf_float+0x39e>
 8006a10:	2500      	movs	r5, #0
 8006a12:	e634      	b.n	800667e <_scanf_float+0x82>
 8006a14:	0800b5ea 	.word	0x0800b5ea
 8006a18:	0800b377 	.word	0x0800b377

08006a1c <iprintf>:
 8006a1c:	b40f      	push	{r0, r1, r2, r3}
 8006a1e:	4b0a      	ldr	r3, [pc, #40]	; (8006a48 <iprintf+0x2c>)
 8006a20:	b513      	push	{r0, r1, r4, lr}
 8006a22:	681c      	ldr	r4, [r3, #0]
 8006a24:	b124      	cbz	r4, 8006a30 <iprintf+0x14>
 8006a26:	69a3      	ldr	r3, [r4, #24]
 8006a28:	b913      	cbnz	r3, 8006a30 <iprintf+0x14>
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	f002 f874 	bl	8008b18 <__sinit>
 8006a30:	ab05      	add	r3, sp, #20
 8006a32:	9a04      	ldr	r2, [sp, #16]
 8006a34:	68a1      	ldr	r1, [r4, #8]
 8006a36:	9301      	str	r3, [sp, #4]
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f003 fe31 	bl	800a6a0 <_vfiprintf_r>
 8006a3e:	b002      	add	sp, #8
 8006a40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a44:	b004      	add	sp, #16
 8006a46:	4770      	bx	lr
 8006a48:	2000003c 	.word	0x2000003c

08006a4c <putchar>:
 8006a4c:	4b09      	ldr	r3, [pc, #36]	; (8006a74 <putchar+0x28>)
 8006a4e:	b513      	push	{r0, r1, r4, lr}
 8006a50:	681c      	ldr	r4, [r3, #0]
 8006a52:	4601      	mov	r1, r0
 8006a54:	b134      	cbz	r4, 8006a64 <putchar+0x18>
 8006a56:	69a3      	ldr	r3, [r4, #24]
 8006a58:	b923      	cbnz	r3, 8006a64 <putchar+0x18>
 8006a5a:	9001      	str	r0, [sp, #4]
 8006a5c:	4620      	mov	r0, r4
 8006a5e:	f002 f85b 	bl	8008b18 <__sinit>
 8006a62:	9901      	ldr	r1, [sp, #4]
 8006a64:	68a2      	ldr	r2, [r4, #8]
 8006a66:	4620      	mov	r0, r4
 8006a68:	b002      	add	sp, #8
 8006a6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a6e:	f004 b899 	b.w	800aba4 <_putc_r>
 8006a72:	bf00      	nop
 8006a74:	2000003c 	.word	0x2000003c

08006a78 <_puts_r>:
 8006a78:	b570      	push	{r4, r5, r6, lr}
 8006a7a:	460e      	mov	r6, r1
 8006a7c:	4605      	mov	r5, r0
 8006a7e:	b118      	cbz	r0, 8006a88 <_puts_r+0x10>
 8006a80:	6983      	ldr	r3, [r0, #24]
 8006a82:	b90b      	cbnz	r3, 8006a88 <_puts_r+0x10>
 8006a84:	f002 f848 	bl	8008b18 <__sinit>
 8006a88:	69ab      	ldr	r3, [r5, #24]
 8006a8a:	68ac      	ldr	r4, [r5, #8]
 8006a8c:	b913      	cbnz	r3, 8006a94 <_puts_r+0x1c>
 8006a8e:	4628      	mov	r0, r5
 8006a90:	f002 f842 	bl	8008b18 <__sinit>
 8006a94:	4b2c      	ldr	r3, [pc, #176]	; (8006b48 <_puts_r+0xd0>)
 8006a96:	429c      	cmp	r4, r3
 8006a98:	d120      	bne.n	8006adc <_puts_r+0x64>
 8006a9a:	686c      	ldr	r4, [r5, #4]
 8006a9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a9e:	07db      	lsls	r3, r3, #31
 8006aa0:	d405      	bmi.n	8006aae <_puts_r+0x36>
 8006aa2:	89a3      	ldrh	r3, [r4, #12]
 8006aa4:	0598      	lsls	r0, r3, #22
 8006aa6:	d402      	bmi.n	8006aae <_puts_r+0x36>
 8006aa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006aaa:	f002 fc46 	bl	800933a <__retarget_lock_acquire_recursive>
 8006aae:	89a3      	ldrh	r3, [r4, #12]
 8006ab0:	0719      	lsls	r1, r3, #28
 8006ab2:	d51d      	bpl.n	8006af0 <_puts_r+0x78>
 8006ab4:	6923      	ldr	r3, [r4, #16]
 8006ab6:	b1db      	cbz	r3, 8006af0 <_puts_r+0x78>
 8006ab8:	3e01      	subs	r6, #1
 8006aba:	68a3      	ldr	r3, [r4, #8]
 8006abc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	60a3      	str	r3, [r4, #8]
 8006ac4:	bb39      	cbnz	r1, 8006b16 <_puts_r+0x9e>
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	da38      	bge.n	8006b3c <_puts_r+0xc4>
 8006aca:	4622      	mov	r2, r4
 8006acc:	210a      	movs	r1, #10
 8006ace:	4628      	mov	r0, r5
 8006ad0:	f000 ffaa 	bl	8007a28 <__swbuf_r>
 8006ad4:	3001      	adds	r0, #1
 8006ad6:	d011      	beq.n	8006afc <_puts_r+0x84>
 8006ad8:	250a      	movs	r5, #10
 8006ada:	e011      	b.n	8006b00 <_puts_r+0x88>
 8006adc:	4b1b      	ldr	r3, [pc, #108]	; (8006b4c <_puts_r+0xd4>)
 8006ade:	429c      	cmp	r4, r3
 8006ae0:	d101      	bne.n	8006ae6 <_puts_r+0x6e>
 8006ae2:	68ac      	ldr	r4, [r5, #8]
 8006ae4:	e7da      	b.n	8006a9c <_puts_r+0x24>
 8006ae6:	4b1a      	ldr	r3, [pc, #104]	; (8006b50 <_puts_r+0xd8>)
 8006ae8:	429c      	cmp	r4, r3
 8006aea:	bf08      	it	eq
 8006aec:	68ec      	ldreq	r4, [r5, #12]
 8006aee:	e7d5      	b.n	8006a9c <_puts_r+0x24>
 8006af0:	4621      	mov	r1, r4
 8006af2:	4628      	mov	r0, r5
 8006af4:	f000 fffc 	bl	8007af0 <__swsetup_r>
 8006af8:	2800      	cmp	r0, #0
 8006afa:	d0dd      	beq.n	8006ab8 <_puts_r+0x40>
 8006afc:	f04f 35ff 	mov.w	r5, #4294967295
 8006b00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b02:	07da      	lsls	r2, r3, #31
 8006b04:	d405      	bmi.n	8006b12 <_puts_r+0x9a>
 8006b06:	89a3      	ldrh	r3, [r4, #12]
 8006b08:	059b      	lsls	r3, r3, #22
 8006b0a:	d402      	bmi.n	8006b12 <_puts_r+0x9a>
 8006b0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b0e:	f002 fc15 	bl	800933c <__retarget_lock_release_recursive>
 8006b12:	4628      	mov	r0, r5
 8006b14:	bd70      	pop	{r4, r5, r6, pc}
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	da04      	bge.n	8006b24 <_puts_r+0xac>
 8006b1a:	69a2      	ldr	r2, [r4, #24]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	dc06      	bgt.n	8006b2e <_puts_r+0xb6>
 8006b20:	290a      	cmp	r1, #10
 8006b22:	d004      	beq.n	8006b2e <_puts_r+0xb6>
 8006b24:	6823      	ldr	r3, [r4, #0]
 8006b26:	1c5a      	adds	r2, r3, #1
 8006b28:	6022      	str	r2, [r4, #0]
 8006b2a:	7019      	strb	r1, [r3, #0]
 8006b2c:	e7c5      	b.n	8006aba <_puts_r+0x42>
 8006b2e:	4622      	mov	r2, r4
 8006b30:	4628      	mov	r0, r5
 8006b32:	f000 ff79 	bl	8007a28 <__swbuf_r>
 8006b36:	3001      	adds	r0, #1
 8006b38:	d1bf      	bne.n	8006aba <_puts_r+0x42>
 8006b3a:	e7df      	b.n	8006afc <_puts_r+0x84>
 8006b3c:	6823      	ldr	r3, [r4, #0]
 8006b3e:	250a      	movs	r5, #10
 8006b40:	1c5a      	adds	r2, r3, #1
 8006b42:	6022      	str	r2, [r4, #0]
 8006b44:	701d      	strb	r5, [r3, #0]
 8006b46:	e7db      	b.n	8006b00 <_puts_r+0x88>
 8006b48:	0800b7f4 	.word	0x0800b7f4
 8006b4c:	0800b814 	.word	0x0800b814
 8006b50:	0800b7d4 	.word	0x0800b7d4

08006b54 <puts>:
 8006b54:	4b02      	ldr	r3, [pc, #8]	; (8006b60 <puts+0xc>)
 8006b56:	4601      	mov	r1, r0
 8006b58:	6818      	ldr	r0, [r3, #0]
 8006b5a:	f7ff bf8d 	b.w	8006a78 <_puts_r>
 8006b5e:	bf00      	nop
 8006b60:	2000003c 	.word	0x2000003c

08006b64 <nanf>:
 8006b64:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006b6c <nanf+0x8>
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	7fc00000 	.word	0x7fc00000

08006b70 <siprintf>:
 8006b70:	b40e      	push	{r1, r2, r3}
 8006b72:	b500      	push	{lr}
 8006b74:	b09c      	sub	sp, #112	; 0x70
 8006b76:	ab1d      	add	r3, sp, #116	; 0x74
 8006b78:	9002      	str	r0, [sp, #8]
 8006b7a:	9006      	str	r0, [sp, #24]
 8006b7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b80:	4809      	ldr	r0, [pc, #36]	; (8006ba8 <siprintf+0x38>)
 8006b82:	9107      	str	r1, [sp, #28]
 8006b84:	9104      	str	r1, [sp, #16]
 8006b86:	4909      	ldr	r1, [pc, #36]	; (8006bac <siprintf+0x3c>)
 8006b88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b8c:	9105      	str	r1, [sp, #20]
 8006b8e:	6800      	ldr	r0, [r0, #0]
 8006b90:	9301      	str	r3, [sp, #4]
 8006b92:	a902      	add	r1, sp, #8
 8006b94:	f003 fa88 	bl	800a0a8 <_svfiprintf_r>
 8006b98:	9b02      	ldr	r3, [sp, #8]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	701a      	strb	r2, [r3, #0]
 8006b9e:	b01c      	add	sp, #112	; 0x70
 8006ba0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ba4:	b003      	add	sp, #12
 8006ba6:	4770      	bx	lr
 8006ba8:	2000003c 	.word	0x2000003c
 8006bac:	ffff0208 	.word	0xffff0208

08006bb0 <siscanf>:
 8006bb0:	b40e      	push	{r1, r2, r3}
 8006bb2:	b510      	push	{r4, lr}
 8006bb4:	b09f      	sub	sp, #124	; 0x7c
 8006bb6:	ac21      	add	r4, sp, #132	; 0x84
 8006bb8:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006bbc:	f854 2b04 	ldr.w	r2, [r4], #4
 8006bc0:	9201      	str	r2, [sp, #4]
 8006bc2:	f8ad 101c 	strh.w	r1, [sp, #28]
 8006bc6:	9004      	str	r0, [sp, #16]
 8006bc8:	9008      	str	r0, [sp, #32]
 8006bca:	f7f9 fb01 	bl	80001d0 <strlen>
 8006bce:	4b0c      	ldr	r3, [pc, #48]	; (8006c00 <siscanf+0x50>)
 8006bd0:	9005      	str	r0, [sp, #20]
 8006bd2:	9009      	str	r0, [sp, #36]	; 0x24
 8006bd4:	930d      	str	r3, [sp, #52]	; 0x34
 8006bd6:	480b      	ldr	r0, [pc, #44]	; (8006c04 <siscanf+0x54>)
 8006bd8:	9a01      	ldr	r2, [sp, #4]
 8006bda:	6800      	ldr	r0, [r0, #0]
 8006bdc:	9403      	str	r4, [sp, #12]
 8006bde:	2300      	movs	r3, #0
 8006be0:	9311      	str	r3, [sp, #68]	; 0x44
 8006be2:	9316      	str	r3, [sp, #88]	; 0x58
 8006be4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006be8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006bec:	a904      	add	r1, sp, #16
 8006bee:	4623      	mov	r3, r4
 8006bf0:	f003 fbb4 	bl	800a35c <__ssvfiscanf_r>
 8006bf4:	b01f      	add	sp, #124	; 0x7c
 8006bf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bfa:	b003      	add	sp, #12
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop
 8006c00:	08006c2b 	.word	0x08006c2b
 8006c04:	2000003c 	.word	0x2000003c

08006c08 <__sread>:
 8006c08:	b510      	push	{r4, lr}
 8006c0a:	460c      	mov	r4, r1
 8006c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c10:	f004 f810 	bl	800ac34 <_read_r>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	bfab      	itete	ge
 8006c18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c1a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c1c:	181b      	addge	r3, r3, r0
 8006c1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c22:	bfac      	ite	ge
 8006c24:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c26:	81a3      	strhlt	r3, [r4, #12]
 8006c28:	bd10      	pop	{r4, pc}

08006c2a <__seofread>:
 8006c2a:	2000      	movs	r0, #0
 8006c2c:	4770      	bx	lr

08006c2e <__swrite>:
 8006c2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c32:	461f      	mov	r7, r3
 8006c34:	898b      	ldrh	r3, [r1, #12]
 8006c36:	05db      	lsls	r3, r3, #23
 8006c38:	4605      	mov	r5, r0
 8006c3a:	460c      	mov	r4, r1
 8006c3c:	4616      	mov	r6, r2
 8006c3e:	d505      	bpl.n	8006c4c <__swrite+0x1e>
 8006c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c44:	2302      	movs	r3, #2
 8006c46:	2200      	movs	r2, #0
 8006c48:	f002 fb7a 	bl	8009340 <_lseek_r>
 8006c4c:	89a3      	ldrh	r3, [r4, #12]
 8006c4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c56:	81a3      	strh	r3, [r4, #12]
 8006c58:	4632      	mov	r2, r6
 8006c5a:	463b      	mov	r3, r7
 8006c5c:	4628      	mov	r0, r5
 8006c5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c62:	f000 bf33 	b.w	8007acc <_write_r>

08006c66 <__sseek>:
 8006c66:	b510      	push	{r4, lr}
 8006c68:	460c      	mov	r4, r1
 8006c6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c6e:	f002 fb67 	bl	8009340 <_lseek_r>
 8006c72:	1c43      	adds	r3, r0, #1
 8006c74:	89a3      	ldrh	r3, [r4, #12]
 8006c76:	bf15      	itete	ne
 8006c78:	6560      	strne	r0, [r4, #84]	; 0x54
 8006c7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006c7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006c82:	81a3      	strheq	r3, [r4, #12]
 8006c84:	bf18      	it	ne
 8006c86:	81a3      	strhne	r3, [r4, #12]
 8006c88:	bd10      	pop	{r4, pc}

08006c8a <__sclose>:
 8006c8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c8e:	f000 bf9d 	b.w	8007bcc <_close_r>

08006c92 <strcpy>:
 8006c92:	4603      	mov	r3, r0
 8006c94:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c98:	f803 2b01 	strb.w	r2, [r3], #1
 8006c9c:	2a00      	cmp	r2, #0
 8006c9e:	d1f9      	bne.n	8006c94 <strcpy+0x2>
 8006ca0:	4770      	bx	lr

08006ca2 <strncmp>:
 8006ca2:	b510      	push	{r4, lr}
 8006ca4:	b17a      	cbz	r2, 8006cc6 <strncmp+0x24>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	3901      	subs	r1, #1
 8006caa:	1884      	adds	r4, r0, r2
 8006cac:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006cb0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006cb4:	4290      	cmp	r0, r2
 8006cb6:	d101      	bne.n	8006cbc <strncmp+0x1a>
 8006cb8:	42a3      	cmp	r3, r4
 8006cba:	d101      	bne.n	8006cc0 <strncmp+0x1e>
 8006cbc:	1a80      	subs	r0, r0, r2
 8006cbe:	bd10      	pop	{r4, pc}
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	d1f3      	bne.n	8006cac <strncmp+0xa>
 8006cc4:	e7fa      	b.n	8006cbc <strncmp+0x1a>
 8006cc6:	4610      	mov	r0, r2
 8006cc8:	e7f9      	b.n	8006cbe <strncmp+0x1c>

08006cca <sulp>:
 8006cca:	b570      	push	{r4, r5, r6, lr}
 8006ccc:	4604      	mov	r4, r0
 8006cce:	460d      	mov	r5, r1
 8006cd0:	ec45 4b10 	vmov	d0, r4, r5
 8006cd4:	4616      	mov	r6, r2
 8006cd6:	f002 ff45 	bl	8009b64 <__ulp>
 8006cda:	ec51 0b10 	vmov	r0, r1, d0
 8006cde:	b17e      	cbz	r6, 8006d00 <sulp+0x36>
 8006ce0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006ce4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	dd09      	ble.n	8006d00 <sulp+0x36>
 8006cec:	051b      	lsls	r3, r3, #20
 8006cee:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006cf2:	2400      	movs	r4, #0
 8006cf4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006cf8:	4622      	mov	r2, r4
 8006cfa:	462b      	mov	r3, r5
 8006cfc:	f7f9 fc7c 	bl	80005f8 <__aeabi_dmul>
 8006d00:	bd70      	pop	{r4, r5, r6, pc}
 8006d02:	0000      	movs	r0, r0
 8006d04:	0000      	movs	r0, r0
	...

08006d08 <_strtod_l>:
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	ed2d 8b02 	vpush	{d8}
 8006d10:	b09d      	sub	sp, #116	; 0x74
 8006d12:	461f      	mov	r7, r3
 8006d14:	2300      	movs	r3, #0
 8006d16:	9318      	str	r3, [sp, #96]	; 0x60
 8006d18:	4ba2      	ldr	r3, [pc, #648]	; (8006fa4 <_strtod_l+0x29c>)
 8006d1a:	9213      	str	r2, [sp, #76]	; 0x4c
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	9305      	str	r3, [sp, #20]
 8006d20:	4604      	mov	r4, r0
 8006d22:	4618      	mov	r0, r3
 8006d24:	4688      	mov	r8, r1
 8006d26:	f7f9 fa53 	bl	80001d0 <strlen>
 8006d2a:	f04f 0a00 	mov.w	sl, #0
 8006d2e:	4605      	mov	r5, r0
 8006d30:	f04f 0b00 	mov.w	fp, #0
 8006d34:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006d38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d3a:	781a      	ldrb	r2, [r3, #0]
 8006d3c:	2a2b      	cmp	r2, #43	; 0x2b
 8006d3e:	d04e      	beq.n	8006dde <_strtod_l+0xd6>
 8006d40:	d83b      	bhi.n	8006dba <_strtod_l+0xb2>
 8006d42:	2a0d      	cmp	r2, #13
 8006d44:	d834      	bhi.n	8006db0 <_strtod_l+0xa8>
 8006d46:	2a08      	cmp	r2, #8
 8006d48:	d834      	bhi.n	8006db4 <_strtod_l+0xac>
 8006d4a:	2a00      	cmp	r2, #0
 8006d4c:	d03e      	beq.n	8006dcc <_strtod_l+0xc4>
 8006d4e:	2300      	movs	r3, #0
 8006d50:	930a      	str	r3, [sp, #40]	; 0x28
 8006d52:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006d54:	7833      	ldrb	r3, [r6, #0]
 8006d56:	2b30      	cmp	r3, #48	; 0x30
 8006d58:	f040 80b0 	bne.w	8006ebc <_strtod_l+0x1b4>
 8006d5c:	7873      	ldrb	r3, [r6, #1]
 8006d5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006d62:	2b58      	cmp	r3, #88	; 0x58
 8006d64:	d168      	bne.n	8006e38 <_strtod_l+0x130>
 8006d66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d68:	9301      	str	r3, [sp, #4]
 8006d6a:	ab18      	add	r3, sp, #96	; 0x60
 8006d6c:	9702      	str	r7, [sp, #8]
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	4a8d      	ldr	r2, [pc, #564]	; (8006fa8 <_strtod_l+0x2a0>)
 8006d72:	ab19      	add	r3, sp, #100	; 0x64
 8006d74:	a917      	add	r1, sp, #92	; 0x5c
 8006d76:	4620      	mov	r0, r4
 8006d78:	f001 ffd2 	bl	8008d20 <__gethex>
 8006d7c:	f010 0707 	ands.w	r7, r0, #7
 8006d80:	4605      	mov	r5, r0
 8006d82:	d005      	beq.n	8006d90 <_strtod_l+0x88>
 8006d84:	2f06      	cmp	r7, #6
 8006d86:	d12c      	bne.n	8006de2 <_strtod_l+0xda>
 8006d88:	3601      	adds	r6, #1
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	9617      	str	r6, [sp, #92]	; 0x5c
 8006d8e:	930a      	str	r3, [sp, #40]	; 0x28
 8006d90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	f040 8590 	bne.w	80078b8 <_strtod_l+0xbb0>
 8006d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d9a:	b1eb      	cbz	r3, 8006dd8 <_strtod_l+0xd0>
 8006d9c:	4652      	mov	r2, sl
 8006d9e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006da2:	ec43 2b10 	vmov	d0, r2, r3
 8006da6:	b01d      	add	sp, #116	; 0x74
 8006da8:	ecbd 8b02 	vpop	{d8}
 8006dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db0:	2a20      	cmp	r2, #32
 8006db2:	d1cc      	bne.n	8006d4e <_strtod_l+0x46>
 8006db4:	3301      	adds	r3, #1
 8006db6:	9317      	str	r3, [sp, #92]	; 0x5c
 8006db8:	e7be      	b.n	8006d38 <_strtod_l+0x30>
 8006dba:	2a2d      	cmp	r2, #45	; 0x2d
 8006dbc:	d1c7      	bne.n	8006d4e <_strtod_l+0x46>
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	920a      	str	r2, [sp, #40]	; 0x28
 8006dc2:	1c5a      	adds	r2, r3, #1
 8006dc4:	9217      	str	r2, [sp, #92]	; 0x5c
 8006dc6:	785b      	ldrb	r3, [r3, #1]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d1c2      	bne.n	8006d52 <_strtod_l+0x4a>
 8006dcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006dce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f040 856e 	bne.w	80078b4 <_strtod_l+0xbac>
 8006dd8:	4652      	mov	r2, sl
 8006dda:	465b      	mov	r3, fp
 8006ddc:	e7e1      	b.n	8006da2 <_strtod_l+0x9a>
 8006dde:	2200      	movs	r2, #0
 8006de0:	e7ee      	b.n	8006dc0 <_strtod_l+0xb8>
 8006de2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006de4:	b13a      	cbz	r2, 8006df6 <_strtod_l+0xee>
 8006de6:	2135      	movs	r1, #53	; 0x35
 8006de8:	a81a      	add	r0, sp, #104	; 0x68
 8006dea:	f002 ffc6 	bl	8009d7a <__copybits>
 8006dee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006df0:	4620      	mov	r0, r4
 8006df2:	f002 fb85 	bl	8009500 <_Bfree>
 8006df6:	3f01      	subs	r7, #1
 8006df8:	2f04      	cmp	r7, #4
 8006dfa:	d806      	bhi.n	8006e0a <_strtod_l+0x102>
 8006dfc:	e8df f007 	tbb	[pc, r7]
 8006e00:	1714030a 	.word	0x1714030a
 8006e04:	0a          	.byte	0x0a
 8006e05:	00          	.byte	0x00
 8006e06:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8006e0a:	0728      	lsls	r0, r5, #28
 8006e0c:	d5c0      	bpl.n	8006d90 <_strtod_l+0x88>
 8006e0e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006e12:	e7bd      	b.n	8006d90 <_strtod_l+0x88>
 8006e14:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006e18:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006e1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006e1e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006e22:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006e26:	e7f0      	b.n	8006e0a <_strtod_l+0x102>
 8006e28:	f8df b180 	ldr.w	fp, [pc, #384]	; 8006fac <_strtod_l+0x2a4>
 8006e2c:	e7ed      	b.n	8006e0a <_strtod_l+0x102>
 8006e2e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006e32:	f04f 3aff 	mov.w	sl, #4294967295
 8006e36:	e7e8      	b.n	8006e0a <_strtod_l+0x102>
 8006e38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e3a:	1c5a      	adds	r2, r3, #1
 8006e3c:	9217      	str	r2, [sp, #92]	; 0x5c
 8006e3e:	785b      	ldrb	r3, [r3, #1]
 8006e40:	2b30      	cmp	r3, #48	; 0x30
 8006e42:	d0f9      	beq.n	8006e38 <_strtod_l+0x130>
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d0a3      	beq.n	8006d90 <_strtod_l+0x88>
 8006e48:	2301      	movs	r3, #1
 8006e4a:	f04f 0900 	mov.w	r9, #0
 8006e4e:	9304      	str	r3, [sp, #16]
 8006e50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e52:	9308      	str	r3, [sp, #32]
 8006e54:	f8cd 901c 	str.w	r9, [sp, #28]
 8006e58:	464f      	mov	r7, r9
 8006e5a:	220a      	movs	r2, #10
 8006e5c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006e5e:	7806      	ldrb	r6, [r0, #0]
 8006e60:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006e64:	b2d9      	uxtb	r1, r3
 8006e66:	2909      	cmp	r1, #9
 8006e68:	d92a      	bls.n	8006ec0 <_strtod_l+0x1b8>
 8006e6a:	9905      	ldr	r1, [sp, #20]
 8006e6c:	462a      	mov	r2, r5
 8006e6e:	f7ff ff18 	bl	8006ca2 <strncmp>
 8006e72:	b398      	cbz	r0, 8006edc <_strtod_l+0x1d4>
 8006e74:	2000      	movs	r0, #0
 8006e76:	4632      	mov	r2, r6
 8006e78:	463d      	mov	r5, r7
 8006e7a:	9005      	str	r0, [sp, #20]
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2a65      	cmp	r2, #101	; 0x65
 8006e80:	d001      	beq.n	8006e86 <_strtod_l+0x17e>
 8006e82:	2a45      	cmp	r2, #69	; 0x45
 8006e84:	d118      	bne.n	8006eb8 <_strtod_l+0x1b0>
 8006e86:	b91d      	cbnz	r5, 8006e90 <_strtod_l+0x188>
 8006e88:	9a04      	ldr	r2, [sp, #16]
 8006e8a:	4302      	orrs	r2, r0
 8006e8c:	d09e      	beq.n	8006dcc <_strtod_l+0xc4>
 8006e8e:	2500      	movs	r5, #0
 8006e90:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8006e94:	f108 0201 	add.w	r2, r8, #1
 8006e98:	9217      	str	r2, [sp, #92]	; 0x5c
 8006e9a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006e9e:	2a2b      	cmp	r2, #43	; 0x2b
 8006ea0:	d075      	beq.n	8006f8e <_strtod_l+0x286>
 8006ea2:	2a2d      	cmp	r2, #45	; 0x2d
 8006ea4:	d07b      	beq.n	8006f9e <_strtod_l+0x296>
 8006ea6:	f04f 0c00 	mov.w	ip, #0
 8006eaa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006eae:	2909      	cmp	r1, #9
 8006eb0:	f240 8082 	bls.w	8006fb8 <_strtod_l+0x2b0>
 8006eb4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006eb8:	2600      	movs	r6, #0
 8006eba:	e09d      	b.n	8006ff8 <_strtod_l+0x2f0>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	e7c4      	b.n	8006e4a <_strtod_l+0x142>
 8006ec0:	2f08      	cmp	r7, #8
 8006ec2:	bfd8      	it	le
 8006ec4:	9907      	ldrle	r1, [sp, #28]
 8006ec6:	f100 0001 	add.w	r0, r0, #1
 8006eca:	bfda      	itte	le
 8006ecc:	fb02 3301 	mlale	r3, r2, r1, r3
 8006ed0:	9307      	strle	r3, [sp, #28]
 8006ed2:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006ed6:	3701      	adds	r7, #1
 8006ed8:	9017      	str	r0, [sp, #92]	; 0x5c
 8006eda:	e7bf      	b.n	8006e5c <_strtod_l+0x154>
 8006edc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006ede:	195a      	adds	r2, r3, r5
 8006ee0:	9217      	str	r2, [sp, #92]	; 0x5c
 8006ee2:	5d5a      	ldrb	r2, [r3, r5]
 8006ee4:	2f00      	cmp	r7, #0
 8006ee6:	d037      	beq.n	8006f58 <_strtod_l+0x250>
 8006ee8:	9005      	str	r0, [sp, #20]
 8006eea:	463d      	mov	r5, r7
 8006eec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006ef0:	2b09      	cmp	r3, #9
 8006ef2:	d912      	bls.n	8006f1a <_strtod_l+0x212>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e7c2      	b.n	8006e7e <_strtod_l+0x176>
 8006ef8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	9217      	str	r2, [sp, #92]	; 0x5c
 8006efe:	785a      	ldrb	r2, [r3, #1]
 8006f00:	3001      	adds	r0, #1
 8006f02:	2a30      	cmp	r2, #48	; 0x30
 8006f04:	d0f8      	beq.n	8006ef8 <_strtod_l+0x1f0>
 8006f06:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006f0a:	2b08      	cmp	r3, #8
 8006f0c:	f200 84d9 	bhi.w	80078c2 <_strtod_l+0xbba>
 8006f10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f12:	9005      	str	r0, [sp, #20]
 8006f14:	2000      	movs	r0, #0
 8006f16:	9308      	str	r3, [sp, #32]
 8006f18:	4605      	mov	r5, r0
 8006f1a:	3a30      	subs	r2, #48	; 0x30
 8006f1c:	f100 0301 	add.w	r3, r0, #1
 8006f20:	d014      	beq.n	8006f4c <_strtod_l+0x244>
 8006f22:	9905      	ldr	r1, [sp, #20]
 8006f24:	4419      	add	r1, r3
 8006f26:	9105      	str	r1, [sp, #20]
 8006f28:	462b      	mov	r3, r5
 8006f2a:	eb00 0e05 	add.w	lr, r0, r5
 8006f2e:	210a      	movs	r1, #10
 8006f30:	4573      	cmp	r3, lr
 8006f32:	d113      	bne.n	8006f5c <_strtod_l+0x254>
 8006f34:	182b      	adds	r3, r5, r0
 8006f36:	2b08      	cmp	r3, #8
 8006f38:	f105 0501 	add.w	r5, r5, #1
 8006f3c:	4405      	add	r5, r0
 8006f3e:	dc1c      	bgt.n	8006f7a <_strtod_l+0x272>
 8006f40:	9907      	ldr	r1, [sp, #28]
 8006f42:	230a      	movs	r3, #10
 8006f44:	fb03 2301 	mla	r3, r3, r1, r2
 8006f48:	9307      	str	r3, [sp, #28]
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006f4e:	1c51      	adds	r1, r2, #1
 8006f50:	9117      	str	r1, [sp, #92]	; 0x5c
 8006f52:	7852      	ldrb	r2, [r2, #1]
 8006f54:	4618      	mov	r0, r3
 8006f56:	e7c9      	b.n	8006eec <_strtod_l+0x1e4>
 8006f58:	4638      	mov	r0, r7
 8006f5a:	e7d2      	b.n	8006f02 <_strtod_l+0x1fa>
 8006f5c:	2b08      	cmp	r3, #8
 8006f5e:	dc04      	bgt.n	8006f6a <_strtod_l+0x262>
 8006f60:	9e07      	ldr	r6, [sp, #28]
 8006f62:	434e      	muls	r6, r1
 8006f64:	9607      	str	r6, [sp, #28]
 8006f66:	3301      	adds	r3, #1
 8006f68:	e7e2      	b.n	8006f30 <_strtod_l+0x228>
 8006f6a:	f103 0c01 	add.w	ip, r3, #1
 8006f6e:	f1bc 0f10 	cmp.w	ip, #16
 8006f72:	bfd8      	it	le
 8006f74:	fb01 f909 	mulle.w	r9, r1, r9
 8006f78:	e7f5      	b.n	8006f66 <_strtod_l+0x25e>
 8006f7a:	2d10      	cmp	r5, #16
 8006f7c:	bfdc      	itt	le
 8006f7e:	230a      	movle	r3, #10
 8006f80:	fb03 2909 	mlale	r9, r3, r9, r2
 8006f84:	e7e1      	b.n	8006f4a <_strtod_l+0x242>
 8006f86:	2300      	movs	r3, #0
 8006f88:	9305      	str	r3, [sp, #20]
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e77c      	b.n	8006e88 <_strtod_l+0x180>
 8006f8e:	f04f 0c00 	mov.w	ip, #0
 8006f92:	f108 0202 	add.w	r2, r8, #2
 8006f96:	9217      	str	r2, [sp, #92]	; 0x5c
 8006f98:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006f9c:	e785      	b.n	8006eaa <_strtod_l+0x1a2>
 8006f9e:	f04f 0c01 	mov.w	ip, #1
 8006fa2:	e7f6      	b.n	8006f92 <_strtod_l+0x28a>
 8006fa4:	0800b89c 	.word	0x0800b89c
 8006fa8:	0800b5f0 	.word	0x0800b5f0
 8006fac:	7ff00000 	.word	0x7ff00000
 8006fb0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006fb2:	1c51      	adds	r1, r2, #1
 8006fb4:	9117      	str	r1, [sp, #92]	; 0x5c
 8006fb6:	7852      	ldrb	r2, [r2, #1]
 8006fb8:	2a30      	cmp	r2, #48	; 0x30
 8006fba:	d0f9      	beq.n	8006fb0 <_strtod_l+0x2a8>
 8006fbc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006fc0:	2908      	cmp	r1, #8
 8006fc2:	f63f af79 	bhi.w	8006eb8 <_strtod_l+0x1b0>
 8006fc6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006fca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006fcc:	9206      	str	r2, [sp, #24]
 8006fce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006fd0:	1c51      	adds	r1, r2, #1
 8006fd2:	9117      	str	r1, [sp, #92]	; 0x5c
 8006fd4:	7852      	ldrb	r2, [r2, #1]
 8006fd6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006fda:	2e09      	cmp	r6, #9
 8006fdc:	d937      	bls.n	800704e <_strtod_l+0x346>
 8006fde:	9e06      	ldr	r6, [sp, #24]
 8006fe0:	1b89      	subs	r1, r1, r6
 8006fe2:	2908      	cmp	r1, #8
 8006fe4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006fe8:	dc02      	bgt.n	8006ff0 <_strtod_l+0x2e8>
 8006fea:	4576      	cmp	r6, lr
 8006fec:	bfa8      	it	ge
 8006fee:	4676      	movge	r6, lr
 8006ff0:	f1bc 0f00 	cmp.w	ip, #0
 8006ff4:	d000      	beq.n	8006ff8 <_strtod_l+0x2f0>
 8006ff6:	4276      	negs	r6, r6
 8006ff8:	2d00      	cmp	r5, #0
 8006ffa:	d14d      	bne.n	8007098 <_strtod_l+0x390>
 8006ffc:	9904      	ldr	r1, [sp, #16]
 8006ffe:	4301      	orrs	r1, r0
 8007000:	f47f aec6 	bne.w	8006d90 <_strtod_l+0x88>
 8007004:	2b00      	cmp	r3, #0
 8007006:	f47f aee1 	bne.w	8006dcc <_strtod_l+0xc4>
 800700a:	2a69      	cmp	r2, #105	; 0x69
 800700c:	d027      	beq.n	800705e <_strtod_l+0x356>
 800700e:	dc24      	bgt.n	800705a <_strtod_l+0x352>
 8007010:	2a49      	cmp	r2, #73	; 0x49
 8007012:	d024      	beq.n	800705e <_strtod_l+0x356>
 8007014:	2a4e      	cmp	r2, #78	; 0x4e
 8007016:	f47f aed9 	bne.w	8006dcc <_strtod_l+0xc4>
 800701a:	499f      	ldr	r1, [pc, #636]	; (8007298 <_strtod_l+0x590>)
 800701c:	a817      	add	r0, sp, #92	; 0x5c
 800701e:	f002 f8d7 	bl	80091d0 <__match>
 8007022:	2800      	cmp	r0, #0
 8007024:	f43f aed2 	beq.w	8006dcc <_strtod_l+0xc4>
 8007028:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	2b28      	cmp	r3, #40	; 0x28
 800702e:	d12d      	bne.n	800708c <_strtod_l+0x384>
 8007030:	499a      	ldr	r1, [pc, #616]	; (800729c <_strtod_l+0x594>)
 8007032:	aa1a      	add	r2, sp, #104	; 0x68
 8007034:	a817      	add	r0, sp, #92	; 0x5c
 8007036:	f002 f8df 	bl	80091f8 <__hexnan>
 800703a:	2805      	cmp	r0, #5
 800703c:	d126      	bne.n	800708c <_strtod_l+0x384>
 800703e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007040:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007044:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007048:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800704c:	e6a0      	b.n	8006d90 <_strtod_l+0x88>
 800704e:	210a      	movs	r1, #10
 8007050:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007054:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007058:	e7b9      	b.n	8006fce <_strtod_l+0x2c6>
 800705a:	2a6e      	cmp	r2, #110	; 0x6e
 800705c:	e7db      	b.n	8007016 <_strtod_l+0x30e>
 800705e:	4990      	ldr	r1, [pc, #576]	; (80072a0 <_strtod_l+0x598>)
 8007060:	a817      	add	r0, sp, #92	; 0x5c
 8007062:	f002 f8b5 	bl	80091d0 <__match>
 8007066:	2800      	cmp	r0, #0
 8007068:	f43f aeb0 	beq.w	8006dcc <_strtod_l+0xc4>
 800706c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800706e:	498d      	ldr	r1, [pc, #564]	; (80072a4 <_strtod_l+0x59c>)
 8007070:	3b01      	subs	r3, #1
 8007072:	a817      	add	r0, sp, #92	; 0x5c
 8007074:	9317      	str	r3, [sp, #92]	; 0x5c
 8007076:	f002 f8ab 	bl	80091d0 <__match>
 800707a:	b910      	cbnz	r0, 8007082 <_strtod_l+0x37a>
 800707c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800707e:	3301      	adds	r3, #1
 8007080:	9317      	str	r3, [sp, #92]	; 0x5c
 8007082:	f8df b230 	ldr.w	fp, [pc, #560]	; 80072b4 <_strtod_l+0x5ac>
 8007086:	f04f 0a00 	mov.w	sl, #0
 800708a:	e681      	b.n	8006d90 <_strtod_l+0x88>
 800708c:	4886      	ldr	r0, [pc, #536]	; (80072a8 <_strtod_l+0x5a0>)
 800708e:	f003 fde3 	bl	800ac58 <nan>
 8007092:	ec5b ab10 	vmov	sl, fp, d0
 8007096:	e67b      	b.n	8006d90 <_strtod_l+0x88>
 8007098:	9b05      	ldr	r3, [sp, #20]
 800709a:	9807      	ldr	r0, [sp, #28]
 800709c:	1af3      	subs	r3, r6, r3
 800709e:	2f00      	cmp	r7, #0
 80070a0:	bf08      	it	eq
 80070a2:	462f      	moveq	r7, r5
 80070a4:	2d10      	cmp	r5, #16
 80070a6:	9306      	str	r3, [sp, #24]
 80070a8:	46a8      	mov	r8, r5
 80070aa:	bfa8      	it	ge
 80070ac:	f04f 0810 	movge.w	r8, #16
 80070b0:	f7f9 fa28 	bl	8000504 <__aeabi_ui2d>
 80070b4:	2d09      	cmp	r5, #9
 80070b6:	4682      	mov	sl, r0
 80070b8:	468b      	mov	fp, r1
 80070ba:	dd13      	ble.n	80070e4 <_strtod_l+0x3dc>
 80070bc:	4b7b      	ldr	r3, [pc, #492]	; (80072ac <_strtod_l+0x5a4>)
 80070be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80070c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80070c6:	f7f9 fa97 	bl	80005f8 <__aeabi_dmul>
 80070ca:	4682      	mov	sl, r0
 80070cc:	4648      	mov	r0, r9
 80070ce:	468b      	mov	fp, r1
 80070d0:	f7f9 fa18 	bl	8000504 <__aeabi_ui2d>
 80070d4:	4602      	mov	r2, r0
 80070d6:	460b      	mov	r3, r1
 80070d8:	4650      	mov	r0, sl
 80070da:	4659      	mov	r1, fp
 80070dc:	f7f9 f8d6 	bl	800028c <__adddf3>
 80070e0:	4682      	mov	sl, r0
 80070e2:	468b      	mov	fp, r1
 80070e4:	2d0f      	cmp	r5, #15
 80070e6:	dc38      	bgt.n	800715a <_strtod_l+0x452>
 80070e8:	9b06      	ldr	r3, [sp, #24]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	f43f ae50 	beq.w	8006d90 <_strtod_l+0x88>
 80070f0:	dd24      	ble.n	800713c <_strtod_l+0x434>
 80070f2:	2b16      	cmp	r3, #22
 80070f4:	dc0b      	bgt.n	800710e <_strtod_l+0x406>
 80070f6:	496d      	ldr	r1, [pc, #436]	; (80072ac <_strtod_l+0x5a4>)
 80070f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80070fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007100:	4652      	mov	r2, sl
 8007102:	465b      	mov	r3, fp
 8007104:	f7f9 fa78 	bl	80005f8 <__aeabi_dmul>
 8007108:	4682      	mov	sl, r0
 800710a:	468b      	mov	fp, r1
 800710c:	e640      	b.n	8006d90 <_strtod_l+0x88>
 800710e:	9a06      	ldr	r2, [sp, #24]
 8007110:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007114:	4293      	cmp	r3, r2
 8007116:	db20      	blt.n	800715a <_strtod_l+0x452>
 8007118:	4c64      	ldr	r4, [pc, #400]	; (80072ac <_strtod_l+0x5a4>)
 800711a:	f1c5 050f 	rsb	r5, r5, #15
 800711e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007122:	4652      	mov	r2, sl
 8007124:	465b      	mov	r3, fp
 8007126:	e9d1 0100 	ldrd	r0, r1, [r1]
 800712a:	f7f9 fa65 	bl	80005f8 <__aeabi_dmul>
 800712e:	9b06      	ldr	r3, [sp, #24]
 8007130:	1b5d      	subs	r5, r3, r5
 8007132:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007136:	e9d4 2300 	ldrd	r2, r3, [r4]
 800713a:	e7e3      	b.n	8007104 <_strtod_l+0x3fc>
 800713c:	9b06      	ldr	r3, [sp, #24]
 800713e:	3316      	adds	r3, #22
 8007140:	db0b      	blt.n	800715a <_strtod_l+0x452>
 8007142:	9b05      	ldr	r3, [sp, #20]
 8007144:	1b9e      	subs	r6, r3, r6
 8007146:	4b59      	ldr	r3, [pc, #356]	; (80072ac <_strtod_l+0x5a4>)
 8007148:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800714c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007150:	4650      	mov	r0, sl
 8007152:	4659      	mov	r1, fp
 8007154:	f7f9 fb7a 	bl	800084c <__aeabi_ddiv>
 8007158:	e7d6      	b.n	8007108 <_strtod_l+0x400>
 800715a:	9b06      	ldr	r3, [sp, #24]
 800715c:	eba5 0808 	sub.w	r8, r5, r8
 8007160:	4498      	add	r8, r3
 8007162:	f1b8 0f00 	cmp.w	r8, #0
 8007166:	dd74      	ble.n	8007252 <_strtod_l+0x54a>
 8007168:	f018 030f 	ands.w	r3, r8, #15
 800716c:	d00a      	beq.n	8007184 <_strtod_l+0x47c>
 800716e:	494f      	ldr	r1, [pc, #316]	; (80072ac <_strtod_l+0x5a4>)
 8007170:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007174:	4652      	mov	r2, sl
 8007176:	465b      	mov	r3, fp
 8007178:	e9d1 0100 	ldrd	r0, r1, [r1]
 800717c:	f7f9 fa3c 	bl	80005f8 <__aeabi_dmul>
 8007180:	4682      	mov	sl, r0
 8007182:	468b      	mov	fp, r1
 8007184:	f038 080f 	bics.w	r8, r8, #15
 8007188:	d04f      	beq.n	800722a <_strtod_l+0x522>
 800718a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800718e:	dd22      	ble.n	80071d6 <_strtod_l+0x4ce>
 8007190:	2500      	movs	r5, #0
 8007192:	462e      	mov	r6, r5
 8007194:	9507      	str	r5, [sp, #28]
 8007196:	9505      	str	r5, [sp, #20]
 8007198:	2322      	movs	r3, #34	; 0x22
 800719a:	f8df b118 	ldr.w	fp, [pc, #280]	; 80072b4 <_strtod_l+0x5ac>
 800719e:	6023      	str	r3, [r4, #0]
 80071a0:	f04f 0a00 	mov.w	sl, #0
 80071a4:	9b07      	ldr	r3, [sp, #28]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	f43f adf2 	beq.w	8006d90 <_strtod_l+0x88>
 80071ac:	9918      	ldr	r1, [sp, #96]	; 0x60
 80071ae:	4620      	mov	r0, r4
 80071b0:	f002 f9a6 	bl	8009500 <_Bfree>
 80071b4:	9905      	ldr	r1, [sp, #20]
 80071b6:	4620      	mov	r0, r4
 80071b8:	f002 f9a2 	bl	8009500 <_Bfree>
 80071bc:	4631      	mov	r1, r6
 80071be:	4620      	mov	r0, r4
 80071c0:	f002 f99e 	bl	8009500 <_Bfree>
 80071c4:	9907      	ldr	r1, [sp, #28]
 80071c6:	4620      	mov	r0, r4
 80071c8:	f002 f99a 	bl	8009500 <_Bfree>
 80071cc:	4629      	mov	r1, r5
 80071ce:	4620      	mov	r0, r4
 80071d0:	f002 f996 	bl	8009500 <_Bfree>
 80071d4:	e5dc      	b.n	8006d90 <_strtod_l+0x88>
 80071d6:	4b36      	ldr	r3, [pc, #216]	; (80072b0 <_strtod_l+0x5a8>)
 80071d8:	9304      	str	r3, [sp, #16]
 80071da:	2300      	movs	r3, #0
 80071dc:	ea4f 1828 	mov.w	r8, r8, asr #4
 80071e0:	4650      	mov	r0, sl
 80071e2:	4659      	mov	r1, fp
 80071e4:	4699      	mov	r9, r3
 80071e6:	f1b8 0f01 	cmp.w	r8, #1
 80071ea:	dc21      	bgt.n	8007230 <_strtod_l+0x528>
 80071ec:	b10b      	cbz	r3, 80071f2 <_strtod_l+0x4ea>
 80071ee:	4682      	mov	sl, r0
 80071f0:	468b      	mov	fp, r1
 80071f2:	4b2f      	ldr	r3, [pc, #188]	; (80072b0 <_strtod_l+0x5a8>)
 80071f4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80071f8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80071fc:	4652      	mov	r2, sl
 80071fe:	465b      	mov	r3, fp
 8007200:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007204:	f7f9 f9f8 	bl	80005f8 <__aeabi_dmul>
 8007208:	4b2a      	ldr	r3, [pc, #168]	; (80072b4 <_strtod_l+0x5ac>)
 800720a:	460a      	mov	r2, r1
 800720c:	400b      	ands	r3, r1
 800720e:	492a      	ldr	r1, [pc, #168]	; (80072b8 <_strtod_l+0x5b0>)
 8007210:	428b      	cmp	r3, r1
 8007212:	4682      	mov	sl, r0
 8007214:	d8bc      	bhi.n	8007190 <_strtod_l+0x488>
 8007216:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800721a:	428b      	cmp	r3, r1
 800721c:	bf86      	itte	hi
 800721e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80072bc <_strtod_l+0x5b4>
 8007222:	f04f 3aff 	movhi.w	sl, #4294967295
 8007226:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800722a:	2300      	movs	r3, #0
 800722c:	9304      	str	r3, [sp, #16]
 800722e:	e084      	b.n	800733a <_strtod_l+0x632>
 8007230:	f018 0f01 	tst.w	r8, #1
 8007234:	d005      	beq.n	8007242 <_strtod_l+0x53a>
 8007236:	9b04      	ldr	r3, [sp, #16]
 8007238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723c:	f7f9 f9dc 	bl	80005f8 <__aeabi_dmul>
 8007240:	2301      	movs	r3, #1
 8007242:	9a04      	ldr	r2, [sp, #16]
 8007244:	3208      	adds	r2, #8
 8007246:	f109 0901 	add.w	r9, r9, #1
 800724a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800724e:	9204      	str	r2, [sp, #16]
 8007250:	e7c9      	b.n	80071e6 <_strtod_l+0x4de>
 8007252:	d0ea      	beq.n	800722a <_strtod_l+0x522>
 8007254:	f1c8 0800 	rsb	r8, r8, #0
 8007258:	f018 020f 	ands.w	r2, r8, #15
 800725c:	d00a      	beq.n	8007274 <_strtod_l+0x56c>
 800725e:	4b13      	ldr	r3, [pc, #76]	; (80072ac <_strtod_l+0x5a4>)
 8007260:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007264:	4650      	mov	r0, sl
 8007266:	4659      	mov	r1, fp
 8007268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726c:	f7f9 faee 	bl	800084c <__aeabi_ddiv>
 8007270:	4682      	mov	sl, r0
 8007272:	468b      	mov	fp, r1
 8007274:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007278:	d0d7      	beq.n	800722a <_strtod_l+0x522>
 800727a:	f1b8 0f1f 	cmp.w	r8, #31
 800727e:	dd1f      	ble.n	80072c0 <_strtod_l+0x5b8>
 8007280:	2500      	movs	r5, #0
 8007282:	462e      	mov	r6, r5
 8007284:	9507      	str	r5, [sp, #28]
 8007286:	9505      	str	r5, [sp, #20]
 8007288:	2322      	movs	r3, #34	; 0x22
 800728a:	f04f 0a00 	mov.w	sl, #0
 800728e:	f04f 0b00 	mov.w	fp, #0
 8007292:	6023      	str	r3, [r4, #0]
 8007294:	e786      	b.n	80071a4 <_strtod_l+0x49c>
 8007296:	bf00      	nop
 8007298:	0800b5c5 	.word	0x0800b5c5
 800729c:	0800b604 	.word	0x0800b604
 80072a0:	0800b5bd 	.word	0x0800b5bd
 80072a4:	0800b744 	.word	0x0800b744
 80072a8:	0800b377 	.word	0x0800b377
 80072ac:	0800b938 	.word	0x0800b938
 80072b0:	0800b910 	.word	0x0800b910
 80072b4:	7ff00000 	.word	0x7ff00000
 80072b8:	7ca00000 	.word	0x7ca00000
 80072bc:	7fefffff 	.word	0x7fefffff
 80072c0:	f018 0310 	ands.w	r3, r8, #16
 80072c4:	bf18      	it	ne
 80072c6:	236a      	movne	r3, #106	; 0x6a
 80072c8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007678 <_strtod_l+0x970>
 80072cc:	9304      	str	r3, [sp, #16]
 80072ce:	4650      	mov	r0, sl
 80072d0:	4659      	mov	r1, fp
 80072d2:	2300      	movs	r3, #0
 80072d4:	f018 0f01 	tst.w	r8, #1
 80072d8:	d004      	beq.n	80072e4 <_strtod_l+0x5dc>
 80072da:	e9d9 2300 	ldrd	r2, r3, [r9]
 80072de:	f7f9 f98b 	bl	80005f8 <__aeabi_dmul>
 80072e2:	2301      	movs	r3, #1
 80072e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80072e8:	f109 0908 	add.w	r9, r9, #8
 80072ec:	d1f2      	bne.n	80072d4 <_strtod_l+0x5cc>
 80072ee:	b10b      	cbz	r3, 80072f4 <_strtod_l+0x5ec>
 80072f0:	4682      	mov	sl, r0
 80072f2:	468b      	mov	fp, r1
 80072f4:	9b04      	ldr	r3, [sp, #16]
 80072f6:	b1c3      	cbz	r3, 800732a <_strtod_l+0x622>
 80072f8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80072fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007300:	2b00      	cmp	r3, #0
 8007302:	4659      	mov	r1, fp
 8007304:	dd11      	ble.n	800732a <_strtod_l+0x622>
 8007306:	2b1f      	cmp	r3, #31
 8007308:	f340 8124 	ble.w	8007554 <_strtod_l+0x84c>
 800730c:	2b34      	cmp	r3, #52	; 0x34
 800730e:	bfde      	ittt	le
 8007310:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007314:	f04f 33ff 	movle.w	r3, #4294967295
 8007318:	fa03 f202 	lslle.w	r2, r3, r2
 800731c:	f04f 0a00 	mov.w	sl, #0
 8007320:	bfcc      	ite	gt
 8007322:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007326:	ea02 0b01 	andle.w	fp, r2, r1
 800732a:	2200      	movs	r2, #0
 800732c:	2300      	movs	r3, #0
 800732e:	4650      	mov	r0, sl
 8007330:	4659      	mov	r1, fp
 8007332:	f7f9 fbc9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007336:	2800      	cmp	r0, #0
 8007338:	d1a2      	bne.n	8007280 <_strtod_l+0x578>
 800733a:	9b07      	ldr	r3, [sp, #28]
 800733c:	9300      	str	r3, [sp, #0]
 800733e:	9908      	ldr	r1, [sp, #32]
 8007340:	462b      	mov	r3, r5
 8007342:	463a      	mov	r2, r7
 8007344:	4620      	mov	r0, r4
 8007346:	f002 f943 	bl	80095d0 <__s2b>
 800734a:	9007      	str	r0, [sp, #28]
 800734c:	2800      	cmp	r0, #0
 800734e:	f43f af1f 	beq.w	8007190 <_strtod_l+0x488>
 8007352:	9b05      	ldr	r3, [sp, #20]
 8007354:	1b9e      	subs	r6, r3, r6
 8007356:	9b06      	ldr	r3, [sp, #24]
 8007358:	2b00      	cmp	r3, #0
 800735a:	bfb4      	ite	lt
 800735c:	4633      	movlt	r3, r6
 800735e:	2300      	movge	r3, #0
 8007360:	930c      	str	r3, [sp, #48]	; 0x30
 8007362:	9b06      	ldr	r3, [sp, #24]
 8007364:	2500      	movs	r5, #0
 8007366:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800736a:	9312      	str	r3, [sp, #72]	; 0x48
 800736c:	462e      	mov	r6, r5
 800736e:	9b07      	ldr	r3, [sp, #28]
 8007370:	4620      	mov	r0, r4
 8007372:	6859      	ldr	r1, [r3, #4]
 8007374:	f002 f884 	bl	8009480 <_Balloc>
 8007378:	9005      	str	r0, [sp, #20]
 800737a:	2800      	cmp	r0, #0
 800737c:	f43f af0c 	beq.w	8007198 <_strtod_l+0x490>
 8007380:	9b07      	ldr	r3, [sp, #28]
 8007382:	691a      	ldr	r2, [r3, #16]
 8007384:	3202      	adds	r2, #2
 8007386:	f103 010c 	add.w	r1, r3, #12
 800738a:	0092      	lsls	r2, r2, #2
 800738c:	300c      	adds	r0, #12
 800738e:	f002 f869 	bl	8009464 <memcpy>
 8007392:	ec4b ab10 	vmov	d0, sl, fp
 8007396:	aa1a      	add	r2, sp, #104	; 0x68
 8007398:	a919      	add	r1, sp, #100	; 0x64
 800739a:	4620      	mov	r0, r4
 800739c:	f002 fc5e 	bl	8009c5c <__d2b>
 80073a0:	ec4b ab18 	vmov	d8, sl, fp
 80073a4:	9018      	str	r0, [sp, #96]	; 0x60
 80073a6:	2800      	cmp	r0, #0
 80073a8:	f43f aef6 	beq.w	8007198 <_strtod_l+0x490>
 80073ac:	2101      	movs	r1, #1
 80073ae:	4620      	mov	r0, r4
 80073b0:	f002 f9a8 	bl	8009704 <__i2b>
 80073b4:	4606      	mov	r6, r0
 80073b6:	2800      	cmp	r0, #0
 80073b8:	f43f aeee 	beq.w	8007198 <_strtod_l+0x490>
 80073bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80073be:	9904      	ldr	r1, [sp, #16]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	bfab      	itete	ge
 80073c4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80073c6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80073c8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80073ca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80073ce:	bfac      	ite	ge
 80073d0:	eb03 0902 	addge.w	r9, r3, r2
 80073d4:	1ad7      	sublt	r7, r2, r3
 80073d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80073d8:	eba3 0801 	sub.w	r8, r3, r1
 80073dc:	4490      	add	r8, r2
 80073de:	4ba1      	ldr	r3, [pc, #644]	; (8007664 <_strtod_l+0x95c>)
 80073e0:	f108 38ff 	add.w	r8, r8, #4294967295
 80073e4:	4598      	cmp	r8, r3
 80073e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80073ea:	f280 80c7 	bge.w	800757c <_strtod_l+0x874>
 80073ee:	eba3 0308 	sub.w	r3, r3, r8
 80073f2:	2b1f      	cmp	r3, #31
 80073f4:	eba2 0203 	sub.w	r2, r2, r3
 80073f8:	f04f 0101 	mov.w	r1, #1
 80073fc:	f300 80b1 	bgt.w	8007562 <_strtod_l+0x85a>
 8007400:	fa01 f303 	lsl.w	r3, r1, r3
 8007404:	930d      	str	r3, [sp, #52]	; 0x34
 8007406:	2300      	movs	r3, #0
 8007408:	9308      	str	r3, [sp, #32]
 800740a:	eb09 0802 	add.w	r8, r9, r2
 800740e:	9b04      	ldr	r3, [sp, #16]
 8007410:	45c1      	cmp	r9, r8
 8007412:	4417      	add	r7, r2
 8007414:	441f      	add	r7, r3
 8007416:	464b      	mov	r3, r9
 8007418:	bfa8      	it	ge
 800741a:	4643      	movge	r3, r8
 800741c:	42bb      	cmp	r3, r7
 800741e:	bfa8      	it	ge
 8007420:	463b      	movge	r3, r7
 8007422:	2b00      	cmp	r3, #0
 8007424:	bfc2      	ittt	gt
 8007426:	eba8 0803 	subgt.w	r8, r8, r3
 800742a:	1aff      	subgt	r7, r7, r3
 800742c:	eba9 0903 	subgt.w	r9, r9, r3
 8007430:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007432:	2b00      	cmp	r3, #0
 8007434:	dd17      	ble.n	8007466 <_strtod_l+0x75e>
 8007436:	4631      	mov	r1, r6
 8007438:	461a      	mov	r2, r3
 800743a:	4620      	mov	r0, r4
 800743c:	f002 fa22 	bl	8009884 <__pow5mult>
 8007440:	4606      	mov	r6, r0
 8007442:	2800      	cmp	r0, #0
 8007444:	f43f aea8 	beq.w	8007198 <_strtod_l+0x490>
 8007448:	4601      	mov	r1, r0
 800744a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800744c:	4620      	mov	r0, r4
 800744e:	f002 f96f 	bl	8009730 <__multiply>
 8007452:	900b      	str	r0, [sp, #44]	; 0x2c
 8007454:	2800      	cmp	r0, #0
 8007456:	f43f ae9f 	beq.w	8007198 <_strtod_l+0x490>
 800745a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800745c:	4620      	mov	r0, r4
 800745e:	f002 f84f 	bl	8009500 <_Bfree>
 8007462:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007464:	9318      	str	r3, [sp, #96]	; 0x60
 8007466:	f1b8 0f00 	cmp.w	r8, #0
 800746a:	f300 808c 	bgt.w	8007586 <_strtod_l+0x87e>
 800746e:	9b06      	ldr	r3, [sp, #24]
 8007470:	2b00      	cmp	r3, #0
 8007472:	dd08      	ble.n	8007486 <_strtod_l+0x77e>
 8007474:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007476:	9905      	ldr	r1, [sp, #20]
 8007478:	4620      	mov	r0, r4
 800747a:	f002 fa03 	bl	8009884 <__pow5mult>
 800747e:	9005      	str	r0, [sp, #20]
 8007480:	2800      	cmp	r0, #0
 8007482:	f43f ae89 	beq.w	8007198 <_strtod_l+0x490>
 8007486:	2f00      	cmp	r7, #0
 8007488:	dd08      	ble.n	800749c <_strtod_l+0x794>
 800748a:	9905      	ldr	r1, [sp, #20]
 800748c:	463a      	mov	r2, r7
 800748e:	4620      	mov	r0, r4
 8007490:	f002 fa52 	bl	8009938 <__lshift>
 8007494:	9005      	str	r0, [sp, #20]
 8007496:	2800      	cmp	r0, #0
 8007498:	f43f ae7e 	beq.w	8007198 <_strtod_l+0x490>
 800749c:	f1b9 0f00 	cmp.w	r9, #0
 80074a0:	dd08      	ble.n	80074b4 <_strtod_l+0x7ac>
 80074a2:	4631      	mov	r1, r6
 80074a4:	464a      	mov	r2, r9
 80074a6:	4620      	mov	r0, r4
 80074a8:	f002 fa46 	bl	8009938 <__lshift>
 80074ac:	4606      	mov	r6, r0
 80074ae:	2800      	cmp	r0, #0
 80074b0:	f43f ae72 	beq.w	8007198 <_strtod_l+0x490>
 80074b4:	9a05      	ldr	r2, [sp, #20]
 80074b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80074b8:	4620      	mov	r0, r4
 80074ba:	f002 fac9 	bl	8009a50 <__mdiff>
 80074be:	4605      	mov	r5, r0
 80074c0:	2800      	cmp	r0, #0
 80074c2:	f43f ae69 	beq.w	8007198 <_strtod_l+0x490>
 80074c6:	68c3      	ldr	r3, [r0, #12]
 80074c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80074ca:	2300      	movs	r3, #0
 80074cc:	60c3      	str	r3, [r0, #12]
 80074ce:	4631      	mov	r1, r6
 80074d0:	f002 faa2 	bl	8009a18 <__mcmp>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	da60      	bge.n	800759a <_strtod_l+0x892>
 80074d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074da:	ea53 030a 	orrs.w	r3, r3, sl
 80074de:	f040 8082 	bne.w	80075e6 <_strtod_l+0x8de>
 80074e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d17d      	bne.n	80075e6 <_strtod_l+0x8de>
 80074ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80074ee:	0d1b      	lsrs	r3, r3, #20
 80074f0:	051b      	lsls	r3, r3, #20
 80074f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80074f6:	d976      	bls.n	80075e6 <_strtod_l+0x8de>
 80074f8:	696b      	ldr	r3, [r5, #20]
 80074fa:	b913      	cbnz	r3, 8007502 <_strtod_l+0x7fa>
 80074fc:	692b      	ldr	r3, [r5, #16]
 80074fe:	2b01      	cmp	r3, #1
 8007500:	dd71      	ble.n	80075e6 <_strtod_l+0x8de>
 8007502:	4629      	mov	r1, r5
 8007504:	2201      	movs	r2, #1
 8007506:	4620      	mov	r0, r4
 8007508:	f002 fa16 	bl	8009938 <__lshift>
 800750c:	4631      	mov	r1, r6
 800750e:	4605      	mov	r5, r0
 8007510:	f002 fa82 	bl	8009a18 <__mcmp>
 8007514:	2800      	cmp	r0, #0
 8007516:	dd66      	ble.n	80075e6 <_strtod_l+0x8de>
 8007518:	9904      	ldr	r1, [sp, #16]
 800751a:	4a53      	ldr	r2, [pc, #332]	; (8007668 <_strtod_l+0x960>)
 800751c:	465b      	mov	r3, fp
 800751e:	2900      	cmp	r1, #0
 8007520:	f000 8081 	beq.w	8007626 <_strtod_l+0x91e>
 8007524:	ea02 010b 	and.w	r1, r2, fp
 8007528:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800752c:	dc7b      	bgt.n	8007626 <_strtod_l+0x91e>
 800752e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007532:	f77f aea9 	ble.w	8007288 <_strtod_l+0x580>
 8007536:	4b4d      	ldr	r3, [pc, #308]	; (800766c <_strtod_l+0x964>)
 8007538:	4650      	mov	r0, sl
 800753a:	4659      	mov	r1, fp
 800753c:	2200      	movs	r2, #0
 800753e:	f7f9 f85b 	bl	80005f8 <__aeabi_dmul>
 8007542:	460b      	mov	r3, r1
 8007544:	4303      	orrs	r3, r0
 8007546:	bf08      	it	eq
 8007548:	2322      	moveq	r3, #34	; 0x22
 800754a:	4682      	mov	sl, r0
 800754c:	468b      	mov	fp, r1
 800754e:	bf08      	it	eq
 8007550:	6023      	streq	r3, [r4, #0]
 8007552:	e62b      	b.n	80071ac <_strtod_l+0x4a4>
 8007554:	f04f 32ff 	mov.w	r2, #4294967295
 8007558:	fa02 f303 	lsl.w	r3, r2, r3
 800755c:	ea03 0a0a 	and.w	sl, r3, sl
 8007560:	e6e3      	b.n	800732a <_strtod_l+0x622>
 8007562:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007566:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800756a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800756e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007572:	fa01 f308 	lsl.w	r3, r1, r8
 8007576:	9308      	str	r3, [sp, #32]
 8007578:	910d      	str	r1, [sp, #52]	; 0x34
 800757a:	e746      	b.n	800740a <_strtod_l+0x702>
 800757c:	2300      	movs	r3, #0
 800757e:	9308      	str	r3, [sp, #32]
 8007580:	2301      	movs	r3, #1
 8007582:	930d      	str	r3, [sp, #52]	; 0x34
 8007584:	e741      	b.n	800740a <_strtod_l+0x702>
 8007586:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007588:	4642      	mov	r2, r8
 800758a:	4620      	mov	r0, r4
 800758c:	f002 f9d4 	bl	8009938 <__lshift>
 8007590:	9018      	str	r0, [sp, #96]	; 0x60
 8007592:	2800      	cmp	r0, #0
 8007594:	f47f af6b 	bne.w	800746e <_strtod_l+0x766>
 8007598:	e5fe      	b.n	8007198 <_strtod_l+0x490>
 800759a:	465f      	mov	r7, fp
 800759c:	d16e      	bne.n	800767c <_strtod_l+0x974>
 800759e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80075a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075a4:	b342      	cbz	r2, 80075f8 <_strtod_l+0x8f0>
 80075a6:	4a32      	ldr	r2, [pc, #200]	; (8007670 <_strtod_l+0x968>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d128      	bne.n	80075fe <_strtod_l+0x8f6>
 80075ac:	9b04      	ldr	r3, [sp, #16]
 80075ae:	4651      	mov	r1, sl
 80075b0:	b1eb      	cbz	r3, 80075ee <_strtod_l+0x8e6>
 80075b2:	4b2d      	ldr	r3, [pc, #180]	; (8007668 <_strtod_l+0x960>)
 80075b4:	403b      	ands	r3, r7
 80075b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80075ba:	f04f 32ff 	mov.w	r2, #4294967295
 80075be:	d819      	bhi.n	80075f4 <_strtod_l+0x8ec>
 80075c0:	0d1b      	lsrs	r3, r3, #20
 80075c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80075c6:	fa02 f303 	lsl.w	r3, r2, r3
 80075ca:	4299      	cmp	r1, r3
 80075cc:	d117      	bne.n	80075fe <_strtod_l+0x8f6>
 80075ce:	4b29      	ldr	r3, [pc, #164]	; (8007674 <_strtod_l+0x96c>)
 80075d0:	429f      	cmp	r7, r3
 80075d2:	d102      	bne.n	80075da <_strtod_l+0x8d2>
 80075d4:	3101      	adds	r1, #1
 80075d6:	f43f addf 	beq.w	8007198 <_strtod_l+0x490>
 80075da:	4b23      	ldr	r3, [pc, #140]	; (8007668 <_strtod_l+0x960>)
 80075dc:	403b      	ands	r3, r7
 80075de:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80075e2:	f04f 0a00 	mov.w	sl, #0
 80075e6:	9b04      	ldr	r3, [sp, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d1a4      	bne.n	8007536 <_strtod_l+0x82e>
 80075ec:	e5de      	b.n	80071ac <_strtod_l+0x4a4>
 80075ee:	f04f 33ff 	mov.w	r3, #4294967295
 80075f2:	e7ea      	b.n	80075ca <_strtod_l+0x8c2>
 80075f4:	4613      	mov	r3, r2
 80075f6:	e7e8      	b.n	80075ca <_strtod_l+0x8c2>
 80075f8:	ea53 030a 	orrs.w	r3, r3, sl
 80075fc:	d08c      	beq.n	8007518 <_strtod_l+0x810>
 80075fe:	9b08      	ldr	r3, [sp, #32]
 8007600:	b1db      	cbz	r3, 800763a <_strtod_l+0x932>
 8007602:	423b      	tst	r3, r7
 8007604:	d0ef      	beq.n	80075e6 <_strtod_l+0x8de>
 8007606:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007608:	9a04      	ldr	r2, [sp, #16]
 800760a:	4650      	mov	r0, sl
 800760c:	4659      	mov	r1, fp
 800760e:	b1c3      	cbz	r3, 8007642 <_strtod_l+0x93a>
 8007610:	f7ff fb5b 	bl	8006cca <sulp>
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	ec51 0b18 	vmov	r0, r1, d8
 800761c:	f7f8 fe36 	bl	800028c <__adddf3>
 8007620:	4682      	mov	sl, r0
 8007622:	468b      	mov	fp, r1
 8007624:	e7df      	b.n	80075e6 <_strtod_l+0x8de>
 8007626:	4013      	ands	r3, r2
 8007628:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800762c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007630:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007634:	f04f 3aff 	mov.w	sl, #4294967295
 8007638:	e7d5      	b.n	80075e6 <_strtod_l+0x8de>
 800763a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800763c:	ea13 0f0a 	tst.w	r3, sl
 8007640:	e7e0      	b.n	8007604 <_strtod_l+0x8fc>
 8007642:	f7ff fb42 	bl	8006cca <sulp>
 8007646:	4602      	mov	r2, r0
 8007648:	460b      	mov	r3, r1
 800764a:	ec51 0b18 	vmov	r0, r1, d8
 800764e:	f7f8 fe1b 	bl	8000288 <__aeabi_dsub>
 8007652:	2200      	movs	r2, #0
 8007654:	2300      	movs	r3, #0
 8007656:	4682      	mov	sl, r0
 8007658:	468b      	mov	fp, r1
 800765a:	f7f9 fa35 	bl	8000ac8 <__aeabi_dcmpeq>
 800765e:	2800      	cmp	r0, #0
 8007660:	d0c1      	beq.n	80075e6 <_strtod_l+0x8de>
 8007662:	e611      	b.n	8007288 <_strtod_l+0x580>
 8007664:	fffffc02 	.word	0xfffffc02
 8007668:	7ff00000 	.word	0x7ff00000
 800766c:	39500000 	.word	0x39500000
 8007670:	000fffff 	.word	0x000fffff
 8007674:	7fefffff 	.word	0x7fefffff
 8007678:	0800b618 	.word	0x0800b618
 800767c:	4631      	mov	r1, r6
 800767e:	4628      	mov	r0, r5
 8007680:	f002 fb48 	bl	8009d14 <__ratio>
 8007684:	ec59 8b10 	vmov	r8, r9, d0
 8007688:	ee10 0a10 	vmov	r0, s0
 800768c:	2200      	movs	r2, #0
 800768e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007692:	4649      	mov	r1, r9
 8007694:	f7f9 fa2c 	bl	8000af0 <__aeabi_dcmple>
 8007698:	2800      	cmp	r0, #0
 800769a:	d07a      	beq.n	8007792 <_strtod_l+0xa8a>
 800769c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d04a      	beq.n	8007738 <_strtod_l+0xa30>
 80076a2:	4b95      	ldr	r3, [pc, #596]	; (80078f8 <_strtod_l+0xbf0>)
 80076a4:	2200      	movs	r2, #0
 80076a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80076aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80078f8 <_strtod_l+0xbf0>
 80076ae:	f04f 0800 	mov.w	r8, #0
 80076b2:	4b92      	ldr	r3, [pc, #584]	; (80078fc <_strtod_l+0xbf4>)
 80076b4:	403b      	ands	r3, r7
 80076b6:	930d      	str	r3, [sp, #52]	; 0x34
 80076b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076ba:	4b91      	ldr	r3, [pc, #580]	; (8007900 <_strtod_l+0xbf8>)
 80076bc:	429a      	cmp	r2, r3
 80076be:	f040 80b0 	bne.w	8007822 <_strtod_l+0xb1a>
 80076c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80076c6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80076ca:	ec4b ab10 	vmov	d0, sl, fp
 80076ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80076d2:	f002 fa47 	bl	8009b64 <__ulp>
 80076d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80076da:	ec53 2b10 	vmov	r2, r3, d0
 80076de:	f7f8 ff8b 	bl	80005f8 <__aeabi_dmul>
 80076e2:	4652      	mov	r2, sl
 80076e4:	465b      	mov	r3, fp
 80076e6:	f7f8 fdd1 	bl	800028c <__adddf3>
 80076ea:	460b      	mov	r3, r1
 80076ec:	4983      	ldr	r1, [pc, #524]	; (80078fc <_strtod_l+0xbf4>)
 80076ee:	4a85      	ldr	r2, [pc, #532]	; (8007904 <_strtod_l+0xbfc>)
 80076f0:	4019      	ands	r1, r3
 80076f2:	4291      	cmp	r1, r2
 80076f4:	4682      	mov	sl, r0
 80076f6:	d960      	bls.n	80077ba <_strtod_l+0xab2>
 80076f8:	ee18 3a90 	vmov	r3, s17
 80076fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007700:	4293      	cmp	r3, r2
 8007702:	d104      	bne.n	800770e <_strtod_l+0xa06>
 8007704:	ee18 3a10 	vmov	r3, s16
 8007708:	3301      	adds	r3, #1
 800770a:	f43f ad45 	beq.w	8007198 <_strtod_l+0x490>
 800770e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007910 <_strtod_l+0xc08>
 8007712:	f04f 3aff 	mov.w	sl, #4294967295
 8007716:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007718:	4620      	mov	r0, r4
 800771a:	f001 fef1 	bl	8009500 <_Bfree>
 800771e:	9905      	ldr	r1, [sp, #20]
 8007720:	4620      	mov	r0, r4
 8007722:	f001 feed 	bl	8009500 <_Bfree>
 8007726:	4631      	mov	r1, r6
 8007728:	4620      	mov	r0, r4
 800772a:	f001 fee9 	bl	8009500 <_Bfree>
 800772e:	4629      	mov	r1, r5
 8007730:	4620      	mov	r0, r4
 8007732:	f001 fee5 	bl	8009500 <_Bfree>
 8007736:	e61a      	b.n	800736e <_strtod_l+0x666>
 8007738:	f1ba 0f00 	cmp.w	sl, #0
 800773c:	d11b      	bne.n	8007776 <_strtod_l+0xa6e>
 800773e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007742:	b9f3      	cbnz	r3, 8007782 <_strtod_l+0xa7a>
 8007744:	4b6c      	ldr	r3, [pc, #432]	; (80078f8 <_strtod_l+0xbf0>)
 8007746:	2200      	movs	r2, #0
 8007748:	4640      	mov	r0, r8
 800774a:	4649      	mov	r1, r9
 800774c:	f7f9 f9c6 	bl	8000adc <__aeabi_dcmplt>
 8007750:	b9d0      	cbnz	r0, 8007788 <_strtod_l+0xa80>
 8007752:	4640      	mov	r0, r8
 8007754:	4649      	mov	r1, r9
 8007756:	4b6c      	ldr	r3, [pc, #432]	; (8007908 <_strtod_l+0xc00>)
 8007758:	2200      	movs	r2, #0
 800775a:	f7f8 ff4d 	bl	80005f8 <__aeabi_dmul>
 800775e:	4680      	mov	r8, r0
 8007760:	4689      	mov	r9, r1
 8007762:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007766:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800776a:	9315      	str	r3, [sp, #84]	; 0x54
 800776c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007770:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007774:	e79d      	b.n	80076b2 <_strtod_l+0x9aa>
 8007776:	f1ba 0f01 	cmp.w	sl, #1
 800777a:	d102      	bne.n	8007782 <_strtod_l+0xa7a>
 800777c:	2f00      	cmp	r7, #0
 800777e:	f43f ad83 	beq.w	8007288 <_strtod_l+0x580>
 8007782:	4b62      	ldr	r3, [pc, #392]	; (800790c <_strtod_l+0xc04>)
 8007784:	2200      	movs	r2, #0
 8007786:	e78e      	b.n	80076a6 <_strtod_l+0x99e>
 8007788:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007908 <_strtod_l+0xc00>
 800778c:	f04f 0800 	mov.w	r8, #0
 8007790:	e7e7      	b.n	8007762 <_strtod_l+0xa5a>
 8007792:	4b5d      	ldr	r3, [pc, #372]	; (8007908 <_strtod_l+0xc00>)
 8007794:	4640      	mov	r0, r8
 8007796:	4649      	mov	r1, r9
 8007798:	2200      	movs	r2, #0
 800779a:	f7f8 ff2d 	bl	80005f8 <__aeabi_dmul>
 800779e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077a0:	4680      	mov	r8, r0
 80077a2:	4689      	mov	r9, r1
 80077a4:	b933      	cbnz	r3, 80077b4 <_strtod_l+0xaac>
 80077a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077aa:	900e      	str	r0, [sp, #56]	; 0x38
 80077ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80077ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80077b2:	e7dd      	b.n	8007770 <_strtod_l+0xa68>
 80077b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80077b8:	e7f9      	b.n	80077ae <_strtod_l+0xaa6>
 80077ba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80077be:	9b04      	ldr	r3, [sp, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1a8      	bne.n	8007716 <_strtod_l+0xa0e>
 80077c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80077c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077ca:	0d1b      	lsrs	r3, r3, #20
 80077cc:	051b      	lsls	r3, r3, #20
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d1a1      	bne.n	8007716 <_strtod_l+0xa0e>
 80077d2:	4640      	mov	r0, r8
 80077d4:	4649      	mov	r1, r9
 80077d6:	f7f9 fa6f 	bl	8000cb8 <__aeabi_d2lz>
 80077da:	f7f8 fedf 	bl	800059c <__aeabi_l2d>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	4640      	mov	r0, r8
 80077e4:	4649      	mov	r1, r9
 80077e6:	f7f8 fd4f 	bl	8000288 <__aeabi_dsub>
 80077ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077f0:	ea43 030a 	orr.w	r3, r3, sl
 80077f4:	4313      	orrs	r3, r2
 80077f6:	4680      	mov	r8, r0
 80077f8:	4689      	mov	r9, r1
 80077fa:	d055      	beq.n	80078a8 <_strtod_l+0xba0>
 80077fc:	a336      	add	r3, pc, #216	; (adr r3, 80078d8 <_strtod_l+0xbd0>)
 80077fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007802:	f7f9 f96b 	bl	8000adc <__aeabi_dcmplt>
 8007806:	2800      	cmp	r0, #0
 8007808:	f47f acd0 	bne.w	80071ac <_strtod_l+0x4a4>
 800780c:	a334      	add	r3, pc, #208	; (adr r3, 80078e0 <_strtod_l+0xbd8>)
 800780e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007812:	4640      	mov	r0, r8
 8007814:	4649      	mov	r1, r9
 8007816:	f7f9 f97f 	bl	8000b18 <__aeabi_dcmpgt>
 800781a:	2800      	cmp	r0, #0
 800781c:	f43f af7b 	beq.w	8007716 <_strtod_l+0xa0e>
 8007820:	e4c4      	b.n	80071ac <_strtod_l+0x4a4>
 8007822:	9b04      	ldr	r3, [sp, #16]
 8007824:	b333      	cbz	r3, 8007874 <_strtod_l+0xb6c>
 8007826:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007828:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800782c:	d822      	bhi.n	8007874 <_strtod_l+0xb6c>
 800782e:	a32e      	add	r3, pc, #184	; (adr r3, 80078e8 <_strtod_l+0xbe0>)
 8007830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007834:	4640      	mov	r0, r8
 8007836:	4649      	mov	r1, r9
 8007838:	f7f9 f95a 	bl	8000af0 <__aeabi_dcmple>
 800783c:	b1a0      	cbz	r0, 8007868 <_strtod_l+0xb60>
 800783e:	4649      	mov	r1, r9
 8007840:	4640      	mov	r0, r8
 8007842:	f7f9 f9b1 	bl	8000ba8 <__aeabi_d2uiz>
 8007846:	2801      	cmp	r0, #1
 8007848:	bf38      	it	cc
 800784a:	2001      	movcc	r0, #1
 800784c:	f7f8 fe5a 	bl	8000504 <__aeabi_ui2d>
 8007850:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007852:	4680      	mov	r8, r0
 8007854:	4689      	mov	r9, r1
 8007856:	bb23      	cbnz	r3, 80078a2 <_strtod_l+0xb9a>
 8007858:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800785c:	9010      	str	r0, [sp, #64]	; 0x40
 800785e:	9311      	str	r3, [sp, #68]	; 0x44
 8007860:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007864:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800786a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800786c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007870:	1a9b      	subs	r3, r3, r2
 8007872:	9309      	str	r3, [sp, #36]	; 0x24
 8007874:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007878:	eeb0 0a48 	vmov.f32	s0, s16
 800787c:	eef0 0a68 	vmov.f32	s1, s17
 8007880:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007884:	f002 f96e 	bl	8009b64 <__ulp>
 8007888:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800788c:	ec53 2b10 	vmov	r2, r3, d0
 8007890:	f7f8 feb2 	bl	80005f8 <__aeabi_dmul>
 8007894:	ec53 2b18 	vmov	r2, r3, d8
 8007898:	f7f8 fcf8 	bl	800028c <__adddf3>
 800789c:	4682      	mov	sl, r0
 800789e:	468b      	mov	fp, r1
 80078a0:	e78d      	b.n	80077be <_strtod_l+0xab6>
 80078a2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80078a6:	e7db      	b.n	8007860 <_strtod_l+0xb58>
 80078a8:	a311      	add	r3, pc, #68	; (adr r3, 80078f0 <_strtod_l+0xbe8>)
 80078aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ae:	f7f9 f915 	bl	8000adc <__aeabi_dcmplt>
 80078b2:	e7b2      	b.n	800781a <_strtod_l+0xb12>
 80078b4:	2300      	movs	r3, #0
 80078b6:	930a      	str	r3, [sp, #40]	; 0x28
 80078b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80078ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80078bc:	6013      	str	r3, [r2, #0]
 80078be:	f7ff ba6b 	b.w	8006d98 <_strtod_l+0x90>
 80078c2:	2a65      	cmp	r2, #101	; 0x65
 80078c4:	f43f ab5f 	beq.w	8006f86 <_strtod_l+0x27e>
 80078c8:	2a45      	cmp	r2, #69	; 0x45
 80078ca:	f43f ab5c 	beq.w	8006f86 <_strtod_l+0x27e>
 80078ce:	2301      	movs	r3, #1
 80078d0:	f7ff bb94 	b.w	8006ffc <_strtod_l+0x2f4>
 80078d4:	f3af 8000 	nop.w
 80078d8:	94a03595 	.word	0x94a03595
 80078dc:	3fdfffff 	.word	0x3fdfffff
 80078e0:	35afe535 	.word	0x35afe535
 80078e4:	3fe00000 	.word	0x3fe00000
 80078e8:	ffc00000 	.word	0xffc00000
 80078ec:	41dfffff 	.word	0x41dfffff
 80078f0:	94a03595 	.word	0x94a03595
 80078f4:	3fcfffff 	.word	0x3fcfffff
 80078f8:	3ff00000 	.word	0x3ff00000
 80078fc:	7ff00000 	.word	0x7ff00000
 8007900:	7fe00000 	.word	0x7fe00000
 8007904:	7c9fffff 	.word	0x7c9fffff
 8007908:	3fe00000 	.word	0x3fe00000
 800790c:	bff00000 	.word	0xbff00000
 8007910:	7fefffff 	.word	0x7fefffff

08007914 <_strtod_r>:
 8007914:	4b01      	ldr	r3, [pc, #4]	; (800791c <_strtod_r+0x8>)
 8007916:	f7ff b9f7 	b.w	8006d08 <_strtod_l>
 800791a:	bf00      	nop
 800791c:	200000a4 	.word	0x200000a4

08007920 <_strtol_l.constprop.0>:
 8007920:	2b01      	cmp	r3, #1
 8007922:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007926:	d001      	beq.n	800792c <_strtol_l.constprop.0+0xc>
 8007928:	2b24      	cmp	r3, #36	; 0x24
 800792a:	d906      	bls.n	800793a <_strtol_l.constprop.0+0x1a>
 800792c:	f7fe f9ca 	bl	8005cc4 <__errno>
 8007930:	2316      	movs	r3, #22
 8007932:	6003      	str	r3, [r0, #0]
 8007934:	2000      	movs	r0, #0
 8007936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800793a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007a20 <_strtol_l.constprop.0+0x100>
 800793e:	460d      	mov	r5, r1
 8007940:	462e      	mov	r6, r5
 8007942:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007946:	f814 700c 	ldrb.w	r7, [r4, ip]
 800794a:	f017 0708 	ands.w	r7, r7, #8
 800794e:	d1f7      	bne.n	8007940 <_strtol_l.constprop.0+0x20>
 8007950:	2c2d      	cmp	r4, #45	; 0x2d
 8007952:	d132      	bne.n	80079ba <_strtol_l.constprop.0+0x9a>
 8007954:	782c      	ldrb	r4, [r5, #0]
 8007956:	2701      	movs	r7, #1
 8007958:	1cb5      	adds	r5, r6, #2
 800795a:	2b00      	cmp	r3, #0
 800795c:	d05b      	beq.n	8007a16 <_strtol_l.constprop.0+0xf6>
 800795e:	2b10      	cmp	r3, #16
 8007960:	d109      	bne.n	8007976 <_strtol_l.constprop.0+0x56>
 8007962:	2c30      	cmp	r4, #48	; 0x30
 8007964:	d107      	bne.n	8007976 <_strtol_l.constprop.0+0x56>
 8007966:	782c      	ldrb	r4, [r5, #0]
 8007968:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800796c:	2c58      	cmp	r4, #88	; 0x58
 800796e:	d14d      	bne.n	8007a0c <_strtol_l.constprop.0+0xec>
 8007970:	786c      	ldrb	r4, [r5, #1]
 8007972:	2310      	movs	r3, #16
 8007974:	3502      	adds	r5, #2
 8007976:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800797a:	f108 38ff 	add.w	r8, r8, #4294967295
 800797e:	f04f 0c00 	mov.w	ip, #0
 8007982:	fbb8 f9f3 	udiv	r9, r8, r3
 8007986:	4666      	mov	r6, ip
 8007988:	fb03 8a19 	mls	sl, r3, r9, r8
 800798c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007990:	f1be 0f09 	cmp.w	lr, #9
 8007994:	d816      	bhi.n	80079c4 <_strtol_l.constprop.0+0xa4>
 8007996:	4674      	mov	r4, lr
 8007998:	42a3      	cmp	r3, r4
 800799a:	dd24      	ble.n	80079e6 <_strtol_l.constprop.0+0xc6>
 800799c:	f1bc 0f00 	cmp.w	ip, #0
 80079a0:	db1e      	blt.n	80079e0 <_strtol_l.constprop.0+0xc0>
 80079a2:	45b1      	cmp	r9, r6
 80079a4:	d31c      	bcc.n	80079e0 <_strtol_l.constprop.0+0xc0>
 80079a6:	d101      	bne.n	80079ac <_strtol_l.constprop.0+0x8c>
 80079a8:	45a2      	cmp	sl, r4
 80079aa:	db19      	blt.n	80079e0 <_strtol_l.constprop.0+0xc0>
 80079ac:	fb06 4603 	mla	r6, r6, r3, r4
 80079b0:	f04f 0c01 	mov.w	ip, #1
 80079b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079b8:	e7e8      	b.n	800798c <_strtol_l.constprop.0+0x6c>
 80079ba:	2c2b      	cmp	r4, #43	; 0x2b
 80079bc:	bf04      	itt	eq
 80079be:	782c      	ldrbeq	r4, [r5, #0]
 80079c0:	1cb5      	addeq	r5, r6, #2
 80079c2:	e7ca      	b.n	800795a <_strtol_l.constprop.0+0x3a>
 80079c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80079c8:	f1be 0f19 	cmp.w	lr, #25
 80079cc:	d801      	bhi.n	80079d2 <_strtol_l.constprop.0+0xb2>
 80079ce:	3c37      	subs	r4, #55	; 0x37
 80079d0:	e7e2      	b.n	8007998 <_strtol_l.constprop.0+0x78>
 80079d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80079d6:	f1be 0f19 	cmp.w	lr, #25
 80079da:	d804      	bhi.n	80079e6 <_strtol_l.constprop.0+0xc6>
 80079dc:	3c57      	subs	r4, #87	; 0x57
 80079de:	e7db      	b.n	8007998 <_strtol_l.constprop.0+0x78>
 80079e0:	f04f 3cff 	mov.w	ip, #4294967295
 80079e4:	e7e6      	b.n	80079b4 <_strtol_l.constprop.0+0x94>
 80079e6:	f1bc 0f00 	cmp.w	ip, #0
 80079ea:	da05      	bge.n	80079f8 <_strtol_l.constprop.0+0xd8>
 80079ec:	2322      	movs	r3, #34	; 0x22
 80079ee:	6003      	str	r3, [r0, #0]
 80079f0:	4646      	mov	r6, r8
 80079f2:	b942      	cbnz	r2, 8007a06 <_strtol_l.constprop.0+0xe6>
 80079f4:	4630      	mov	r0, r6
 80079f6:	e79e      	b.n	8007936 <_strtol_l.constprop.0+0x16>
 80079f8:	b107      	cbz	r7, 80079fc <_strtol_l.constprop.0+0xdc>
 80079fa:	4276      	negs	r6, r6
 80079fc:	2a00      	cmp	r2, #0
 80079fe:	d0f9      	beq.n	80079f4 <_strtol_l.constprop.0+0xd4>
 8007a00:	f1bc 0f00 	cmp.w	ip, #0
 8007a04:	d000      	beq.n	8007a08 <_strtol_l.constprop.0+0xe8>
 8007a06:	1e69      	subs	r1, r5, #1
 8007a08:	6011      	str	r1, [r2, #0]
 8007a0a:	e7f3      	b.n	80079f4 <_strtol_l.constprop.0+0xd4>
 8007a0c:	2430      	movs	r4, #48	; 0x30
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d1b1      	bne.n	8007976 <_strtol_l.constprop.0+0x56>
 8007a12:	2308      	movs	r3, #8
 8007a14:	e7af      	b.n	8007976 <_strtol_l.constprop.0+0x56>
 8007a16:	2c30      	cmp	r4, #48	; 0x30
 8007a18:	d0a5      	beq.n	8007966 <_strtol_l.constprop.0+0x46>
 8007a1a:	230a      	movs	r3, #10
 8007a1c:	e7ab      	b.n	8007976 <_strtol_l.constprop.0+0x56>
 8007a1e:	bf00      	nop
 8007a20:	0800b641 	.word	0x0800b641

08007a24 <_strtol_r>:
 8007a24:	f7ff bf7c 	b.w	8007920 <_strtol_l.constprop.0>

08007a28 <__swbuf_r>:
 8007a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a2a:	460e      	mov	r6, r1
 8007a2c:	4614      	mov	r4, r2
 8007a2e:	4605      	mov	r5, r0
 8007a30:	b118      	cbz	r0, 8007a3a <__swbuf_r+0x12>
 8007a32:	6983      	ldr	r3, [r0, #24]
 8007a34:	b90b      	cbnz	r3, 8007a3a <__swbuf_r+0x12>
 8007a36:	f001 f86f 	bl	8008b18 <__sinit>
 8007a3a:	4b21      	ldr	r3, [pc, #132]	; (8007ac0 <__swbuf_r+0x98>)
 8007a3c:	429c      	cmp	r4, r3
 8007a3e:	d12b      	bne.n	8007a98 <__swbuf_r+0x70>
 8007a40:	686c      	ldr	r4, [r5, #4]
 8007a42:	69a3      	ldr	r3, [r4, #24]
 8007a44:	60a3      	str	r3, [r4, #8]
 8007a46:	89a3      	ldrh	r3, [r4, #12]
 8007a48:	071a      	lsls	r2, r3, #28
 8007a4a:	d52f      	bpl.n	8007aac <__swbuf_r+0x84>
 8007a4c:	6923      	ldr	r3, [r4, #16]
 8007a4e:	b36b      	cbz	r3, 8007aac <__swbuf_r+0x84>
 8007a50:	6923      	ldr	r3, [r4, #16]
 8007a52:	6820      	ldr	r0, [r4, #0]
 8007a54:	1ac0      	subs	r0, r0, r3
 8007a56:	6963      	ldr	r3, [r4, #20]
 8007a58:	b2f6      	uxtb	r6, r6
 8007a5a:	4283      	cmp	r3, r0
 8007a5c:	4637      	mov	r7, r6
 8007a5e:	dc04      	bgt.n	8007a6a <__swbuf_r+0x42>
 8007a60:	4621      	mov	r1, r4
 8007a62:	4628      	mov	r0, r5
 8007a64:	f000 ffc4 	bl	80089f0 <_fflush_r>
 8007a68:	bb30      	cbnz	r0, 8007ab8 <__swbuf_r+0x90>
 8007a6a:	68a3      	ldr	r3, [r4, #8]
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	60a3      	str	r3, [r4, #8]
 8007a70:	6823      	ldr	r3, [r4, #0]
 8007a72:	1c5a      	adds	r2, r3, #1
 8007a74:	6022      	str	r2, [r4, #0]
 8007a76:	701e      	strb	r6, [r3, #0]
 8007a78:	6963      	ldr	r3, [r4, #20]
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	4283      	cmp	r3, r0
 8007a7e:	d004      	beq.n	8007a8a <__swbuf_r+0x62>
 8007a80:	89a3      	ldrh	r3, [r4, #12]
 8007a82:	07db      	lsls	r3, r3, #31
 8007a84:	d506      	bpl.n	8007a94 <__swbuf_r+0x6c>
 8007a86:	2e0a      	cmp	r6, #10
 8007a88:	d104      	bne.n	8007a94 <__swbuf_r+0x6c>
 8007a8a:	4621      	mov	r1, r4
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	f000 ffaf 	bl	80089f0 <_fflush_r>
 8007a92:	b988      	cbnz	r0, 8007ab8 <__swbuf_r+0x90>
 8007a94:	4638      	mov	r0, r7
 8007a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a98:	4b0a      	ldr	r3, [pc, #40]	; (8007ac4 <__swbuf_r+0x9c>)
 8007a9a:	429c      	cmp	r4, r3
 8007a9c:	d101      	bne.n	8007aa2 <__swbuf_r+0x7a>
 8007a9e:	68ac      	ldr	r4, [r5, #8]
 8007aa0:	e7cf      	b.n	8007a42 <__swbuf_r+0x1a>
 8007aa2:	4b09      	ldr	r3, [pc, #36]	; (8007ac8 <__swbuf_r+0xa0>)
 8007aa4:	429c      	cmp	r4, r3
 8007aa6:	bf08      	it	eq
 8007aa8:	68ec      	ldreq	r4, [r5, #12]
 8007aaa:	e7ca      	b.n	8007a42 <__swbuf_r+0x1a>
 8007aac:	4621      	mov	r1, r4
 8007aae:	4628      	mov	r0, r5
 8007ab0:	f000 f81e 	bl	8007af0 <__swsetup_r>
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	d0cb      	beq.n	8007a50 <__swbuf_r+0x28>
 8007ab8:	f04f 37ff 	mov.w	r7, #4294967295
 8007abc:	e7ea      	b.n	8007a94 <__swbuf_r+0x6c>
 8007abe:	bf00      	nop
 8007ac0:	0800b7f4 	.word	0x0800b7f4
 8007ac4:	0800b814 	.word	0x0800b814
 8007ac8:	0800b7d4 	.word	0x0800b7d4

08007acc <_write_r>:
 8007acc:	b538      	push	{r3, r4, r5, lr}
 8007ace:	4d07      	ldr	r5, [pc, #28]	; (8007aec <_write_r+0x20>)
 8007ad0:	4604      	mov	r4, r0
 8007ad2:	4608      	mov	r0, r1
 8007ad4:	4611      	mov	r1, r2
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	602a      	str	r2, [r5, #0]
 8007ada:	461a      	mov	r2, r3
 8007adc:	f7fa fcc0 	bl	8002460 <_write>
 8007ae0:	1c43      	adds	r3, r0, #1
 8007ae2:	d102      	bne.n	8007aea <_write_r+0x1e>
 8007ae4:	682b      	ldr	r3, [r5, #0]
 8007ae6:	b103      	cbz	r3, 8007aea <_write_r+0x1e>
 8007ae8:	6023      	str	r3, [r4, #0]
 8007aea:	bd38      	pop	{r3, r4, r5, pc}
 8007aec:	200008d8 	.word	0x200008d8

08007af0 <__swsetup_r>:
 8007af0:	4b32      	ldr	r3, [pc, #200]	; (8007bbc <__swsetup_r+0xcc>)
 8007af2:	b570      	push	{r4, r5, r6, lr}
 8007af4:	681d      	ldr	r5, [r3, #0]
 8007af6:	4606      	mov	r6, r0
 8007af8:	460c      	mov	r4, r1
 8007afa:	b125      	cbz	r5, 8007b06 <__swsetup_r+0x16>
 8007afc:	69ab      	ldr	r3, [r5, #24]
 8007afe:	b913      	cbnz	r3, 8007b06 <__swsetup_r+0x16>
 8007b00:	4628      	mov	r0, r5
 8007b02:	f001 f809 	bl	8008b18 <__sinit>
 8007b06:	4b2e      	ldr	r3, [pc, #184]	; (8007bc0 <__swsetup_r+0xd0>)
 8007b08:	429c      	cmp	r4, r3
 8007b0a:	d10f      	bne.n	8007b2c <__swsetup_r+0x3c>
 8007b0c:	686c      	ldr	r4, [r5, #4]
 8007b0e:	89a3      	ldrh	r3, [r4, #12]
 8007b10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b14:	0719      	lsls	r1, r3, #28
 8007b16:	d42c      	bmi.n	8007b72 <__swsetup_r+0x82>
 8007b18:	06dd      	lsls	r5, r3, #27
 8007b1a:	d411      	bmi.n	8007b40 <__swsetup_r+0x50>
 8007b1c:	2309      	movs	r3, #9
 8007b1e:	6033      	str	r3, [r6, #0]
 8007b20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b24:	81a3      	strh	r3, [r4, #12]
 8007b26:	f04f 30ff 	mov.w	r0, #4294967295
 8007b2a:	e03e      	b.n	8007baa <__swsetup_r+0xba>
 8007b2c:	4b25      	ldr	r3, [pc, #148]	; (8007bc4 <__swsetup_r+0xd4>)
 8007b2e:	429c      	cmp	r4, r3
 8007b30:	d101      	bne.n	8007b36 <__swsetup_r+0x46>
 8007b32:	68ac      	ldr	r4, [r5, #8]
 8007b34:	e7eb      	b.n	8007b0e <__swsetup_r+0x1e>
 8007b36:	4b24      	ldr	r3, [pc, #144]	; (8007bc8 <__swsetup_r+0xd8>)
 8007b38:	429c      	cmp	r4, r3
 8007b3a:	bf08      	it	eq
 8007b3c:	68ec      	ldreq	r4, [r5, #12]
 8007b3e:	e7e6      	b.n	8007b0e <__swsetup_r+0x1e>
 8007b40:	0758      	lsls	r0, r3, #29
 8007b42:	d512      	bpl.n	8007b6a <__swsetup_r+0x7a>
 8007b44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b46:	b141      	cbz	r1, 8007b5a <__swsetup_r+0x6a>
 8007b48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b4c:	4299      	cmp	r1, r3
 8007b4e:	d002      	beq.n	8007b56 <__swsetup_r+0x66>
 8007b50:	4630      	mov	r0, r6
 8007b52:	f002 f96d 	bl	8009e30 <_free_r>
 8007b56:	2300      	movs	r3, #0
 8007b58:	6363      	str	r3, [r4, #52]	; 0x34
 8007b5a:	89a3      	ldrh	r3, [r4, #12]
 8007b5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b60:	81a3      	strh	r3, [r4, #12]
 8007b62:	2300      	movs	r3, #0
 8007b64:	6063      	str	r3, [r4, #4]
 8007b66:	6923      	ldr	r3, [r4, #16]
 8007b68:	6023      	str	r3, [r4, #0]
 8007b6a:	89a3      	ldrh	r3, [r4, #12]
 8007b6c:	f043 0308 	orr.w	r3, r3, #8
 8007b70:	81a3      	strh	r3, [r4, #12]
 8007b72:	6923      	ldr	r3, [r4, #16]
 8007b74:	b94b      	cbnz	r3, 8007b8a <__swsetup_r+0x9a>
 8007b76:	89a3      	ldrh	r3, [r4, #12]
 8007b78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b80:	d003      	beq.n	8007b8a <__swsetup_r+0x9a>
 8007b82:	4621      	mov	r1, r4
 8007b84:	4630      	mov	r0, r6
 8007b86:	f001 fc13 	bl	80093b0 <__smakebuf_r>
 8007b8a:	89a0      	ldrh	r0, [r4, #12]
 8007b8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b90:	f010 0301 	ands.w	r3, r0, #1
 8007b94:	d00a      	beq.n	8007bac <__swsetup_r+0xbc>
 8007b96:	2300      	movs	r3, #0
 8007b98:	60a3      	str	r3, [r4, #8]
 8007b9a:	6963      	ldr	r3, [r4, #20]
 8007b9c:	425b      	negs	r3, r3
 8007b9e:	61a3      	str	r3, [r4, #24]
 8007ba0:	6923      	ldr	r3, [r4, #16]
 8007ba2:	b943      	cbnz	r3, 8007bb6 <__swsetup_r+0xc6>
 8007ba4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ba8:	d1ba      	bne.n	8007b20 <__swsetup_r+0x30>
 8007baa:	bd70      	pop	{r4, r5, r6, pc}
 8007bac:	0781      	lsls	r1, r0, #30
 8007bae:	bf58      	it	pl
 8007bb0:	6963      	ldrpl	r3, [r4, #20]
 8007bb2:	60a3      	str	r3, [r4, #8]
 8007bb4:	e7f4      	b.n	8007ba0 <__swsetup_r+0xb0>
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	e7f7      	b.n	8007baa <__swsetup_r+0xba>
 8007bba:	bf00      	nop
 8007bbc:	2000003c 	.word	0x2000003c
 8007bc0:	0800b7f4 	.word	0x0800b7f4
 8007bc4:	0800b814 	.word	0x0800b814
 8007bc8:	0800b7d4 	.word	0x0800b7d4

08007bcc <_close_r>:
 8007bcc:	b538      	push	{r3, r4, r5, lr}
 8007bce:	4d06      	ldr	r5, [pc, #24]	; (8007be8 <_close_r+0x1c>)
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	4604      	mov	r4, r0
 8007bd4:	4608      	mov	r0, r1
 8007bd6:	602b      	str	r3, [r5, #0]
 8007bd8:	f7fa fc50 	bl	800247c <_close>
 8007bdc:	1c43      	adds	r3, r0, #1
 8007bde:	d102      	bne.n	8007be6 <_close_r+0x1a>
 8007be0:	682b      	ldr	r3, [r5, #0]
 8007be2:	b103      	cbz	r3, 8007be6 <_close_r+0x1a>
 8007be4:	6023      	str	r3, [r4, #0]
 8007be6:	bd38      	pop	{r3, r4, r5, pc}
 8007be8:	200008d8 	.word	0x200008d8

08007bec <quorem>:
 8007bec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bf0:	6903      	ldr	r3, [r0, #16]
 8007bf2:	690c      	ldr	r4, [r1, #16]
 8007bf4:	42a3      	cmp	r3, r4
 8007bf6:	4607      	mov	r7, r0
 8007bf8:	f2c0 8081 	blt.w	8007cfe <quorem+0x112>
 8007bfc:	3c01      	subs	r4, #1
 8007bfe:	f101 0814 	add.w	r8, r1, #20
 8007c02:	f100 0514 	add.w	r5, r0, #20
 8007c06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c0a:	9301      	str	r3, [sp, #4]
 8007c0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c14:	3301      	adds	r3, #1
 8007c16:	429a      	cmp	r2, r3
 8007c18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007c1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c20:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c24:	d331      	bcc.n	8007c8a <quorem+0x9e>
 8007c26:	f04f 0e00 	mov.w	lr, #0
 8007c2a:	4640      	mov	r0, r8
 8007c2c:	46ac      	mov	ip, r5
 8007c2e:	46f2      	mov	sl, lr
 8007c30:	f850 2b04 	ldr.w	r2, [r0], #4
 8007c34:	b293      	uxth	r3, r2
 8007c36:	fb06 e303 	mla	r3, r6, r3, lr
 8007c3a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	ebaa 0303 	sub.w	r3, sl, r3
 8007c44:	f8dc a000 	ldr.w	sl, [ip]
 8007c48:	0c12      	lsrs	r2, r2, #16
 8007c4a:	fa13 f38a 	uxtah	r3, r3, sl
 8007c4e:	fb06 e202 	mla	r2, r6, r2, lr
 8007c52:	9300      	str	r3, [sp, #0]
 8007c54:	9b00      	ldr	r3, [sp, #0]
 8007c56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007c5a:	b292      	uxth	r2, r2
 8007c5c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007c60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c64:	f8bd 3000 	ldrh.w	r3, [sp]
 8007c68:	4581      	cmp	r9, r0
 8007c6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c6e:	f84c 3b04 	str.w	r3, [ip], #4
 8007c72:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007c76:	d2db      	bcs.n	8007c30 <quorem+0x44>
 8007c78:	f855 300b 	ldr.w	r3, [r5, fp]
 8007c7c:	b92b      	cbnz	r3, 8007c8a <quorem+0x9e>
 8007c7e:	9b01      	ldr	r3, [sp, #4]
 8007c80:	3b04      	subs	r3, #4
 8007c82:	429d      	cmp	r5, r3
 8007c84:	461a      	mov	r2, r3
 8007c86:	d32e      	bcc.n	8007ce6 <quorem+0xfa>
 8007c88:	613c      	str	r4, [r7, #16]
 8007c8a:	4638      	mov	r0, r7
 8007c8c:	f001 fec4 	bl	8009a18 <__mcmp>
 8007c90:	2800      	cmp	r0, #0
 8007c92:	db24      	blt.n	8007cde <quorem+0xf2>
 8007c94:	3601      	adds	r6, #1
 8007c96:	4628      	mov	r0, r5
 8007c98:	f04f 0c00 	mov.w	ip, #0
 8007c9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ca0:	f8d0 e000 	ldr.w	lr, [r0]
 8007ca4:	b293      	uxth	r3, r2
 8007ca6:	ebac 0303 	sub.w	r3, ip, r3
 8007caa:	0c12      	lsrs	r2, r2, #16
 8007cac:	fa13 f38e 	uxtah	r3, r3, lr
 8007cb0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007cb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cbe:	45c1      	cmp	r9, r8
 8007cc0:	f840 3b04 	str.w	r3, [r0], #4
 8007cc4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007cc8:	d2e8      	bcs.n	8007c9c <quorem+0xb0>
 8007cca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cd2:	b922      	cbnz	r2, 8007cde <quorem+0xf2>
 8007cd4:	3b04      	subs	r3, #4
 8007cd6:	429d      	cmp	r5, r3
 8007cd8:	461a      	mov	r2, r3
 8007cda:	d30a      	bcc.n	8007cf2 <quorem+0x106>
 8007cdc:	613c      	str	r4, [r7, #16]
 8007cde:	4630      	mov	r0, r6
 8007ce0:	b003      	add	sp, #12
 8007ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ce6:	6812      	ldr	r2, [r2, #0]
 8007ce8:	3b04      	subs	r3, #4
 8007cea:	2a00      	cmp	r2, #0
 8007cec:	d1cc      	bne.n	8007c88 <quorem+0x9c>
 8007cee:	3c01      	subs	r4, #1
 8007cf0:	e7c7      	b.n	8007c82 <quorem+0x96>
 8007cf2:	6812      	ldr	r2, [r2, #0]
 8007cf4:	3b04      	subs	r3, #4
 8007cf6:	2a00      	cmp	r2, #0
 8007cf8:	d1f0      	bne.n	8007cdc <quorem+0xf0>
 8007cfa:	3c01      	subs	r4, #1
 8007cfc:	e7eb      	b.n	8007cd6 <quorem+0xea>
 8007cfe:	2000      	movs	r0, #0
 8007d00:	e7ee      	b.n	8007ce0 <quorem+0xf4>
 8007d02:	0000      	movs	r0, r0
 8007d04:	0000      	movs	r0, r0
	...

08007d08 <_dtoa_r>:
 8007d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d0c:	ed2d 8b04 	vpush	{d8-d9}
 8007d10:	ec57 6b10 	vmov	r6, r7, d0
 8007d14:	b093      	sub	sp, #76	; 0x4c
 8007d16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007d18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007d1c:	9106      	str	r1, [sp, #24]
 8007d1e:	ee10 aa10 	vmov	sl, s0
 8007d22:	4604      	mov	r4, r0
 8007d24:	9209      	str	r2, [sp, #36]	; 0x24
 8007d26:	930c      	str	r3, [sp, #48]	; 0x30
 8007d28:	46bb      	mov	fp, r7
 8007d2a:	b975      	cbnz	r5, 8007d4a <_dtoa_r+0x42>
 8007d2c:	2010      	movs	r0, #16
 8007d2e:	f001 fb7f 	bl	8009430 <malloc>
 8007d32:	4602      	mov	r2, r0
 8007d34:	6260      	str	r0, [r4, #36]	; 0x24
 8007d36:	b920      	cbnz	r0, 8007d42 <_dtoa_r+0x3a>
 8007d38:	4ba7      	ldr	r3, [pc, #668]	; (8007fd8 <_dtoa_r+0x2d0>)
 8007d3a:	21ea      	movs	r1, #234	; 0xea
 8007d3c:	48a7      	ldr	r0, [pc, #668]	; (8007fdc <_dtoa_r+0x2d4>)
 8007d3e:	f003 f897 	bl	800ae70 <__assert_func>
 8007d42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007d46:	6005      	str	r5, [r0, #0]
 8007d48:	60c5      	str	r5, [r0, #12]
 8007d4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d4c:	6819      	ldr	r1, [r3, #0]
 8007d4e:	b151      	cbz	r1, 8007d66 <_dtoa_r+0x5e>
 8007d50:	685a      	ldr	r2, [r3, #4]
 8007d52:	604a      	str	r2, [r1, #4]
 8007d54:	2301      	movs	r3, #1
 8007d56:	4093      	lsls	r3, r2
 8007d58:	608b      	str	r3, [r1, #8]
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f001 fbd0 	bl	8009500 <_Bfree>
 8007d60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d62:	2200      	movs	r2, #0
 8007d64:	601a      	str	r2, [r3, #0]
 8007d66:	1e3b      	subs	r3, r7, #0
 8007d68:	bfaa      	itet	ge
 8007d6a:	2300      	movge	r3, #0
 8007d6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007d70:	f8c8 3000 	strge.w	r3, [r8]
 8007d74:	4b9a      	ldr	r3, [pc, #616]	; (8007fe0 <_dtoa_r+0x2d8>)
 8007d76:	bfbc      	itt	lt
 8007d78:	2201      	movlt	r2, #1
 8007d7a:	f8c8 2000 	strlt.w	r2, [r8]
 8007d7e:	ea33 030b 	bics.w	r3, r3, fp
 8007d82:	d11b      	bne.n	8007dbc <_dtoa_r+0xb4>
 8007d84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d86:	f242 730f 	movw	r3, #9999	; 0x270f
 8007d8a:	6013      	str	r3, [r2, #0]
 8007d8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d90:	4333      	orrs	r3, r6
 8007d92:	f000 8592 	beq.w	80088ba <_dtoa_r+0xbb2>
 8007d96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d98:	b963      	cbnz	r3, 8007db4 <_dtoa_r+0xac>
 8007d9a:	4b92      	ldr	r3, [pc, #584]	; (8007fe4 <_dtoa_r+0x2dc>)
 8007d9c:	e022      	b.n	8007de4 <_dtoa_r+0xdc>
 8007d9e:	4b92      	ldr	r3, [pc, #584]	; (8007fe8 <_dtoa_r+0x2e0>)
 8007da0:	9301      	str	r3, [sp, #4]
 8007da2:	3308      	adds	r3, #8
 8007da4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007da6:	6013      	str	r3, [r2, #0]
 8007da8:	9801      	ldr	r0, [sp, #4]
 8007daa:	b013      	add	sp, #76	; 0x4c
 8007dac:	ecbd 8b04 	vpop	{d8-d9}
 8007db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007db4:	4b8b      	ldr	r3, [pc, #556]	; (8007fe4 <_dtoa_r+0x2dc>)
 8007db6:	9301      	str	r3, [sp, #4]
 8007db8:	3303      	adds	r3, #3
 8007dba:	e7f3      	b.n	8007da4 <_dtoa_r+0x9c>
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	4650      	mov	r0, sl
 8007dc2:	4659      	mov	r1, fp
 8007dc4:	f7f8 fe80 	bl	8000ac8 <__aeabi_dcmpeq>
 8007dc8:	ec4b ab19 	vmov	d9, sl, fp
 8007dcc:	4680      	mov	r8, r0
 8007dce:	b158      	cbz	r0, 8007de8 <_dtoa_r+0xe0>
 8007dd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	6013      	str	r3, [r2, #0]
 8007dd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	f000 856b 	beq.w	80088b4 <_dtoa_r+0xbac>
 8007dde:	4883      	ldr	r0, [pc, #524]	; (8007fec <_dtoa_r+0x2e4>)
 8007de0:	6018      	str	r0, [r3, #0]
 8007de2:	1e43      	subs	r3, r0, #1
 8007de4:	9301      	str	r3, [sp, #4]
 8007de6:	e7df      	b.n	8007da8 <_dtoa_r+0xa0>
 8007de8:	ec4b ab10 	vmov	d0, sl, fp
 8007dec:	aa10      	add	r2, sp, #64	; 0x40
 8007dee:	a911      	add	r1, sp, #68	; 0x44
 8007df0:	4620      	mov	r0, r4
 8007df2:	f001 ff33 	bl	8009c5c <__d2b>
 8007df6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007dfa:	ee08 0a10 	vmov	s16, r0
 8007dfe:	2d00      	cmp	r5, #0
 8007e00:	f000 8084 	beq.w	8007f0c <_dtoa_r+0x204>
 8007e04:	ee19 3a90 	vmov	r3, s19
 8007e08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007e10:	4656      	mov	r6, sl
 8007e12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007e16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007e1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007e1e:	4b74      	ldr	r3, [pc, #464]	; (8007ff0 <_dtoa_r+0x2e8>)
 8007e20:	2200      	movs	r2, #0
 8007e22:	4630      	mov	r0, r6
 8007e24:	4639      	mov	r1, r7
 8007e26:	f7f8 fa2f 	bl	8000288 <__aeabi_dsub>
 8007e2a:	a365      	add	r3, pc, #404	; (adr r3, 8007fc0 <_dtoa_r+0x2b8>)
 8007e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e30:	f7f8 fbe2 	bl	80005f8 <__aeabi_dmul>
 8007e34:	a364      	add	r3, pc, #400	; (adr r3, 8007fc8 <_dtoa_r+0x2c0>)
 8007e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3a:	f7f8 fa27 	bl	800028c <__adddf3>
 8007e3e:	4606      	mov	r6, r0
 8007e40:	4628      	mov	r0, r5
 8007e42:	460f      	mov	r7, r1
 8007e44:	f7f8 fb6e 	bl	8000524 <__aeabi_i2d>
 8007e48:	a361      	add	r3, pc, #388	; (adr r3, 8007fd0 <_dtoa_r+0x2c8>)
 8007e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4e:	f7f8 fbd3 	bl	80005f8 <__aeabi_dmul>
 8007e52:	4602      	mov	r2, r0
 8007e54:	460b      	mov	r3, r1
 8007e56:	4630      	mov	r0, r6
 8007e58:	4639      	mov	r1, r7
 8007e5a:	f7f8 fa17 	bl	800028c <__adddf3>
 8007e5e:	4606      	mov	r6, r0
 8007e60:	460f      	mov	r7, r1
 8007e62:	f7f8 fe79 	bl	8000b58 <__aeabi_d2iz>
 8007e66:	2200      	movs	r2, #0
 8007e68:	9000      	str	r0, [sp, #0]
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	4639      	mov	r1, r7
 8007e70:	f7f8 fe34 	bl	8000adc <__aeabi_dcmplt>
 8007e74:	b150      	cbz	r0, 8007e8c <_dtoa_r+0x184>
 8007e76:	9800      	ldr	r0, [sp, #0]
 8007e78:	f7f8 fb54 	bl	8000524 <__aeabi_i2d>
 8007e7c:	4632      	mov	r2, r6
 8007e7e:	463b      	mov	r3, r7
 8007e80:	f7f8 fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e84:	b910      	cbnz	r0, 8007e8c <_dtoa_r+0x184>
 8007e86:	9b00      	ldr	r3, [sp, #0]
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	9b00      	ldr	r3, [sp, #0]
 8007e8e:	2b16      	cmp	r3, #22
 8007e90:	d85a      	bhi.n	8007f48 <_dtoa_r+0x240>
 8007e92:	9a00      	ldr	r2, [sp, #0]
 8007e94:	4b57      	ldr	r3, [pc, #348]	; (8007ff4 <_dtoa_r+0x2ec>)
 8007e96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9e:	ec51 0b19 	vmov	r0, r1, d9
 8007ea2:	f7f8 fe1b 	bl	8000adc <__aeabi_dcmplt>
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	d050      	beq.n	8007f4c <_dtoa_r+0x244>
 8007eaa:	9b00      	ldr	r3, [sp, #0]
 8007eac:	3b01      	subs	r3, #1
 8007eae:	9300      	str	r3, [sp, #0]
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007eb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007eb6:	1b5d      	subs	r5, r3, r5
 8007eb8:	1e6b      	subs	r3, r5, #1
 8007eba:	9305      	str	r3, [sp, #20]
 8007ebc:	bf45      	ittet	mi
 8007ebe:	f1c5 0301 	rsbmi	r3, r5, #1
 8007ec2:	9304      	strmi	r3, [sp, #16]
 8007ec4:	2300      	movpl	r3, #0
 8007ec6:	2300      	movmi	r3, #0
 8007ec8:	bf4c      	ite	mi
 8007eca:	9305      	strmi	r3, [sp, #20]
 8007ecc:	9304      	strpl	r3, [sp, #16]
 8007ece:	9b00      	ldr	r3, [sp, #0]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	db3d      	blt.n	8007f50 <_dtoa_r+0x248>
 8007ed4:	9b05      	ldr	r3, [sp, #20]
 8007ed6:	9a00      	ldr	r2, [sp, #0]
 8007ed8:	920a      	str	r2, [sp, #40]	; 0x28
 8007eda:	4413      	add	r3, r2
 8007edc:	9305      	str	r3, [sp, #20]
 8007ede:	2300      	movs	r3, #0
 8007ee0:	9307      	str	r3, [sp, #28]
 8007ee2:	9b06      	ldr	r3, [sp, #24]
 8007ee4:	2b09      	cmp	r3, #9
 8007ee6:	f200 8089 	bhi.w	8007ffc <_dtoa_r+0x2f4>
 8007eea:	2b05      	cmp	r3, #5
 8007eec:	bfc4      	itt	gt
 8007eee:	3b04      	subgt	r3, #4
 8007ef0:	9306      	strgt	r3, [sp, #24]
 8007ef2:	9b06      	ldr	r3, [sp, #24]
 8007ef4:	f1a3 0302 	sub.w	r3, r3, #2
 8007ef8:	bfcc      	ite	gt
 8007efa:	2500      	movgt	r5, #0
 8007efc:	2501      	movle	r5, #1
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	f200 8087 	bhi.w	8008012 <_dtoa_r+0x30a>
 8007f04:	e8df f003 	tbb	[pc, r3]
 8007f08:	59383a2d 	.word	0x59383a2d
 8007f0c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007f10:	441d      	add	r5, r3
 8007f12:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007f16:	2b20      	cmp	r3, #32
 8007f18:	bfc1      	itttt	gt
 8007f1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007f1e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007f22:	fa0b f303 	lslgt.w	r3, fp, r3
 8007f26:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007f2a:	bfda      	itte	le
 8007f2c:	f1c3 0320 	rsble	r3, r3, #32
 8007f30:	fa06 f003 	lslle.w	r0, r6, r3
 8007f34:	4318      	orrgt	r0, r3
 8007f36:	f7f8 fae5 	bl	8000504 <__aeabi_ui2d>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	4606      	mov	r6, r0
 8007f3e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007f42:	3d01      	subs	r5, #1
 8007f44:	930e      	str	r3, [sp, #56]	; 0x38
 8007f46:	e76a      	b.n	8007e1e <_dtoa_r+0x116>
 8007f48:	2301      	movs	r3, #1
 8007f4a:	e7b2      	b.n	8007eb2 <_dtoa_r+0x1aa>
 8007f4c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007f4e:	e7b1      	b.n	8007eb4 <_dtoa_r+0x1ac>
 8007f50:	9b04      	ldr	r3, [sp, #16]
 8007f52:	9a00      	ldr	r2, [sp, #0]
 8007f54:	1a9b      	subs	r3, r3, r2
 8007f56:	9304      	str	r3, [sp, #16]
 8007f58:	4253      	negs	r3, r2
 8007f5a:	9307      	str	r3, [sp, #28]
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f60:	e7bf      	b.n	8007ee2 <_dtoa_r+0x1da>
 8007f62:	2300      	movs	r3, #0
 8007f64:	9308      	str	r3, [sp, #32]
 8007f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	dc55      	bgt.n	8008018 <_dtoa_r+0x310>
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007f72:	461a      	mov	r2, r3
 8007f74:	9209      	str	r2, [sp, #36]	; 0x24
 8007f76:	e00c      	b.n	8007f92 <_dtoa_r+0x28a>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e7f3      	b.n	8007f64 <_dtoa_r+0x25c>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f80:	9308      	str	r3, [sp, #32]
 8007f82:	9b00      	ldr	r3, [sp, #0]
 8007f84:	4413      	add	r3, r2
 8007f86:	9302      	str	r3, [sp, #8]
 8007f88:	3301      	adds	r3, #1
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	9303      	str	r3, [sp, #12]
 8007f8e:	bfb8      	it	lt
 8007f90:	2301      	movlt	r3, #1
 8007f92:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007f94:	2200      	movs	r2, #0
 8007f96:	6042      	str	r2, [r0, #4]
 8007f98:	2204      	movs	r2, #4
 8007f9a:	f102 0614 	add.w	r6, r2, #20
 8007f9e:	429e      	cmp	r6, r3
 8007fa0:	6841      	ldr	r1, [r0, #4]
 8007fa2:	d93d      	bls.n	8008020 <_dtoa_r+0x318>
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f001 fa6b 	bl	8009480 <_Balloc>
 8007faa:	9001      	str	r0, [sp, #4]
 8007fac:	2800      	cmp	r0, #0
 8007fae:	d13b      	bne.n	8008028 <_dtoa_r+0x320>
 8007fb0:	4b11      	ldr	r3, [pc, #68]	; (8007ff8 <_dtoa_r+0x2f0>)
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007fb8:	e6c0      	b.n	8007d3c <_dtoa_r+0x34>
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e7df      	b.n	8007f7e <_dtoa_r+0x276>
 8007fbe:	bf00      	nop
 8007fc0:	636f4361 	.word	0x636f4361
 8007fc4:	3fd287a7 	.word	0x3fd287a7
 8007fc8:	8b60c8b3 	.word	0x8b60c8b3
 8007fcc:	3fc68a28 	.word	0x3fc68a28
 8007fd0:	509f79fb 	.word	0x509f79fb
 8007fd4:	3fd34413 	.word	0x3fd34413
 8007fd8:	0800b74e 	.word	0x0800b74e
 8007fdc:	0800b765 	.word	0x0800b765
 8007fe0:	7ff00000 	.word	0x7ff00000
 8007fe4:	0800b74a 	.word	0x0800b74a
 8007fe8:	0800b741 	.word	0x0800b741
 8007fec:	0800ba22 	.word	0x0800ba22
 8007ff0:	3ff80000 	.word	0x3ff80000
 8007ff4:	0800b938 	.word	0x0800b938
 8007ff8:	0800b7c0 	.word	0x0800b7c0
 8007ffc:	2501      	movs	r5, #1
 8007ffe:	2300      	movs	r3, #0
 8008000:	9306      	str	r3, [sp, #24]
 8008002:	9508      	str	r5, [sp, #32]
 8008004:	f04f 33ff 	mov.w	r3, #4294967295
 8008008:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800800c:	2200      	movs	r2, #0
 800800e:	2312      	movs	r3, #18
 8008010:	e7b0      	b.n	8007f74 <_dtoa_r+0x26c>
 8008012:	2301      	movs	r3, #1
 8008014:	9308      	str	r3, [sp, #32]
 8008016:	e7f5      	b.n	8008004 <_dtoa_r+0x2fc>
 8008018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800801a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800801e:	e7b8      	b.n	8007f92 <_dtoa_r+0x28a>
 8008020:	3101      	adds	r1, #1
 8008022:	6041      	str	r1, [r0, #4]
 8008024:	0052      	lsls	r2, r2, #1
 8008026:	e7b8      	b.n	8007f9a <_dtoa_r+0x292>
 8008028:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800802a:	9a01      	ldr	r2, [sp, #4]
 800802c:	601a      	str	r2, [r3, #0]
 800802e:	9b03      	ldr	r3, [sp, #12]
 8008030:	2b0e      	cmp	r3, #14
 8008032:	f200 809d 	bhi.w	8008170 <_dtoa_r+0x468>
 8008036:	2d00      	cmp	r5, #0
 8008038:	f000 809a 	beq.w	8008170 <_dtoa_r+0x468>
 800803c:	9b00      	ldr	r3, [sp, #0]
 800803e:	2b00      	cmp	r3, #0
 8008040:	dd32      	ble.n	80080a8 <_dtoa_r+0x3a0>
 8008042:	4ab7      	ldr	r2, [pc, #732]	; (8008320 <_dtoa_r+0x618>)
 8008044:	f003 030f 	and.w	r3, r3, #15
 8008048:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800804c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008050:	9b00      	ldr	r3, [sp, #0]
 8008052:	05d8      	lsls	r0, r3, #23
 8008054:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008058:	d516      	bpl.n	8008088 <_dtoa_r+0x380>
 800805a:	4bb2      	ldr	r3, [pc, #712]	; (8008324 <_dtoa_r+0x61c>)
 800805c:	ec51 0b19 	vmov	r0, r1, d9
 8008060:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008064:	f7f8 fbf2 	bl	800084c <__aeabi_ddiv>
 8008068:	f007 070f 	and.w	r7, r7, #15
 800806c:	4682      	mov	sl, r0
 800806e:	468b      	mov	fp, r1
 8008070:	2503      	movs	r5, #3
 8008072:	4eac      	ldr	r6, [pc, #688]	; (8008324 <_dtoa_r+0x61c>)
 8008074:	b957      	cbnz	r7, 800808c <_dtoa_r+0x384>
 8008076:	4642      	mov	r2, r8
 8008078:	464b      	mov	r3, r9
 800807a:	4650      	mov	r0, sl
 800807c:	4659      	mov	r1, fp
 800807e:	f7f8 fbe5 	bl	800084c <__aeabi_ddiv>
 8008082:	4682      	mov	sl, r0
 8008084:	468b      	mov	fp, r1
 8008086:	e028      	b.n	80080da <_dtoa_r+0x3d2>
 8008088:	2502      	movs	r5, #2
 800808a:	e7f2      	b.n	8008072 <_dtoa_r+0x36a>
 800808c:	07f9      	lsls	r1, r7, #31
 800808e:	d508      	bpl.n	80080a2 <_dtoa_r+0x39a>
 8008090:	4640      	mov	r0, r8
 8008092:	4649      	mov	r1, r9
 8008094:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008098:	f7f8 faae 	bl	80005f8 <__aeabi_dmul>
 800809c:	3501      	adds	r5, #1
 800809e:	4680      	mov	r8, r0
 80080a0:	4689      	mov	r9, r1
 80080a2:	107f      	asrs	r7, r7, #1
 80080a4:	3608      	adds	r6, #8
 80080a6:	e7e5      	b.n	8008074 <_dtoa_r+0x36c>
 80080a8:	f000 809b 	beq.w	80081e2 <_dtoa_r+0x4da>
 80080ac:	9b00      	ldr	r3, [sp, #0]
 80080ae:	4f9d      	ldr	r7, [pc, #628]	; (8008324 <_dtoa_r+0x61c>)
 80080b0:	425e      	negs	r6, r3
 80080b2:	4b9b      	ldr	r3, [pc, #620]	; (8008320 <_dtoa_r+0x618>)
 80080b4:	f006 020f 	and.w	r2, r6, #15
 80080b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c0:	ec51 0b19 	vmov	r0, r1, d9
 80080c4:	f7f8 fa98 	bl	80005f8 <__aeabi_dmul>
 80080c8:	1136      	asrs	r6, r6, #4
 80080ca:	4682      	mov	sl, r0
 80080cc:	468b      	mov	fp, r1
 80080ce:	2300      	movs	r3, #0
 80080d0:	2502      	movs	r5, #2
 80080d2:	2e00      	cmp	r6, #0
 80080d4:	d17a      	bne.n	80081cc <_dtoa_r+0x4c4>
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1d3      	bne.n	8008082 <_dtoa_r+0x37a>
 80080da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f000 8082 	beq.w	80081e6 <_dtoa_r+0x4de>
 80080e2:	4b91      	ldr	r3, [pc, #580]	; (8008328 <_dtoa_r+0x620>)
 80080e4:	2200      	movs	r2, #0
 80080e6:	4650      	mov	r0, sl
 80080e8:	4659      	mov	r1, fp
 80080ea:	f7f8 fcf7 	bl	8000adc <__aeabi_dcmplt>
 80080ee:	2800      	cmp	r0, #0
 80080f0:	d079      	beq.n	80081e6 <_dtoa_r+0x4de>
 80080f2:	9b03      	ldr	r3, [sp, #12]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d076      	beq.n	80081e6 <_dtoa_r+0x4de>
 80080f8:	9b02      	ldr	r3, [sp, #8]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	dd36      	ble.n	800816c <_dtoa_r+0x464>
 80080fe:	9b00      	ldr	r3, [sp, #0]
 8008100:	4650      	mov	r0, sl
 8008102:	4659      	mov	r1, fp
 8008104:	1e5f      	subs	r7, r3, #1
 8008106:	2200      	movs	r2, #0
 8008108:	4b88      	ldr	r3, [pc, #544]	; (800832c <_dtoa_r+0x624>)
 800810a:	f7f8 fa75 	bl	80005f8 <__aeabi_dmul>
 800810e:	9e02      	ldr	r6, [sp, #8]
 8008110:	4682      	mov	sl, r0
 8008112:	468b      	mov	fp, r1
 8008114:	3501      	adds	r5, #1
 8008116:	4628      	mov	r0, r5
 8008118:	f7f8 fa04 	bl	8000524 <__aeabi_i2d>
 800811c:	4652      	mov	r2, sl
 800811e:	465b      	mov	r3, fp
 8008120:	f7f8 fa6a 	bl	80005f8 <__aeabi_dmul>
 8008124:	4b82      	ldr	r3, [pc, #520]	; (8008330 <_dtoa_r+0x628>)
 8008126:	2200      	movs	r2, #0
 8008128:	f7f8 f8b0 	bl	800028c <__adddf3>
 800812c:	46d0      	mov	r8, sl
 800812e:	46d9      	mov	r9, fp
 8008130:	4682      	mov	sl, r0
 8008132:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008136:	2e00      	cmp	r6, #0
 8008138:	d158      	bne.n	80081ec <_dtoa_r+0x4e4>
 800813a:	4b7e      	ldr	r3, [pc, #504]	; (8008334 <_dtoa_r+0x62c>)
 800813c:	2200      	movs	r2, #0
 800813e:	4640      	mov	r0, r8
 8008140:	4649      	mov	r1, r9
 8008142:	f7f8 f8a1 	bl	8000288 <__aeabi_dsub>
 8008146:	4652      	mov	r2, sl
 8008148:	465b      	mov	r3, fp
 800814a:	4680      	mov	r8, r0
 800814c:	4689      	mov	r9, r1
 800814e:	f7f8 fce3 	bl	8000b18 <__aeabi_dcmpgt>
 8008152:	2800      	cmp	r0, #0
 8008154:	f040 8295 	bne.w	8008682 <_dtoa_r+0x97a>
 8008158:	4652      	mov	r2, sl
 800815a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800815e:	4640      	mov	r0, r8
 8008160:	4649      	mov	r1, r9
 8008162:	f7f8 fcbb 	bl	8000adc <__aeabi_dcmplt>
 8008166:	2800      	cmp	r0, #0
 8008168:	f040 8289 	bne.w	800867e <_dtoa_r+0x976>
 800816c:	ec5b ab19 	vmov	sl, fp, d9
 8008170:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008172:	2b00      	cmp	r3, #0
 8008174:	f2c0 8148 	blt.w	8008408 <_dtoa_r+0x700>
 8008178:	9a00      	ldr	r2, [sp, #0]
 800817a:	2a0e      	cmp	r2, #14
 800817c:	f300 8144 	bgt.w	8008408 <_dtoa_r+0x700>
 8008180:	4b67      	ldr	r3, [pc, #412]	; (8008320 <_dtoa_r+0x618>)
 8008182:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008186:	e9d3 8900 	ldrd	r8, r9, [r3]
 800818a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800818c:	2b00      	cmp	r3, #0
 800818e:	f280 80d5 	bge.w	800833c <_dtoa_r+0x634>
 8008192:	9b03      	ldr	r3, [sp, #12]
 8008194:	2b00      	cmp	r3, #0
 8008196:	f300 80d1 	bgt.w	800833c <_dtoa_r+0x634>
 800819a:	f040 826f 	bne.w	800867c <_dtoa_r+0x974>
 800819e:	4b65      	ldr	r3, [pc, #404]	; (8008334 <_dtoa_r+0x62c>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	4640      	mov	r0, r8
 80081a4:	4649      	mov	r1, r9
 80081a6:	f7f8 fa27 	bl	80005f8 <__aeabi_dmul>
 80081aa:	4652      	mov	r2, sl
 80081ac:	465b      	mov	r3, fp
 80081ae:	f7f8 fca9 	bl	8000b04 <__aeabi_dcmpge>
 80081b2:	9e03      	ldr	r6, [sp, #12]
 80081b4:	4637      	mov	r7, r6
 80081b6:	2800      	cmp	r0, #0
 80081b8:	f040 8245 	bne.w	8008646 <_dtoa_r+0x93e>
 80081bc:	9d01      	ldr	r5, [sp, #4]
 80081be:	2331      	movs	r3, #49	; 0x31
 80081c0:	f805 3b01 	strb.w	r3, [r5], #1
 80081c4:	9b00      	ldr	r3, [sp, #0]
 80081c6:	3301      	adds	r3, #1
 80081c8:	9300      	str	r3, [sp, #0]
 80081ca:	e240      	b.n	800864e <_dtoa_r+0x946>
 80081cc:	07f2      	lsls	r2, r6, #31
 80081ce:	d505      	bpl.n	80081dc <_dtoa_r+0x4d4>
 80081d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081d4:	f7f8 fa10 	bl	80005f8 <__aeabi_dmul>
 80081d8:	3501      	adds	r5, #1
 80081da:	2301      	movs	r3, #1
 80081dc:	1076      	asrs	r6, r6, #1
 80081de:	3708      	adds	r7, #8
 80081e0:	e777      	b.n	80080d2 <_dtoa_r+0x3ca>
 80081e2:	2502      	movs	r5, #2
 80081e4:	e779      	b.n	80080da <_dtoa_r+0x3d2>
 80081e6:	9f00      	ldr	r7, [sp, #0]
 80081e8:	9e03      	ldr	r6, [sp, #12]
 80081ea:	e794      	b.n	8008116 <_dtoa_r+0x40e>
 80081ec:	9901      	ldr	r1, [sp, #4]
 80081ee:	4b4c      	ldr	r3, [pc, #304]	; (8008320 <_dtoa_r+0x618>)
 80081f0:	4431      	add	r1, r6
 80081f2:	910d      	str	r1, [sp, #52]	; 0x34
 80081f4:	9908      	ldr	r1, [sp, #32]
 80081f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80081fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80081fe:	2900      	cmp	r1, #0
 8008200:	d043      	beq.n	800828a <_dtoa_r+0x582>
 8008202:	494d      	ldr	r1, [pc, #308]	; (8008338 <_dtoa_r+0x630>)
 8008204:	2000      	movs	r0, #0
 8008206:	f7f8 fb21 	bl	800084c <__aeabi_ddiv>
 800820a:	4652      	mov	r2, sl
 800820c:	465b      	mov	r3, fp
 800820e:	f7f8 f83b 	bl	8000288 <__aeabi_dsub>
 8008212:	9d01      	ldr	r5, [sp, #4]
 8008214:	4682      	mov	sl, r0
 8008216:	468b      	mov	fp, r1
 8008218:	4649      	mov	r1, r9
 800821a:	4640      	mov	r0, r8
 800821c:	f7f8 fc9c 	bl	8000b58 <__aeabi_d2iz>
 8008220:	4606      	mov	r6, r0
 8008222:	f7f8 f97f 	bl	8000524 <__aeabi_i2d>
 8008226:	4602      	mov	r2, r0
 8008228:	460b      	mov	r3, r1
 800822a:	4640      	mov	r0, r8
 800822c:	4649      	mov	r1, r9
 800822e:	f7f8 f82b 	bl	8000288 <__aeabi_dsub>
 8008232:	3630      	adds	r6, #48	; 0x30
 8008234:	f805 6b01 	strb.w	r6, [r5], #1
 8008238:	4652      	mov	r2, sl
 800823a:	465b      	mov	r3, fp
 800823c:	4680      	mov	r8, r0
 800823e:	4689      	mov	r9, r1
 8008240:	f7f8 fc4c 	bl	8000adc <__aeabi_dcmplt>
 8008244:	2800      	cmp	r0, #0
 8008246:	d163      	bne.n	8008310 <_dtoa_r+0x608>
 8008248:	4642      	mov	r2, r8
 800824a:	464b      	mov	r3, r9
 800824c:	4936      	ldr	r1, [pc, #216]	; (8008328 <_dtoa_r+0x620>)
 800824e:	2000      	movs	r0, #0
 8008250:	f7f8 f81a 	bl	8000288 <__aeabi_dsub>
 8008254:	4652      	mov	r2, sl
 8008256:	465b      	mov	r3, fp
 8008258:	f7f8 fc40 	bl	8000adc <__aeabi_dcmplt>
 800825c:	2800      	cmp	r0, #0
 800825e:	f040 80b5 	bne.w	80083cc <_dtoa_r+0x6c4>
 8008262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008264:	429d      	cmp	r5, r3
 8008266:	d081      	beq.n	800816c <_dtoa_r+0x464>
 8008268:	4b30      	ldr	r3, [pc, #192]	; (800832c <_dtoa_r+0x624>)
 800826a:	2200      	movs	r2, #0
 800826c:	4650      	mov	r0, sl
 800826e:	4659      	mov	r1, fp
 8008270:	f7f8 f9c2 	bl	80005f8 <__aeabi_dmul>
 8008274:	4b2d      	ldr	r3, [pc, #180]	; (800832c <_dtoa_r+0x624>)
 8008276:	4682      	mov	sl, r0
 8008278:	468b      	mov	fp, r1
 800827a:	4640      	mov	r0, r8
 800827c:	4649      	mov	r1, r9
 800827e:	2200      	movs	r2, #0
 8008280:	f7f8 f9ba 	bl	80005f8 <__aeabi_dmul>
 8008284:	4680      	mov	r8, r0
 8008286:	4689      	mov	r9, r1
 8008288:	e7c6      	b.n	8008218 <_dtoa_r+0x510>
 800828a:	4650      	mov	r0, sl
 800828c:	4659      	mov	r1, fp
 800828e:	f7f8 f9b3 	bl	80005f8 <__aeabi_dmul>
 8008292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008294:	9d01      	ldr	r5, [sp, #4]
 8008296:	930f      	str	r3, [sp, #60]	; 0x3c
 8008298:	4682      	mov	sl, r0
 800829a:	468b      	mov	fp, r1
 800829c:	4649      	mov	r1, r9
 800829e:	4640      	mov	r0, r8
 80082a0:	f7f8 fc5a 	bl	8000b58 <__aeabi_d2iz>
 80082a4:	4606      	mov	r6, r0
 80082a6:	f7f8 f93d 	bl	8000524 <__aeabi_i2d>
 80082aa:	3630      	adds	r6, #48	; 0x30
 80082ac:	4602      	mov	r2, r0
 80082ae:	460b      	mov	r3, r1
 80082b0:	4640      	mov	r0, r8
 80082b2:	4649      	mov	r1, r9
 80082b4:	f7f7 ffe8 	bl	8000288 <__aeabi_dsub>
 80082b8:	f805 6b01 	strb.w	r6, [r5], #1
 80082bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082be:	429d      	cmp	r5, r3
 80082c0:	4680      	mov	r8, r0
 80082c2:	4689      	mov	r9, r1
 80082c4:	f04f 0200 	mov.w	r2, #0
 80082c8:	d124      	bne.n	8008314 <_dtoa_r+0x60c>
 80082ca:	4b1b      	ldr	r3, [pc, #108]	; (8008338 <_dtoa_r+0x630>)
 80082cc:	4650      	mov	r0, sl
 80082ce:	4659      	mov	r1, fp
 80082d0:	f7f7 ffdc 	bl	800028c <__adddf3>
 80082d4:	4602      	mov	r2, r0
 80082d6:	460b      	mov	r3, r1
 80082d8:	4640      	mov	r0, r8
 80082da:	4649      	mov	r1, r9
 80082dc:	f7f8 fc1c 	bl	8000b18 <__aeabi_dcmpgt>
 80082e0:	2800      	cmp	r0, #0
 80082e2:	d173      	bne.n	80083cc <_dtoa_r+0x6c4>
 80082e4:	4652      	mov	r2, sl
 80082e6:	465b      	mov	r3, fp
 80082e8:	4913      	ldr	r1, [pc, #76]	; (8008338 <_dtoa_r+0x630>)
 80082ea:	2000      	movs	r0, #0
 80082ec:	f7f7 ffcc 	bl	8000288 <__aeabi_dsub>
 80082f0:	4602      	mov	r2, r0
 80082f2:	460b      	mov	r3, r1
 80082f4:	4640      	mov	r0, r8
 80082f6:	4649      	mov	r1, r9
 80082f8:	f7f8 fbf0 	bl	8000adc <__aeabi_dcmplt>
 80082fc:	2800      	cmp	r0, #0
 80082fe:	f43f af35 	beq.w	800816c <_dtoa_r+0x464>
 8008302:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008304:	1e6b      	subs	r3, r5, #1
 8008306:	930f      	str	r3, [sp, #60]	; 0x3c
 8008308:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800830c:	2b30      	cmp	r3, #48	; 0x30
 800830e:	d0f8      	beq.n	8008302 <_dtoa_r+0x5fa>
 8008310:	9700      	str	r7, [sp, #0]
 8008312:	e049      	b.n	80083a8 <_dtoa_r+0x6a0>
 8008314:	4b05      	ldr	r3, [pc, #20]	; (800832c <_dtoa_r+0x624>)
 8008316:	f7f8 f96f 	bl	80005f8 <__aeabi_dmul>
 800831a:	4680      	mov	r8, r0
 800831c:	4689      	mov	r9, r1
 800831e:	e7bd      	b.n	800829c <_dtoa_r+0x594>
 8008320:	0800b938 	.word	0x0800b938
 8008324:	0800b910 	.word	0x0800b910
 8008328:	3ff00000 	.word	0x3ff00000
 800832c:	40240000 	.word	0x40240000
 8008330:	401c0000 	.word	0x401c0000
 8008334:	40140000 	.word	0x40140000
 8008338:	3fe00000 	.word	0x3fe00000
 800833c:	9d01      	ldr	r5, [sp, #4]
 800833e:	4656      	mov	r6, sl
 8008340:	465f      	mov	r7, fp
 8008342:	4642      	mov	r2, r8
 8008344:	464b      	mov	r3, r9
 8008346:	4630      	mov	r0, r6
 8008348:	4639      	mov	r1, r7
 800834a:	f7f8 fa7f 	bl	800084c <__aeabi_ddiv>
 800834e:	f7f8 fc03 	bl	8000b58 <__aeabi_d2iz>
 8008352:	4682      	mov	sl, r0
 8008354:	f7f8 f8e6 	bl	8000524 <__aeabi_i2d>
 8008358:	4642      	mov	r2, r8
 800835a:	464b      	mov	r3, r9
 800835c:	f7f8 f94c 	bl	80005f8 <__aeabi_dmul>
 8008360:	4602      	mov	r2, r0
 8008362:	460b      	mov	r3, r1
 8008364:	4630      	mov	r0, r6
 8008366:	4639      	mov	r1, r7
 8008368:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800836c:	f7f7 ff8c 	bl	8000288 <__aeabi_dsub>
 8008370:	f805 6b01 	strb.w	r6, [r5], #1
 8008374:	9e01      	ldr	r6, [sp, #4]
 8008376:	9f03      	ldr	r7, [sp, #12]
 8008378:	1bae      	subs	r6, r5, r6
 800837a:	42b7      	cmp	r7, r6
 800837c:	4602      	mov	r2, r0
 800837e:	460b      	mov	r3, r1
 8008380:	d135      	bne.n	80083ee <_dtoa_r+0x6e6>
 8008382:	f7f7 ff83 	bl	800028c <__adddf3>
 8008386:	4642      	mov	r2, r8
 8008388:	464b      	mov	r3, r9
 800838a:	4606      	mov	r6, r0
 800838c:	460f      	mov	r7, r1
 800838e:	f7f8 fbc3 	bl	8000b18 <__aeabi_dcmpgt>
 8008392:	b9d0      	cbnz	r0, 80083ca <_dtoa_r+0x6c2>
 8008394:	4642      	mov	r2, r8
 8008396:	464b      	mov	r3, r9
 8008398:	4630      	mov	r0, r6
 800839a:	4639      	mov	r1, r7
 800839c:	f7f8 fb94 	bl	8000ac8 <__aeabi_dcmpeq>
 80083a0:	b110      	cbz	r0, 80083a8 <_dtoa_r+0x6a0>
 80083a2:	f01a 0f01 	tst.w	sl, #1
 80083a6:	d110      	bne.n	80083ca <_dtoa_r+0x6c2>
 80083a8:	4620      	mov	r0, r4
 80083aa:	ee18 1a10 	vmov	r1, s16
 80083ae:	f001 f8a7 	bl	8009500 <_Bfree>
 80083b2:	2300      	movs	r3, #0
 80083b4:	9800      	ldr	r0, [sp, #0]
 80083b6:	702b      	strb	r3, [r5, #0]
 80083b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083ba:	3001      	adds	r0, #1
 80083bc:	6018      	str	r0, [r3, #0]
 80083be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	f43f acf1 	beq.w	8007da8 <_dtoa_r+0xa0>
 80083c6:	601d      	str	r5, [r3, #0]
 80083c8:	e4ee      	b.n	8007da8 <_dtoa_r+0xa0>
 80083ca:	9f00      	ldr	r7, [sp, #0]
 80083cc:	462b      	mov	r3, r5
 80083ce:	461d      	mov	r5, r3
 80083d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083d4:	2a39      	cmp	r2, #57	; 0x39
 80083d6:	d106      	bne.n	80083e6 <_dtoa_r+0x6de>
 80083d8:	9a01      	ldr	r2, [sp, #4]
 80083da:	429a      	cmp	r2, r3
 80083dc:	d1f7      	bne.n	80083ce <_dtoa_r+0x6c6>
 80083de:	9901      	ldr	r1, [sp, #4]
 80083e0:	2230      	movs	r2, #48	; 0x30
 80083e2:	3701      	adds	r7, #1
 80083e4:	700a      	strb	r2, [r1, #0]
 80083e6:	781a      	ldrb	r2, [r3, #0]
 80083e8:	3201      	adds	r2, #1
 80083ea:	701a      	strb	r2, [r3, #0]
 80083ec:	e790      	b.n	8008310 <_dtoa_r+0x608>
 80083ee:	4ba6      	ldr	r3, [pc, #664]	; (8008688 <_dtoa_r+0x980>)
 80083f0:	2200      	movs	r2, #0
 80083f2:	f7f8 f901 	bl	80005f8 <__aeabi_dmul>
 80083f6:	2200      	movs	r2, #0
 80083f8:	2300      	movs	r3, #0
 80083fa:	4606      	mov	r6, r0
 80083fc:	460f      	mov	r7, r1
 80083fe:	f7f8 fb63 	bl	8000ac8 <__aeabi_dcmpeq>
 8008402:	2800      	cmp	r0, #0
 8008404:	d09d      	beq.n	8008342 <_dtoa_r+0x63a>
 8008406:	e7cf      	b.n	80083a8 <_dtoa_r+0x6a0>
 8008408:	9a08      	ldr	r2, [sp, #32]
 800840a:	2a00      	cmp	r2, #0
 800840c:	f000 80d7 	beq.w	80085be <_dtoa_r+0x8b6>
 8008410:	9a06      	ldr	r2, [sp, #24]
 8008412:	2a01      	cmp	r2, #1
 8008414:	f300 80ba 	bgt.w	800858c <_dtoa_r+0x884>
 8008418:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800841a:	2a00      	cmp	r2, #0
 800841c:	f000 80b2 	beq.w	8008584 <_dtoa_r+0x87c>
 8008420:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008424:	9e07      	ldr	r6, [sp, #28]
 8008426:	9d04      	ldr	r5, [sp, #16]
 8008428:	9a04      	ldr	r2, [sp, #16]
 800842a:	441a      	add	r2, r3
 800842c:	9204      	str	r2, [sp, #16]
 800842e:	9a05      	ldr	r2, [sp, #20]
 8008430:	2101      	movs	r1, #1
 8008432:	441a      	add	r2, r3
 8008434:	4620      	mov	r0, r4
 8008436:	9205      	str	r2, [sp, #20]
 8008438:	f001 f964 	bl	8009704 <__i2b>
 800843c:	4607      	mov	r7, r0
 800843e:	2d00      	cmp	r5, #0
 8008440:	dd0c      	ble.n	800845c <_dtoa_r+0x754>
 8008442:	9b05      	ldr	r3, [sp, #20]
 8008444:	2b00      	cmp	r3, #0
 8008446:	dd09      	ble.n	800845c <_dtoa_r+0x754>
 8008448:	42ab      	cmp	r3, r5
 800844a:	9a04      	ldr	r2, [sp, #16]
 800844c:	bfa8      	it	ge
 800844e:	462b      	movge	r3, r5
 8008450:	1ad2      	subs	r2, r2, r3
 8008452:	9204      	str	r2, [sp, #16]
 8008454:	9a05      	ldr	r2, [sp, #20]
 8008456:	1aed      	subs	r5, r5, r3
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	9305      	str	r3, [sp, #20]
 800845c:	9b07      	ldr	r3, [sp, #28]
 800845e:	b31b      	cbz	r3, 80084a8 <_dtoa_r+0x7a0>
 8008460:	9b08      	ldr	r3, [sp, #32]
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 80af 	beq.w	80085c6 <_dtoa_r+0x8be>
 8008468:	2e00      	cmp	r6, #0
 800846a:	dd13      	ble.n	8008494 <_dtoa_r+0x78c>
 800846c:	4639      	mov	r1, r7
 800846e:	4632      	mov	r2, r6
 8008470:	4620      	mov	r0, r4
 8008472:	f001 fa07 	bl	8009884 <__pow5mult>
 8008476:	ee18 2a10 	vmov	r2, s16
 800847a:	4601      	mov	r1, r0
 800847c:	4607      	mov	r7, r0
 800847e:	4620      	mov	r0, r4
 8008480:	f001 f956 	bl	8009730 <__multiply>
 8008484:	ee18 1a10 	vmov	r1, s16
 8008488:	4680      	mov	r8, r0
 800848a:	4620      	mov	r0, r4
 800848c:	f001 f838 	bl	8009500 <_Bfree>
 8008490:	ee08 8a10 	vmov	s16, r8
 8008494:	9b07      	ldr	r3, [sp, #28]
 8008496:	1b9a      	subs	r2, r3, r6
 8008498:	d006      	beq.n	80084a8 <_dtoa_r+0x7a0>
 800849a:	ee18 1a10 	vmov	r1, s16
 800849e:	4620      	mov	r0, r4
 80084a0:	f001 f9f0 	bl	8009884 <__pow5mult>
 80084a4:	ee08 0a10 	vmov	s16, r0
 80084a8:	2101      	movs	r1, #1
 80084aa:	4620      	mov	r0, r4
 80084ac:	f001 f92a 	bl	8009704 <__i2b>
 80084b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	4606      	mov	r6, r0
 80084b6:	f340 8088 	ble.w	80085ca <_dtoa_r+0x8c2>
 80084ba:	461a      	mov	r2, r3
 80084bc:	4601      	mov	r1, r0
 80084be:	4620      	mov	r0, r4
 80084c0:	f001 f9e0 	bl	8009884 <__pow5mult>
 80084c4:	9b06      	ldr	r3, [sp, #24]
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	4606      	mov	r6, r0
 80084ca:	f340 8081 	ble.w	80085d0 <_dtoa_r+0x8c8>
 80084ce:	f04f 0800 	mov.w	r8, #0
 80084d2:	6933      	ldr	r3, [r6, #16]
 80084d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80084d8:	6918      	ldr	r0, [r3, #16]
 80084da:	f001 f8c3 	bl	8009664 <__hi0bits>
 80084de:	f1c0 0020 	rsb	r0, r0, #32
 80084e2:	9b05      	ldr	r3, [sp, #20]
 80084e4:	4418      	add	r0, r3
 80084e6:	f010 001f 	ands.w	r0, r0, #31
 80084ea:	f000 8092 	beq.w	8008612 <_dtoa_r+0x90a>
 80084ee:	f1c0 0320 	rsb	r3, r0, #32
 80084f2:	2b04      	cmp	r3, #4
 80084f4:	f340 808a 	ble.w	800860c <_dtoa_r+0x904>
 80084f8:	f1c0 001c 	rsb	r0, r0, #28
 80084fc:	9b04      	ldr	r3, [sp, #16]
 80084fe:	4403      	add	r3, r0
 8008500:	9304      	str	r3, [sp, #16]
 8008502:	9b05      	ldr	r3, [sp, #20]
 8008504:	4403      	add	r3, r0
 8008506:	4405      	add	r5, r0
 8008508:	9305      	str	r3, [sp, #20]
 800850a:	9b04      	ldr	r3, [sp, #16]
 800850c:	2b00      	cmp	r3, #0
 800850e:	dd07      	ble.n	8008520 <_dtoa_r+0x818>
 8008510:	ee18 1a10 	vmov	r1, s16
 8008514:	461a      	mov	r2, r3
 8008516:	4620      	mov	r0, r4
 8008518:	f001 fa0e 	bl	8009938 <__lshift>
 800851c:	ee08 0a10 	vmov	s16, r0
 8008520:	9b05      	ldr	r3, [sp, #20]
 8008522:	2b00      	cmp	r3, #0
 8008524:	dd05      	ble.n	8008532 <_dtoa_r+0x82a>
 8008526:	4631      	mov	r1, r6
 8008528:	461a      	mov	r2, r3
 800852a:	4620      	mov	r0, r4
 800852c:	f001 fa04 	bl	8009938 <__lshift>
 8008530:	4606      	mov	r6, r0
 8008532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008534:	2b00      	cmp	r3, #0
 8008536:	d06e      	beq.n	8008616 <_dtoa_r+0x90e>
 8008538:	ee18 0a10 	vmov	r0, s16
 800853c:	4631      	mov	r1, r6
 800853e:	f001 fa6b 	bl	8009a18 <__mcmp>
 8008542:	2800      	cmp	r0, #0
 8008544:	da67      	bge.n	8008616 <_dtoa_r+0x90e>
 8008546:	9b00      	ldr	r3, [sp, #0]
 8008548:	3b01      	subs	r3, #1
 800854a:	ee18 1a10 	vmov	r1, s16
 800854e:	9300      	str	r3, [sp, #0]
 8008550:	220a      	movs	r2, #10
 8008552:	2300      	movs	r3, #0
 8008554:	4620      	mov	r0, r4
 8008556:	f000 fff5 	bl	8009544 <__multadd>
 800855a:	9b08      	ldr	r3, [sp, #32]
 800855c:	ee08 0a10 	vmov	s16, r0
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 81b1 	beq.w	80088c8 <_dtoa_r+0xbc0>
 8008566:	2300      	movs	r3, #0
 8008568:	4639      	mov	r1, r7
 800856a:	220a      	movs	r2, #10
 800856c:	4620      	mov	r0, r4
 800856e:	f000 ffe9 	bl	8009544 <__multadd>
 8008572:	9b02      	ldr	r3, [sp, #8]
 8008574:	2b00      	cmp	r3, #0
 8008576:	4607      	mov	r7, r0
 8008578:	f300 808e 	bgt.w	8008698 <_dtoa_r+0x990>
 800857c:	9b06      	ldr	r3, [sp, #24]
 800857e:	2b02      	cmp	r3, #2
 8008580:	dc51      	bgt.n	8008626 <_dtoa_r+0x91e>
 8008582:	e089      	b.n	8008698 <_dtoa_r+0x990>
 8008584:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008586:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800858a:	e74b      	b.n	8008424 <_dtoa_r+0x71c>
 800858c:	9b03      	ldr	r3, [sp, #12]
 800858e:	1e5e      	subs	r6, r3, #1
 8008590:	9b07      	ldr	r3, [sp, #28]
 8008592:	42b3      	cmp	r3, r6
 8008594:	bfbf      	itttt	lt
 8008596:	9b07      	ldrlt	r3, [sp, #28]
 8008598:	9607      	strlt	r6, [sp, #28]
 800859a:	1af2      	sublt	r2, r6, r3
 800859c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800859e:	bfb6      	itet	lt
 80085a0:	189b      	addlt	r3, r3, r2
 80085a2:	1b9e      	subge	r6, r3, r6
 80085a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80085a6:	9b03      	ldr	r3, [sp, #12]
 80085a8:	bfb8      	it	lt
 80085aa:	2600      	movlt	r6, #0
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	bfb7      	itett	lt
 80085b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80085b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80085b8:	1a9d      	sublt	r5, r3, r2
 80085ba:	2300      	movlt	r3, #0
 80085bc:	e734      	b.n	8008428 <_dtoa_r+0x720>
 80085be:	9e07      	ldr	r6, [sp, #28]
 80085c0:	9d04      	ldr	r5, [sp, #16]
 80085c2:	9f08      	ldr	r7, [sp, #32]
 80085c4:	e73b      	b.n	800843e <_dtoa_r+0x736>
 80085c6:	9a07      	ldr	r2, [sp, #28]
 80085c8:	e767      	b.n	800849a <_dtoa_r+0x792>
 80085ca:	9b06      	ldr	r3, [sp, #24]
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	dc18      	bgt.n	8008602 <_dtoa_r+0x8fa>
 80085d0:	f1ba 0f00 	cmp.w	sl, #0
 80085d4:	d115      	bne.n	8008602 <_dtoa_r+0x8fa>
 80085d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085da:	b993      	cbnz	r3, 8008602 <_dtoa_r+0x8fa>
 80085dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80085e0:	0d1b      	lsrs	r3, r3, #20
 80085e2:	051b      	lsls	r3, r3, #20
 80085e4:	b183      	cbz	r3, 8008608 <_dtoa_r+0x900>
 80085e6:	9b04      	ldr	r3, [sp, #16]
 80085e8:	3301      	adds	r3, #1
 80085ea:	9304      	str	r3, [sp, #16]
 80085ec:	9b05      	ldr	r3, [sp, #20]
 80085ee:	3301      	adds	r3, #1
 80085f0:	9305      	str	r3, [sp, #20]
 80085f2:	f04f 0801 	mov.w	r8, #1
 80085f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	f47f af6a 	bne.w	80084d2 <_dtoa_r+0x7ca>
 80085fe:	2001      	movs	r0, #1
 8008600:	e76f      	b.n	80084e2 <_dtoa_r+0x7da>
 8008602:	f04f 0800 	mov.w	r8, #0
 8008606:	e7f6      	b.n	80085f6 <_dtoa_r+0x8ee>
 8008608:	4698      	mov	r8, r3
 800860a:	e7f4      	b.n	80085f6 <_dtoa_r+0x8ee>
 800860c:	f43f af7d 	beq.w	800850a <_dtoa_r+0x802>
 8008610:	4618      	mov	r0, r3
 8008612:	301c      	adds	r0, #28
 8008614:	e772      	b.n	80084fc <_dtoa_r+0x7f4>
 8008616:	9b03      	ldr	r3, [sp, #12]
 8008618:	2b00      	cmp	r3, #0
 800861a:	dc37      	bgt.n	800868c <_dtoa_r+0x984>
 800861c:	9b06      	ldr	r3, [sp, #24]
 800861e:	2b02      	cmp	r3, #2
 8008620:	dd34      	ble.n	800868c <_dtoa_r+0x984>
 8008622:	9b03      	ldr	r3, [sp, #12]
 8008624:	9302      	str	r3, [sp, #8]
 8008626:	9b02      	ldr	r3, [sp, #8]
 8008628:	b96b      	cbnz	r3, 8008646 <_dtoa_r+0x93e>
 800862a:	4631      	mov	r1, r6
 800862c:	2205      	movs	r2, #5
 800862e:	4620      	mov	r0, r4
 8008630:	f000 ff88 	bl	8009544 <__multadd>
 8008634:	4601      	mov	r1, r0
 8008636:	4606      	mov	r6, r0
 8008638:	ee18 0a10 	vmov	r0, s16
 800863c:	f001 f9ec 	bl	8009a18 <__mcmp>
 8008640:	2800      	cmp	r0, #0
 8008642:	f73f adbb 	bgt.w	80081bc <_dtoa_r+0x4b4>
 8008646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008648:	9d01      	ldr	r5, [sp, #4]
 800864a:	43db      	mvns	r3, r3
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	f04f 0800 	mov.w	r8, #0
 8008652:	4631      	mov	r1, r6
 8008654:	4620      	mov	r0, r4
 8008656:	f000 ff53 	bl	8009500 <_Bfree>
 800865a:	2f00      	cmp	r7, #0
 800865c:	f43f aea4 	beq.w	80083a8 <_dtoa_r+0x6a0>
 8008660:	f1b8 0f00 	cmp.w	r8, #0
 8008664:	d005      	beq.n	8008672 <_dtoa_r+0x96a>
 8008666:	45b8      	cmp	r8, r7
 8008668:	d003      	beq.n	8008672 <_dtoa_r+0x96a>
 800866a:	4641      	mov	r1, r8
 800866c:	4620      	mov	r0, r4
 800866e:	f000 ff47 	bl	8009500 <_Bfree>
 8008672:	4639      	mov	r1, r7
 8008674:	4620      	mov	r0, r4
 8008676:	f000 ff43 	bl	8009500 <_Bfree>
 800867a:	e695      	b.n	80083a8 <_dtoa_r+0x6a0>
 800867c:	2600      	movs	r6, #0
 800867e:	4637      	mov	r7, r6
 8008680:	e7e1      	b.n	8008646 <_dtoa_r+0x93e>
 8008682:	9700      	str	r7, [sp, #0]
 8008684:	4637      	mov	r7, r6
 8008686:	e599      	b.n	80081bc <_dtoa_r+0x4b4>
 8008688:	40240000 	.word	0x40240000
 800868c:	9b08      	ldr	r3, [sp, #32]
 800868e:	2b00      	cmp	r3, #0
 8008690:	f000 80ca 	beq.w	8008828 <_dtoa_r+0xb20>
 8008694:	9b03      	ldr	r3, [sp, #12]
 8008696:	9302      	str	r3, [sp, #8]
 8008698:	2d00      	cmp	r5, #0
 800869a:	dd05      	ble.n	80086a8 <_dtoa_r+0x9a0>
 800869c:	4639      	mov	r1, r7
 800869e:	462a      	mov	r2, r5
 80086a0:	4620      	mov	r0, r4
 80086a2:	f001 f949 	bl	8009938 <__lshift>
 80086a6:	4607      	mov	r7, r0
 80086a8:	f1b8 0f00 	cmp.w	r8, #0
 80086ac:	d05b      	beq.n	8008766 <_dtoa_r+0xa5e>
 80086ae:	6879      	ldr	r1, [r7, #4]
 80086b0:	4620      	mov	r0, r4
 80086b2:	f000 fee5 	bl	8009480 <_Balloc>
 80086b6:	4605      	mov	r5, r0
 80086b8:	b928      	cbnz	r0, 80086c6 <_dtoa_r+0x9be>
 80086ba:	4b87      	ldr	r3, [pc, #540]	; (80088d8 <_dtoa_r+0xbd0>)
 80086bc:	4602      	mov	r2, r0
 80086be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80086c2:	f7ff bb3b 	b.w	8007d3c <_dtoa_r+0x34>
 80086c6:	693a      	ldr	r2, [r7, #16]
 80086c8:	3202      	adds	r2, #2
 80086ca:	0092      	lsls	r2, r2, #2
 80086cc:	f107 010c 	add.w	r1, r7, #12
 80086d0:	300c      	adds	r0, #12
 80086d2:	f000 fec7 	bl	8009464 <memcpy>
 80086d6:	2201      	movs	r2, #1
 80086d8:	4629      	mov	r1, r5
 80086da:	4620      	mov	r0, r4
 80086dc:	f001 f92c 	bl	8009938 <__lshift>
 80086e0:	9b01      	ldr	r3, [sp, #4]
 80086e2:	f103 0901 	add.w	r9, r3, #1
 80086e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80086ea:	4413      	add	r3, r2
 80086ec:	9305      	str	r3, [sp, #20]
 80086ee:	f00a 0301 	and.w	r3, sl, #1
 80086f2:	46b8      	mov	r8, r7
 80086f4:	9304      	str	r3, [sp, #16]
 80086f6:	4607      	mov	r7, r0
 80086f8:	4631      	mov	r1, r6
 80086fa:	ee18 0a10 	vmov	r0, s16
 80086fe:	f7ff fa75 	bl	8007bec <quorem>
 8008702:	4641      	mov	r1, r8
 8008704:	9002      	str	r0, [sp, #8]
 8008706:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800870a:	ee18 0a10 	vmov	r0, s16
 800870e:	f001 f983 	bl	8009a18 <__mcmp>
 8008712:	463a      	mov	r2, r7
 8008714:	9003      	str	r0, [sp, #12]
 8008716:	4631      	mov	r1, r6
 8008718:	4620      	mov	r0, r4
 800871a:	f001 f999 	bl	8009a50 <__mdiff>
 800871e:	68c2      	ldr	r2, [r0, #12]
 8008720:	f109 3bff 	add.w	fp, r9, #4294967295
 8008724:	4605      	mov	r5, r0
 8008726:	bb02      	cbnz	r2, 800876a <_dtoa_r+0xa62>
 8008728:	4601      	mov	r1, r0
 800872a:	ee18 0a10 	vmov	r0, s16
 800872e:	f001 f973 	bl	8009a18 <__mcmp>
 8008732:	4602      	mov	r2, r0
 8008734:	4629      	mov	r1, r5
 8008736:	4620      	mov	r0, r4
 8008738:	9207      	str	r2, [sp, #28]
 800873a:	f000 fee1 	bl	8009500 <_Bfree>
 800873e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008742:	ea43 0102 	orr.w	r1, r3, r2
 8008746:	9b04      	ldr	r3, [sp, #16]
 8008748:	430b      	orrs	r3, r1
 800874a:	464d      	mov	r5, r9
 800874c:	d10f      	bne.n	800876e <_dtoa_r+0xa66>
 800874e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008752:	d02a      	beq.n	80087aa <_dtoa_r+0xaa2>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	2b00      	cmp	r3, #0
 8008758:	dd02      	ble.n	8008760 <_dtoa_r+0xa58>
 800875a:	9b02      	ldr	r3, [sp, #8]
 800875c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008760:	f88b a000 	strb.w	sl, [fp]
 8008764:	e775      	b.n	8008652 <_dtoa_r+0x94a>
 8008766:	4638      	mov	r0, r7
 8008768:	e7ba      	b.n	80086e0 <_dtoa_r+0x9d8>
 800876a:	2201      	movs	r2, #1
 800876c:	e7e2      	b.n	8008734 <_dtoa_r+0xa2c>
 800876e:	9b03      	ldr	r3, [sp, #12]
 8008770:	2b00      	cmp	r3, #0
 8008772:	db04      	blt.n	800877e <_dtoa_r+0xa76>
 8008774:	9906      	ldr	r1, [sp, #24]
 8008776:	430b      	orrs	r3, r1
 8008778:	9904      	ldr	r1, [sp, #16]
 800877a:	430b      	orrs	r3, r1
 800877c:	d122      	bne.n	80087c4 <_dtoa_r+0xabc>
 800877e:	2a00      	cmp	r2, #0
 8008780:	ddee      	ble.n	8008760 <_dtoa_r+0xa58>
 8008782:	ee18 1a10 	vmov	r1, s16
 8008786:	2201      	movs	r2, #1
 8008788:	4620      	mov	r0, r4
 800878a:	f001 f8d5 	bl	8009938 <__lshift>
 800878e:	4631      	mov	r1, r6
 8008790:	ee08 0a10 	vmov	s16, r0
 8008794:	f001 f940 	bl	8009a18 <__mcmp>
 8008798:	2800      	cmp	r0, #0
 800879a:	dc03      	bgt.n	80087a4 <_dtoa_r+0xa9c>
 800879c:	d1e0      	bne.n	8008760 <_dtoa_r+0xa58>
 800879e:	f01a 0f01 	tst.w	sl, #1
 80087a2:	d0dd      	beq.n	8008760 <_dtoa_r+0xa58>
 80087a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087a8:	d1d7      	bne.n	800875a <_dtoa_r+0xa52>
 80087aa:	2339      	movs	r3, #57	; 0x39
 80087ac:	f88b 3000 	strb.w	r3, [fp]
 80087b0:	462b      	mov	r3, r5
 80087b2:	461d      	mov	r5, r3
 80087b4:	3b01      	subs	r3, #1
 80087b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80087ba:	2a39      	cmp	r2, #57	; 0x39
 80087bc:	d071      	beq.n	80088a2 <_dtoa_r+0xb9a>
 80087be:	3201      	adds	r2, #1
 80087c0:	701a      	strb	r2, [r3, #0]
 80087c2:	e746      	b.n	8008652 <_dtoa_r+0x94a>
 80087c4:	2a00      	cmp	r2, #0
 80087c6:	dd07      	ble.n	80087d8 <_dtoa_r+0xad0>
 80087c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087cc:	d0ed      	beq.n	80087aa <_dtoa_r+0xaa2>
 80087ce:	f10a 0301 	add.w	r3, sl, #1
 80087d2:	f88b 3000 	strb.w	r3, [fp]
 80087d6:	e73c      	b.n	8008652 <_dtoa_r+0x94a>
 80087d8:	9b05      	ldr	r3, [sp, #20]
 80087da:	f809 ac01 	strb.w	sl, [r9, #-1]
 80087de:	4599      	cmp	r9, r3
 80087e0:	d047      	beq.n	8008872 <_dtoa_r+0xb6a>
 80087e2:	ee18 1a10 	vmov	r1, s16
 80087e6:	2300      	movs	r3, #0
 80087e8:	220a      	movs	r2, #10
 80087ea:	4620      	mov	r0, r4
 80087ec:	f000 feaa 	bl	8009544 <__multadd>
 80087f0:	45b8      	cmp	r8, r7
 80087f2:	ee08 0a10 	vmov	s16, r0
 80087f6:	f04f 0300 	mov.w	r3, #0
 80087fa:	f04f 020a 	mov.w	r2, #10
 80087fe:	4641      	mov	r1, r8
 8008800:	4620      	mov	r0, r4
 8008802:	d106      	bne.n	8008812 <_dtoa_r+0xb0a>
 8008804:	f000 fe9e 	bl	8009544 <__multadd>
 8008808:	4680      	mov	r8, r0
 800880a:	4607      	mov	r7, r0
 800880c:	f109 0901 	add.w	r9, r9, #1
 8008810:	e772      	b.n	80086f8 <_dtoa_r+0x9f0>
 8008812:	f000 fe97 	bl	8009544 <__multadd>
 8008816:	4639      	mov	r1, r7
 8008818:	4680      	mov	r8, r0
 800881a:	2300      	movs	r3, #0
 800881c:	220a      	movs	r2, #10
 800881e:	4620      	mov	r0, r4
 8008820:	f000 fe90 	bl	8009544 <__multadd>
 8008824:	4607      	mov	r7, r0
 8008826:	e7f1      	b.n	800880c <_dtoa_r+0xb04>
 8008828:	9b03      	ldr	r3, [sp, #12]
 800882a:	9302      	str	r3, [sp, #8]
 800882c:	9d01      	ldr	r5, [sp, #4]
 800882e:	ee18 0a10 	vmov	r0, s16
 8008832:	4631      	mov	r1, r6
 8008834:	f7ff f9da 	bl	8007bec <quorem>
 8008838:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800883c:	9b01      	ldr	r3, [sp, #4]
 800883e:	f805 ab01 	strb.w	sl, [r5], #1
 8008842:	1aea      	subs	r2, r5, r3
 8008844:	9b02      	ldr	r3, [sp, #8]
 8008846:	4293      	cmp	r3, r2
 8008848:	dd09      	ble.n	800885e <_dtoa_r+0xb56>
 800884a:	ee18 1a10 	vmov	r1, s16
 800884e:	2300      	movs	r3, #0
 8008850:	220a      	movs	r2, #10
 8008852:	4620      	mov	r0, r4
 8008854:	f000 fe76 	bl	8009544 <__multadd>
 8008858:	ee08 0a10 	vmov	s16, r0
 800885c:	e7e7      	b.n	800882e <_dtoa_r+0xb26>
 800885e:	9b02      	ldr	r3, [sp, #8]
 8008860:	2b00      	cmp	r3, #0
 8008862:	bfc8      	it	gt
 8008864:	461d      	movgt	r5, r3
 8008866:	9b01      	ldr	r3, [sp, #4]
 8008868:	bfd8      	it	le
 800886a:	2501      	movle	r5, #1
 800886c:	441d      	add	r5, r3
 800886e:	f04f 0800 	mov.w	r8, #0
 8008872:	ee18 1a10 	vmov	r1, s16
 8008876:	2201      	movs	r2, #1
 8008878:	4620      	mov	r0, r4
 800887a:	f001 f85d 	bl	8009938 <__lshift>
 800887e:	4631      	mov	r1, r6
 8008880:	ee08 0a10 	vmov	s16, r0
 8008884:	f001 f8c8 	bl	8009a18 <__mcmp>
 8008888:	2800      	cmp	r0, #0
 800888a:	dc91      	bgt.n	80087b0 <_dtoa_r+0xaa8>
 800888c:	d102      	bne.n	8008894 <_dtoa_r+0xb8c>
 800888e:	f01a 0f01 	tst.w	sl, #1
 8008892:	d18d      	bne.n	80087b0 <_dtoa_r+0xaa8>
 8008894:	462b      	mov	r3, r5
 8008896:	461d      	mov	r5, r3
 8008898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800889c:	2a30      	cmp	r2, #48	; 0x30
 800889e:	d0fa      	beq.n	8008896 <_dtoa_r+0xb8e>
 80088a0:	e6d7      	b.n	8008652 <_dtoa_r+0x94a>
 80088a2:	9a01      	ldr	r2, [sp, #4]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d184      	bne.n	80087b2 <_dtoa_r+0xaaa>
 80088a8:	9b00      	ldr	r3, [sp, #0]
 80088aa:	3301      	adds	r3, #1
 80088ac:	9300      	str	r3, [sp, #0]
 80088ae:	2331      	movs	r3, #49	; 0x31
 80088b0:	7013      	strb	r3, [r2, #0]
 80088b2:	e6ce      	b.n	8008652 <_dtoa_r+0x94a>
 80088b4:	4b09      	ldr	r3, [pc, #36]	; (80088dc <_dtoa_r+0xbd4>)
 80088b6:	f7ff ba95 	b.w	8007de4 <_dtoa_r+0xdc>
 80088ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f47f aa6e 	bne.w	8007d9e <_dtoa_r+0x96>
 80088c2:	4b07      	ldr	r3, [pc, #28]	; (80088e0 <_dtoa_r+0xbd8>)
 80088c4:	f7ff ba8e 	b.w	8007de4 <_dtoa_r+0xdc>
 80088c8:	9b02      	ldr	r3, [sp, #8]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	dcae      	bgt.n	800882c <_dtoa_r+0xb24>
 80088ce:	9b06      	ldr	r3, [sp, #24]
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	f73f aea8 	bgt.w	8008626 <_dtoa_r+0x91e>
 80088d6:	e7a9      	b.n	800882c <_dtoa_r+0xb24>
 80088d8:	0800b7c0 	.word	0x0800b7c0
 80088dc:	0800ba21 	.word	0x0800ba21
 80088e0:	0800b741 	.word	0x0800b741

080088e4 <__sflush_r>:
 80088e4:	898a      	ldrh	r2, [r1, #12]
 80088e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ea:	4605      	mov	r5, r0
 80088ec:	0710      	lsls	r0, r2, #28
 80088ee:	460c      	mov	r4, r1
 80088f0:	d458      	bmi.n	80089a4 <__sflush_r+0xc0>
 80088f2:	684b      	ldr	r3, [r1, #4]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	dc05      	bgt.n	8008904 <__sflush_r+0x20>
 80088f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	dc02      	bgt.n	8008904 <__sflush_r+0x20>
 80088fe:	2000      	movs	r0, #0
 8008900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008906:	2e00      	cmp	r6, #0
 8008908:	d0f9      	beq.n	80088fe <__sflush_r+0x1a>
 800890a:	2300      	movs	r3, #0
 800890c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008910:	682f      	ldr	r7, [r5, #0]
 8008912:	602b      	str	r3, [r5, #0]
 8008914:	d032      	beq.n	800897c <__sflush_r+0x98>
 8008916:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008918:	89a3      	ldrh	r3, [r4, #12]
 800891a:	075a      	lsls	r2, r3, #29
 800891c:	d505      	bpl.n	800892a <__sflush_r+0x46>
 800891e:	6863      	ldr	r3, [r4, #4]
 8008920:	1ac0      	subs	r0, r0, r3
 8008922:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008924:	b10b      	cbz	r3, 800892a <__sflush_r+0x46>
 8008926:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008928:	1ac0      	subs	r0, r0, r3
 800892a:	2300      	movs	r3, #0
 800892c:	4602      	mov	r2, r0
 800892e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008930:	6a21      	ldr	r1, [r4, #32]
 8008932:	4628      	mov	r0, r5
 8008934:	47b0      	blx	r6
 8008936:	1c43      	adds	r3, r0, #1
 8008938:	89a3      	ldrh	r3, [r4, #12]
 800893a:	d106      	bne.n	800894a <__sflush_r+0x66>
 800893c:	6829      	ldr	r1, [r5, #0]
 800893e:	291d      	cmp	r1, #29
 8008940:	d82c      	bhi.n	800899c <__sflush_r+0xb8>
 8008942:	4a2a      	ldr	r2, [pc, #168]	; (80089ec <__sflush_r+0x108>)
 8008944:	40ca      	lsrs	r2, r1
 8008946:	07d6      	lsls	r6, r2, #31
 8008948:	d528      	bpl.n	800899c <__sflush_r+0xb8>
 800894a:	2200      	movs	r2, #0
 800894c:	6062      	str	r2, [r4, #4]
 800894e:	04d9      	lsls	r1, r3, #19
 8008950:	6922      	ldr	r2, [r4, #16]
 8008952:	6022      	str	r2, [r4, #0]
 8008954:	d504      	bpl.n	8008960 <__sflush_r+0x7c>
 8008956:	1c42      	adds	r2, r0, #1
 8008958:	d101      	bne.n	800895e <__sflush_r+0x7a>
 800895a:	682b      	ldr	r3, [r5, #0]
 800895c:	b903      	cbnz	r3, 8008960 <__sflush_r+0x7c>
 800895e:	6560      	str	r0, [r4, #84]	; 0x54
 8008960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008962:	602f      	str	r7, [r5, #0]
 8008964:	2900      	cmp	r1, #0
 8008966:	d0ca      	beq.n	80088fe <__sflush_r+0x1a>
 8008968:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800896c:	4299      	cmp	r1, r3
 800896e:	d002      	beq.n	8008976 <__sflush_r+0x92>
 8008970:	4628      	mov	r0, r5
 8008972:	f001 fa5d 	bl	8009e30 <_free_r>
 8008976:	2000      	movs	r0, #0
 8008978:	6360      	str	r0, [r4, #52]	; 0x34
 800897a:	e7c1      	b.n	8008900 <__sflush_r+0x1c>
 800897c:	6a21      	ldr	r1, [r4, #32]
 800897e:	2301      	movs	r3, #1
 8008980:	4628      	mov	r0, r5
 8008982:	47b0      	blx	r6
 8008984:	1c41      	adds	r1, r0, #1
 8008986:	d1c7      	bne.n	8008918 <__sflush_r+0x34>
 8008988:	682b      	ldr	r3, [r5, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d0c4      	beq.n	8008918 <__sflush_r+0x34>
 800898e:	2b1d      	cmp	r3, #29
 8008990:	d001      	beq.n	8008996 <__sflush_r+0xb2>
 8008992:	2b16      	cmp	r3, #22
 8008994:	d101      	bne.n	800899a <__sflush_r+0xb6>
 8008996:	602f      	str	r7, [r5, #0]
 8008998:	e7b1      	b.n	80088fe <__sflush_r+0x1a>
 800899a:	89a3      	ldrh	r3, [r4, #12]
 800899c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089a0:	81a3      	strh	r3, [r4, #12]
 80089a2:	e7ad      	b.n	8008900 <__sflush_r+0x1c>
 80089a4:	690f      	ldr	r7, [r1, #16]
 80089a6:	2f00      	cmp	r7, #0
 80089a8:	d0a9      	beq.n	80088fe <__sflush_r+0x1a>
 80089aa:	0793      	lsls	r3, r2, #30
 80089ac:	680e      	ldr	r6, [r1, #0]
 80089ae:	bf08      	it	eq
 80089b0:	694b      	ldreq	r3, [r1, #20]
 80089b2:	600f      	str	r7, [r1, #0]
 80089b4:	bf18      	it	ne
 80089b6:	2300      	movne	r3, #0
 80089b8:	eba6 0807 	sub.w	r8, r6, r7
 80089bc:	608b      	str	r3, [r1, #8]
 80089be:	f1b8 0f00 	cmp.w	r8, #0
 80089c2:	dd9c      	ble.n	80088fe <__sflush_r+0x1a>
 80089c4:	6a21      	ldr	r1, [r4, #32]
 80089c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80089c8:	4643      	mov	r3, r8
 80089ca:	463a      	mov	r2, r7
 80089cc:	4628      	mov	r0, r5
 80089ce:	47b0      	blx	r6
 80089d0:	2800      	cmp	r0, #0
 80089d2:	dc06      	bgt.n	80089e2 <__sflush_r+0xfe>
 80089d4:	89a3      	ldrh	r3, [r4, #12]
 80089d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089da:	81a3      	strh	r3, [r4, #12]
 80089dc:	f04f 30ff 	mov.w	r0, #4294967295
 80089e0:	e78e      	b.n	8008900 <__sflush_r+0x1c>
 80089e2:	4407      	add	r7, r0
 80089e4:	eba8 0800 	sub.w	r8, r8, r0
 80089e8:	e7e9      	b.n	80089be <__sflush_r+0xda>
 80089ea:	bf00      	nop
 80089ec:	20400001 	.word	0x20400001

080089f0 <_fflush_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	690b      	ldr	r3, [r1, #16]
 80089f4:	4605      	mov	r5, r0
 80089f6:	460c      	mov	r4, r1
 80089f8:	b913      	cbnz	r3, 8008a00 <_fflush_r+0x10>
 80089fa:	2500      	movs	r5, #0
 80089fc:	4628      	mov	r0, r5
 80089fe:	bd38      	pop	{r3, r4, r5, pc}
 8008a00:	b118      	cbz	r0, 8008a0a <_fflush_r+0x1a>
 8008a02:	6983      	ldr	r3, [r0, #24]
 8008a04:	b90b      	cbnz	r3, 8008a0a <_fflush_r+0x1a>
 8008a06:	f000 f887 	bl	8008b18 <__sinit>
 8008a0a:	4b14      	ldr	r3, [pc, #80]	; (8008a5c <_fflush_r+0x6c>)
 8008a0c:	429c      	cmp	r4, r3
 8008a0e:	d11b      	bne.n	8008a48 <_fflush_r+0x58>
 8008a10:	686c      	ldr	r4, [r5, #4]
 8008a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d0ef      	beq.n	80089fa <_fflush_r+0xa>
 8008a1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a1c:	07d0      	lsls	r0, r2, #31
 8008a1e:	d404      	bmi.n	8008a2a <_fflush_r+0x3a>
 8008a20:	0599      	lsls	r1, r3, #22
 8008a22:	d402      	bmi.n	8008a2a <_fflush_r+0x3a>
 8008a24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a26:	f000 fc88 	bl	800933a <__retarget_lock_acquire_recursive>
 8008a2a:	4628      	mov	r0, r5
 8008a2c:	4621      	mov	r1, r4
 8008a2e:	f7ff ff59 	bl	80088e4 <__sflush_r>
 8008a32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a34:	07da      	lsls	r2, r3, #31
 8008a36:	4605      	mov	r5, r0
 8008a38:	d4e0      	bmi.n	80089fc <_fflush_r+0xc>
 8008a3a:	89a3      	ldrh	r3, [r4, #12]
 8008a3c:	059b      	lsls	r3, r3, #22
 8008a3e:	d4dd      	bmi.n	80089fc <_fflush_r+0xc>
 8008a40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a42:	f000 fc7b 	bl	800933c <__retarget_lock_release_recursive>
 8008a46:	e7d9      	b.n	80089fc <_fflush_r+0xc>
 8008a48:	4b05      	ldr	r3, [pc, #20]	; (8008a60 <_fflush_r+0x70>)
 8008a4a:	429c      	cmp	r4, r3
 8008a4c:	d101      	bne.n	8008a52 <_fflush_r+0x62>
 8008a4e:	68ac      	ldr	r4, [r5, #8]
 8008a50:	e7df      	b.n	8008a12 <_fflush_r+0x22>
 8008a52:	4b04      	ldr	r3, [pc, #16]	; (8008a64 <_fflush_r+0x74>)
 8008a54:	429c      	cmp	r4, r3
 8008a56:	bf08      	it	eq
 8008a58:	68ec      	ldreq	r4, [r5, #12]
 8008a5a:	e7da      	b.n	8008a12 <_fflush_r+0x22>
 8008a5c:	0800b7f4 	.word	0x0800b7f4
 8008a60:	0800b814 	.word	0x0800b814
 8008a64:	0800b7d4 	.word	0x0800b7d4

08008a68 <std>:
 8008a68:	2300      	movs	r3, #0
 8008a6a:	b510      	push	{r4, lr}
 8008a6c:	4604      	mov	r4, r0
 8008a6e:	e9c0 3300 	strd	r3, r3, [r0]
 8008a72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a76:	6083      	str	r3, [r0, #8]
 8008a78:	8181      	strh	r1, [r0, #12]
 8008a7a:	6643      	str	r3, [r0, #100]	; 0x64
 8008a7c:	81c2      	strh	r2, [r0, #14]
 8008a7e:	6183      	str	r3, [r0, #24]
 8008a80:	4619      	mov	r1, r3
 8008a82:	2208      	movs	r2, #8
 8008a84:	305c      	adds	r0, #92	; 0x5c
 8008a86:	f7fd f947 	bl	8005d18 <memset>
 8008a8a:	4b05      	ldr	r3, [pc, #20]	; (8008aa0 <std+0x38>)
 8008a8c:	6263      	str	r3, [r4, #36]	; 0x24
 8008a8e:	4b05      	ldr	r3, [pc, #20]	; (8008aa4 <std+0x3c>)
 8008a90:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a92:	4b05      	ldr	r3, [pc, #20]	; (8008aa8 <std+0x40>)
 8008a94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a96:	4b05      	ldr	r3, [pc, #20]	; (8008aac <std+0x44>)
 8008a98:	6224      	str	r4, [r4, #32]
 8008a9a:	6323      	str	r3, [r4, #48]	; 0x30
 8008a9c:	bd10      	pop	{r4, pc}
 8008a9e:	bf00      	nop
 8008aa0:	08006c09 	.word	0x08006c09
 8008aa4:	08006c2f 	.word	0x08006c2f
 8008aa8:	08006c67 	.word	0x08006c67
 8008aac:	08006c8b 	.word	0x08006c8b

08008ab0 <_cleanup_r>:
 8008ab0:	4901      	ldr	r1, [pc, #4]	; (8008ab8 <_cleanup_r+0x8>)
 8008ab2:	f000 b8af 	b.w	8008c14 <_fwalk_reent>
 8008ab6:	bf00      	nop
 8008ab8:	080089f1 	.word	0x080089f1

08008abc <__sfmoreglue>:
 8008abc:	b570      	push	{r4, r5, r6, lr}
 8008abe:	2268      	movs	r2, #104	; 0x68
 8008ac0:	1e4d      	subs	r5, r1, #1
 8008ac2:	4355      	muls	r5, r2
 8008ac4:	460e      	mov	r6, r1
 8008ac6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008aca:	f001 fa1d 	bl	8009f08 <_malloc_r>
 8008ace:	4604      	mov	r4, r0
 8008ad0:	b140      	cbz	r0, 8008ae4 <__sfmoreglue+0x28>
 8008ad2:	2100      	movs	r1, #0
 8008ad4:	e9c0 1600 	strd	r1, r6, [r0]
 8008ad8:	300c      	adds	r0, #12
 8008ada:	60a0      	str	r0, [r4, #8]
 8008adc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008ae0:	f7fd f91a 	bl	8005d18 <memset>
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	bd70      	pop	{r4, r5, r6, pc}

08008ae8 <__sfp_lock_acquire>:
 8008ae8:	4801      	ldr	r0, [pc, #4]	; (8008af0 <__sfp_lock_acquire+0x8>)
 8008aea:	f000 bc26 	b.w	800933a <__retarget_lock_acquire_recursive>
 8008aee:	bf00      	nop
 8008af0:	200008cd 	.word	0x200008cd

08008af4 <__sfp_lock_release>:
 8008af4:	4801      	ldr	r0, [pc, #4]	; (8008afc <__sfp_lock_release+0x8>)
 8008af6:	f000 bc21 	b.w	800933c <__retarget_lock_release_recursive>
 8008afa:	bf00      	nop
 8008afc:	200008cd 	.word	0x200008cd

08008b00 <__sinit_lock_acquire>:
 8008b00:	4801      	ldr	r0, [pc, #4]	; (8008b08 <__sinit_lock_acquire+0x8>)
 8008b02:	f000 bc1a 	b.w	800933a <__retarget_lock_acquire_recursive>
 8008b06:	bf00      	nop
 8008b08:	200008ce 	.word	0x200008ce

08008b0c <__sinit_lock_release>:
 8008b0c:	4801      	ldr	r0, [pc, #4]	; (8008b14 <__sinit_lock_release+0x8>)
 8008b0e:	f000 bc15 	b.w	800933c <__retarget_lock_release_recursive>
 8008b12:	bf00      	nop
 8008b14:	200008ce 	.word	0x200008ce

08008b18 <__sinit>:
 8008b18:	b510      	push	{r4, lr}
 8008b1a:	4604      	mov	r4, r0
 8008b1c:	f7ff fff0 	bl	8008b00 <__sinit_lock_acquire>
 8008b20:	69a3      	ldr	r3, [r4, #24]
 8008b22:	b11b      	cbz	r3, 8008b2c <__sinit+0x14>
 8008b24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b28:	f7ff bff0 	b.w	8008b0c <__sinit_lock_release>
 8008b2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008b30:	6523      	str	r3, [r4, #80]	; 0x50
 8008b32:	4b13      	ldr	r3, [pc, #76]	; (8008b80 <__sinit+0x68>)
 8008b34:	4a13      	ldr	r2, [pc, #76]	; (8008b84 <__sinit+0x6c>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	62a2      	str	r2, [r4, #40]	; 0x28
 8008b3a:	42a3      	cmp	r3, r4
 8008b3c:	bf04      	itt	eq
 8008b3e:	2301      	moveq	r3, #1
 8008b40:	61a3      	streq	r3, [r4, #24]
 8008b42:	4620      	mov	r0, r4
 8008b44:	f000 f820 	bl	8008b88 <__sfp>
 8008b48:	6060      	str	r0, [r4, #4]
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	f000 f81c 	bl	8008b88 <__sfp>
 8008b50:	60a0      	str	r0, [r4, #8]
 8008b52:	4620      	mov	r0, r4
 8008b54:	f000 f818 	bl	8008b88 <__sfp>
 8008b58:	2200      	movs	r2, #0
 8008b5a:	60e0      	str	r0, [r4, #12]
 8008b5c:	2104      	movs	r1, #4
 8008b5e:	6860      	ldr	r0, [r4, #4]
 8008b60:	f7ff ff82 	bl	8008a68 <std>
 8008b64:	68a0      	ldr	r0, [r4, #8]
 8008b66:	2201      	movs	r2, #1
 8008b68:	2109      	movs	r1, #9
 8008b6a:	f7ff ff7d 	bl	8008a68 <std>
 8008b6e:	68e0      	ldr	r0, [r4, #12]
 8008b70:	2202      	movs	r2, #2
 8008b72:	2112      	movs	r1, #18
 8008b74:	f7ff ff78 	bl	8008a68 <std>
 8008b78:	2301      	movs	r3, #1
 8008b7a:	61a3      	str	r3, [r4, #24]
 8008b7c:	e7d2      	b.n	8008b24 <__sinit+0xc>
 8008b7e:	bf00      	nop
 8008b80:	0800b5b4 	.word	0x0800b5b4
 8008b84:	08008ab1 	.word	0x08008ab1

08008b88 <__sfp>:
 8008b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b8a:	4607      	mov	r7, r0
 8008b8c:	f7ff ffac 	bl	8008ae8 <__sfp_lock_acquire>
 8008b90:	4b1e      	ldr	r3, [pc, #120]	; (8008c0c <__sfp+0x84>)
 8008b92:	681e      	ldr	r6, [r3, #0]
 8008b94:	69b3      	ldr	r3, [r6, #24]
 8008b96:	b913      	cbnz	r3, 8008b9e <__sfp+0x16>
 8008b98:	4630      	mov	r0, r6
 8008b9a:	f7ff ffbd 	bl	8008b18 <__sinit>
 8008b9e:	3648      	adds	r6, #72	; 0x48
 8008ba0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008ba4:	3b01      	subs	r3, #1
 8008ba6:	d503      	bpl.n	8008bb0 <__sfp+0x28>
 8008ba8:	6833      	ldr	r3, [r6, #0]
 8008baa:	b30b      	cbz	r3, 8008bf0 <__sfp+0x68>
 8008bac:	6836      	ldr	r6, [r6, #0]
 8008bae:	e7f7      	b.n	8008ba0 <__sfp+0x18>
 8008bb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008bb4:	b9d5      	cbnz	r5, 8008bec <__sfp+0x64>
 8008bb6:	4b16      	ldr	r3, [pc, #88]	; (8008c10 <__sfp+0x88>)
 8008bb8:	60e3      	str	r3, [r4, #12]
 8008bba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008bbe:	6665      	str	r5, [r4, #100]	; 0x64
 8008bc0:	f000 fbba 	bl	8009338 <__retarget_lock_init_recursive>
 8008bc4:	f7ff ff96 	bl	8008af4 <__sfp_lock_release>
 8008bc8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008bcc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008bd0:	6025      	str	r5, [r4, #0]
 8008bd2:	61a5      	str	r5, [r4, #24]
 8008bd4:	2208      	movs	r2, #8
 8008bd6:	4629      	mov	r1, r5
 8008bd8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008bdc:	f7fd f89c 	bl	8005d18 <memset>
 8008be0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008be4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008be8:	4620      	mov	r0, r4
 8008bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bec:	3468      	adds	r4, #104	; 0x68
 8008bee:	e7d9      	b.n	8008ba4 <__sfp+0x1c>
 8008bf0:	2104      	movs	r1, #4
 8008bf2:	4638      	mov	r0, r7
 8008bf4:	f7ff ff62 	bl	8008abc <__sfmoreglue>
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	6030      	str	r0, [r6, #0]
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	d1d5      	bne.n	8008bac <__sfp+0x24>
 8008c00:	f7ff ff78 	bl	8008af4 <__sfp_lock_release>
 8008c04:	230c      	movs	r3, #12
 8008c06:	603b      	str	r3, [r7, #0]
 8008c08:	e7ee      	b.n	8008be8 <__sfp+0x60>
 8008c0a:	bf00      	nop
 8008c0c:	0800b5b4 	.word	0x0800b5b4
 8008c10:	ffff0001 	.word	0xffff0001

08008c14 <_fwalk_reent>:
 8008c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c18:	4606      	mov	r6, r0
 8008c1a:	4688      	mov	r8, r1
 8008c1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008c20:	2700      	movs	r7, #0
 8008c22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c26:	f1b9 0901 	subs.w	r9, r9, #1
 8008c2a:	d505      	bpl.n	8008c38 <_fwalk_reent+0x24>
 8008c2c:	6824      	ldr	r4, [r4, #0]
 8008c2e:	2c00      	cmp	r4, #0
 8008c30:	d1f7      	bne.n	8008c22 <_fwalk_reent+0xe>
 8008c32:	4638      	mov	r0, r7
 8008c34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c38:	89ab      	ldrh	r3, [r5, #12]
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d907      	bls.n	8008c4e <_fwalk_reent+0x3a>
 8008c3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c42:	3301      	adds	r3, #1
 8008c44:	d003      	beq.n	8008c4e <_fwalk_reent+0x3a>
 8008c46:	4629      	mov	r1, r5
 8008c48:	4630      	mov	r0, r6
 8008c4a:	47c0      	blx	r8
 8008c4c:	4307      	orrs	r7, r0
 8008c4e:	3568      	adds	r5, #104	; 0x68
 8008c50:	e7e9      	b.n	8008c26 <_fwalk_reent+0x12>

08008c52 <rshift>:
 8008c52:	6903      	ldr	r3, [r0, #16]
 8008c54:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008c58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008c5c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008c60:	f100 0414 	add.w	r4, r0, #20
 8008c64:	dd45      	ble.n	8008cf2 <rshift+0xa0>
 8008c66:	f011 011f 	ands.w	r1, r1, #31
 8008c6a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008c6e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008c72:	d10c      	bne.n	8008c8e <rshift+0x3c>
 8008c74:	f100 0710 	add.w	r7, r0, #16
 8008c78:	4629      	mov	r1, r5
 8008c7a:	42b1      	cmp	r1, r6
 8008c7c:	d334      	bcc.n	8008ce8 <rshift+0x96>
 8008c7e:	1a9b      	subs	r3, r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	1eea      	subs	r2, r5, #3
 8008c84:	4296      	cmp	r6, r2
 8008c86:	bf38      	it	cc
 8008c88:	2300      	movcc	r3, #0
 8008c8a:	4423      	add	r3, r4
 8008c8c:	e015      	b.n	8008cba <rshift+0x68>
 8008c8e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008c92:	f1c1 0820 	rsb	r8, r1, #32
 8008c96:	40cf      	lsrs	r7, r1
 8008c98:	f105 0e04 	add.w	lr, r5, #4
 8008c9c:	46a1      	mov	r9, r4
 8008c9e:	4576      	cmp	r6, lr
 8008ca0:	46f4      	mov	ip, lr
 8008ca2:	d815      	bhi.n	8008cd0 <rshift+0x7e>
 8008ca4:	1a9a      	subs	r2, r3, r2
 8008ca6:	0092      	lsls	r2, r2, #2
 8008ca8:	3a04      	subs	r2, #4
 8008caa:	3501      	adds	r5, #1
 8008cac:	42ae      	cmp	r6, r5
 8008cae:	bf38      	it	cc
 8008cb0:	2200      	movcc	r2, #0
 8008cb2:	18a3      	adds	r3, r4, r2
 8008cb4:	50a7      	str	r7, [r4, r2]
 8008cb6:	b107      	cbz	r7, 8008cba <rshift+0x68>
 8008cb8:	3304      	adds	r3, #4
 8008cba:	1b1a      	subs	r2, r3, r4
 8008cbc:	42a3      	cmp	r3, r4
 8008cbe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008cc2:	bf08      	it	eq
 8008cc4:	2300      	moveq	r3, #0
 8008cc6:	6102      	str	r2, [r0, #16]
 8008cc8:	bf08      	it	eq
 8008cca:	6143      	streq	r3, [r0, #20]
 8008ccc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cd0:	f8dc c000 	ldr.w	ip, [ip]
 8008cd4:	fa0c fc08 	lsl.w	ip, ip, r8
 8008cd8:	ea4c 0707 	orr.w	r7, ip, r7
 8008cdc:	f849 7b04 	str.w	r7, [r9], #4
 8008ce0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ce4:	40cf      	lsrs	r7, r1
 8008ce6:	e7da      	b.n	8008c9e <rshift+0x4c>
 8008ce8:	f851 cb04 	ldr.w	ip, [r1], #4
 8008cec:	f847 cf04 	str.w	ip, [r7, #4]!
 8008cf0:	e7c3      	b.n	8008c7a <rshift+0x28>
 8008cf2:	4623      	mov	r3, r4
 8008cf4:	e7e1      	b.n	8008cba <rshift+0x68>

08008cf6 <__hexdig_fun>:
 8008cf6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008cfa:	2b09      	cmp	r3, #9
 8008cfc:	d802      	bhi.n	8008d04 <__hexdig_fun+0xe>
 8008cfe:	3820      	subs	r0, #32
 8008d00:	b2c0      	uxtb	r0, r0
 8008d02:	4770      	bx	lr
 8008d04:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008d08:	2b05      	cmp	r3, #5
 8008d0a:	d801      	bhi.n	8008d10 <__hexdig_fun+0x1a>
 8008d0c:	3847      	subs	r0, #71	; 0x47
 8008d0e:	e7f7      	b.n	8008d00 <__hexdig_fun+0xa>
 8008d10:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008d14:	2b05      	cmp	r3, #5
 8008d16:	d801      	bhi.n	8008d1c <__hexdig_fun+0x26>
 8008d18:	3827      	subs	r0, #39	; 0x27
 8008d1a:	e7f1      	b.n	8008d00 <__hexdig_fun+0xa>
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	4770      	bx	lr

08008d20 <__gethex>:
 8008d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d24:	ed2d 8b02 	vpush	{d8}
 8008d28:	b089      	sub	sp, #36	; 0x24
 8008d2a:	ee08 0a10 	vmov	s16, r0
 8008d2e:	9304      	str	r3, [sp, #16]
 8008d30:	4bb4      	ldr	r3, [pc, #720]	; (8009004 <__gethex+0x2e4>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	9301      	str	r3, [sp, #4]
 8008d36:	4618      	mov	r0, r3
 8008d38:	468b      	mov	fp, r1
 8008d3a:	4690      	mov	r8, r2
 8008d3c:	f7f7 fa48 	bl	80001d0 <strlen>
 8008d40:	9b01      	ldr	r3, [sp, #4]
 8008d42:	f8db 2000 	ldr.w	r2, [fp]
 8008d46:	4403      	add	r3, r0
 8008d48:	4682      	mov	sl, r0
 8008d4a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008d4e:	9305      	str	r3, [sp, #20]
 8008d50:	1c93      	adds	r3, r2, #2
 8008d52:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008d56:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008d5a:	32fe      	adds	r2, #254	; 0xfe
 8008d5c:	18d1      	adds	r1, r2, r3
 8008d5e:	461f      	mov	r7, r3
 8008d60:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008d64:	9100      	str	r1, [sp, #0]
 8008d66:	2830      	cmp	r0, #48	; 0x30
 8008d68:	d0f8      	beq.n	8008d5c <__gethex+0x3c>
 8008d6a:	f7ff ffc4 	bl	8008cf6 <__hexdig_fun>
 8008d6e:	4604      	mov	r4, r0
 8008d70:	2800      	cmp	r0, #0
 8008d72:	d13a      	bne.n	8008dea <__gethex+0xca>
 8008d74:	9901      	ldr	r1, [sp, #4]
 8008d76:	4652      	mov	r2, sl
 8008d78:	4638      	mov	r0, r7
 8008d7a:	f7fd ff92 	bl	8006ca2 <strncmp>
 8008d7e:	4605      	mov	r5, r0
 8008d80:	2800      	cmp	r0, #0
 8008d82:	d168      	bne.n	8008e56 <__gethex+0x136>
 8008d84:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008d88:	eb07 060a 	add.w	r6, r7, sl
 8008d8c:	f7ff ffb3 	bl	8008cf6 <__hexdig_fun>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	d062      	beq.n	8008e5a <__gethex+0x13a>
 8008d94:	4633      	mov	r3, r6
 8008d96:	7818      	ldrb	r0, [r3, #0]
 8008d98:	2830      	cmp	r0, #48	; 0x30
 8008d9a:	461f      	mov	r7, r3
 8008d9c:	f103 0301 	add.w	r3, r3, #1
 8008da0:	d0f9      	beq.n	8008d96 <__gethex+0x76>
 8008da2:	f7ff ffa8 	bl	8008cf6 <__hexdig_fun>
 8008da6:	2301      	movs	r3, #1
 8008da8:	fab0 f480 	clz	r4, r0
 8008dac:	0964      	lsrs	r4, r4, #5
 8008dae:	4635      	mov	r5, r6
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	463a      	mov	r2, r7
 8008db4:	4616      	mov	r6, r2
 8008db6:	3201      	adds	r2, #1
 8008db8:	7830      	ldrb	r0, [r6, #0]
 8008dba:	f7ff ff9c 	bl	8008cf6 <__hexdig_fun>
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	d1f8      	bne.n	8008db4 <__gethex+0x94>
 8008dc2:	9901      	ldr	r1, [sp, #4]
 8008dc4:	4652      	mov	r2, sl
 8008dc6:	4630      	mov	r0, r6
 8008dc8:	f7fd ff6b 	bl	8006ca2 <strncmp>
 8008dcc:	b980      	cbnz	r0, 8008df0 <__gethex+0xd0>
 8008dce:	b94d      	cbnz	r5, 8008de4 <__gethex+0xc4>
 8008dd0:	eb06 050a 	add.w	r5, r6, sl
 8008dd4:	462a      	mov	r2, r5
 8008dd6:	4616      	mov	r6, r2
 8008dd8:	3201      	adds	r2, #1
 8008dda:	7830      	ldrb	r0, [r6, #0]
 8008ddc:	f7ff ff8b 	bl	8008cf6 <__hexdig_fun>
 8008de0:	2800      	cmp	r0, #0
 8008de2:	d1f8      	bne.n	8008dd6 <__gethex+0xb6>
 8008de4:	1bad      	subs	r5, r5, r6
 8008de6:	00ad      	lsls	r5, r5, #2
 8008de8:	e004      	b.n	8008df4 <__gethex+0xd4>
 8008dea:	2400      	movs	r4, #0
 8008dec:	4625      	mov	r5, r4
 8008dee:	e7e0      	b.n	8008db2 <__gethex+0x92>
 8008df0:	2d00      	cmp	r5, #0
 8008df2:	d1f7      	bne.n	8008de4 <__gethex+0xc4>
 8008df4:	7833      	ldrb	r3, [r6, #0]
 8008df6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008dfa:	2b50      	cmp	r3, #80	; 0x50
 8008dfc:	d13b      	bne.n	8008e76 <__gethex+0x156>
 8008dfe:	7873      	ldrb	r3, [r6, #1]
 8008e00:	2b2b      	cmp	r3, #43	; 0x2b
 8008e02:	d02c      	beq.n	8008e5e <__gethex+0x13e>
 8008e04:	2b2d      	cmp	r3, #45	; 0x2d
 8008e06:	d02e      	beq.n	8008e66 <__gethex+0x146>
 8008e08:	1c71      	adds	r1, r6, #1
 8008e0a:	f04f 0900 	mov.w	r9, #0
 8008e0e:	7808      	ldrb	r0, [r1, #0]
 8008e10:	f7ff ff71 	bl	8008cf6 <__hexdig_fun>
 8008e14:	1e43      	subs	r3, r0, #1
 8008e16:	b2db      	uxtb	r3, r3
 8008e18:	2b18      	cmp	r3, #24
 8008e1a:	d82c      	bhi.n	8008e76 <__gethex+0x156>
 8008e1c:	f1a0 0210 	sub.w	r2, r0, #16
 8008e20:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008e24:	f7ff ff67 	bl	8008cf6 <__hexdig_fun>
 8008e28:	1e43      	subs	r3, r0, #1
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	2b18      	cmp	r3, #24
 8008e2e:	d91d      	bls.n	8008e6c <__gethex+0x14c>
 8008e30:	f1b9 0f00 	cmp.w	r9, #0
 8008e34:	d000      	beq.n	8008e38 <__gethex+0x118>
 8008e36:	4252      	negs	r2, r2
 8008e38:	4415      	add	r5, r2
 8008e3a:	f8cb 1000 	str.w	r1, [fp]
 8008e3e:	b1e4      	cbz	r4, 8008e7a <__gethex+0x15a>
 8008e40:	9b00      	ldr	r3, [sp, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	bf14      	ite	ne
 8008e46:	2700      	movne	r7, #0
 8008e48:	2706      	moveq	r7, #6
 8008e4a:	4638      	mov	r0, r7
 8008e4c:	b009      	add	sp, #36	; 0x24
 8008e4e:	ecbd 8b02 	vpop	{d8}
 8008e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e56:	463e      	mov	r6, r7
 8008e58:	4625      	mov	r5, r4
 8008e5a:	2401      	movs	r4, #1
 8008e5c:	e7ca      	b.n	8008df4 <__gethex+0xd4>
 8008e5e:	f04f 0900 	mov.w	r9, #0
 8008e62:	1cb1      	adds	r1, r6, #2
 8008e64:	e7d3      	b.n	8008e0e <__gethex+0xee>
 8008e66:	f04f 0901 	mov.w	r9, #1
 8008e6a:	e7fa      	b.n	8008e62 <__gethex+0x142>
 8008e6c:	230a      	movs	r3, #10
 8008e6e:	fb03 0202 	mla	r2, r3, r2, r0
 8008e72:	3a10      	subs	r2, #16
 8008e74:	e7d4      	b.n	8008e20 <__gethex+0x100>
 8008e76:	4631      	mov	r1, r6
 8008e78:	e7df      	b.n	8008e3a <__gethex+0x11a>
 8008e7a:	1bf3      	subs	r3, r6, r7
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	4621      	mov	r1, r4
 8008e80:	2b07      	cmp	r3, #7
 8008e82:	dc0b      	bgt.n	8008e9c <__gethex+0x17c>
 8008e84:	ee18 0a10 	vmov	r0, s16
 8008e88:	f000 fafa 	bl	8009480 <_Balloc>
 8008e8c:	4604      	mov	r4, r0
 8008e8e:	b940      	cbnz	r0, 8008ea2 <__gethex+0x182>
 8008e90:	4b5d      	ldr	r3, [pc, #372]	; (8009008 <__gethex+0x2e8>)
 8008e92:	4602      	mov	r2, r0
 8008e94:	21de      	movs	r1, #222	; 0xde
 8008e96:	485d      	ldr	r0, [pc, #372]	; (800900c <__gethex+0x2ec>)
 8008e98:	f001 ffea 	bl	800ae70 <__assert_func>
 8008e9c:	3101      	adds	r1, #1
 8008e9e:	105b      	asrs	r3, r3, #1
 8008ea0:	e7ee      	b.n	8008e80 <__gethex+0x160>
 8008ea2:	f100 0914 	add.w	r9, r0, #20
 8008ea6:	f04f 0b00 	mov.w	fp, #0
 8008eaa:	f1ca 0301 	rsb	r3, sl, #1
 8008eae:	f8cd 9008 	str.w	r9, [sp, #8]
 8008eb2:	f8cd b000 	str.w	fp, [sp]
 8008eb6:	9306      	str	r3, [sp, #24]
 8008eb8:	42b7      	cmp	r7, r6
 8008eba:	d340      	bcc.n	8008f3e <__gethex+0x21e>
 8008ebc:	9802      	ldr	r0, [sp, #8]
 8008ebe:	9b00      	ldr	r3, [sp, #0]
 8008ec0:	f840 3b04 	str.w	r3, [r0], #4
 8008ec4:	eba0 0009 	sub.w	r0, r0, r9
 8008ec8:	1080      	asrs	r0, r0, #2
 8008eca:	0146      	lsls	r6, r0, #5
 8008ecc:	6120      	str	r0, [r4, #16]
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f000 fbc8 	bl	8009664 <__hi0bits>
 8008ed4:	1a30      	subs	r0, r6, r0
 8008ed6:	f8d8 6000 	ldr.w	r6, [r8]
 8008eda:	42b0      	cmp	r0, r6
 8008edc:	dd63      	ble.n	8008fa6 <__gethex+0x286>
 8008ede:	1b87      	subs	r7, r0, r6
 8008ee0:	4639      	mov	r1, r7
 8008ee2:	4620      	mov	r0, r4
 8008ee4:	f000 ff6c 	bl	8009dc0 <__any_on>
 8008ee8:	4682      	mov	sl, r0
 8008eea:	b1a8      	cbz	r0, 8008f18 <__gethex+0x1f8>
 8008eec:	1e7b      	subs	r3, r7, #1
 8008eee:	1159      	asrs	r1, r3, #5
 8008ef0:	f003 021f 	and.w	r2, r3, #31
 8008ef4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008ef8:	f04f 0a01 	mov.w	sl, #1
 8008efc:	fa0a f202 	lsl.w	r2, sl, r2
 8008f00:	420a      	tst	r2, r1
 8008f02:	d009      	beq.n	8008f18 <__gethex+0x1f8>
 8008f04:	4553      	cmp	r3, sl
 8008f06:	dd05      	ble.n	8008f14 <__gethex+0x1f4>
 8008f08:	1eb9      	subs	r1, r7, #2
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f000 ff58 	bl	8009dc0 <__any_on>
 8008f10:	2800      	cmp	r0, #0
 8008f12:	d145      	bne.n	8008fa0 <__gethex+0x280>
 8008f14:	f04f 0a02 	mov.w	sl, #2
 8008f18:	4639      	mov	r1, r7
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f7ff fe99 	bl	8008c52 <rshift>
 8008f20:	443d      	add	r5, r7
 8008f22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f26:	42ab      	cmp	r3, r5
 8008f28:	da4c      	bge.n	8008fc4 <__gethex+0x2a4>
 8008f2a:	ee18 0a10 	vmov	r0, s16
 8008f2e:	4621      	mov	r1, r4
 8008f30:	f000 fae6 	bl	8009500 <_Bfree>
 8008f34:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f36:	2300      	movs	r3, #0
 8008f38:	6013      	str	r3, [r2, #0]
 8008f3a:	27a3      	movs	r7, #163	; 0xa3
 8008f3c:	e785      	b.n	8008e4a <__gethex+0x12a>
 8008f3e:	1e73      	subs	r3, r6, #1
 8008f40:	9a05      	ldr	r2, [sp, #20]
 8008f42:	9303      	str	r3, [sp, #12]
 8008f44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d019      	beq.n	8008f80 <__gethex+0x260>
 8008f4c:	f1bb 0f20 	cmp.w	fp, #32
 8008f50:	d107      	bne.n	8008f62 <__gethex+0x242>
 8008f52:	9b02      	ldr	r3, [sp, #8]
 8008f54:	9a00      	ldr	r2, [sp, #0]
 8008f56:	f843 2b04 	str.w	r2, [r3], #4
 8008f5a:	9302      	str	r3, [sp, #8]
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	9300      	str	r3, [sp, #0]
 8008f60:	469b      	mov	fp, r3
 8008f62:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008f66:	f7ff fec6 	bl	8008cf6 <__hexdig_fun>
 8008f6a:	9b00      	ldr	r3, [sp, #0]
 8008f6c:	f000 000f 	and.w	r0, r0, #15
 8008f70:	fa00 f00b 	lsl.w	r0, r0, fp
 8008f74:	4303      	orrs	r3, r0
 8008f76:	9300      	str	r3, [sp, #0]
 8008f78:	f10b 0b04 	add.w	fp, fp, #4
 8008f7c:	9b03      	ldr	r3, [sp, #12]
 8008f7e:	e00d      	b.n	8008f9c <__gethex+0x27c>
 8008f80:	9b03      	ldr	r3, [sp, #12]
 8008f82:	9a06      	ldr	r2, [sp, #24]
 8008f84:	4413      	add	r3, r2
 8008f86:	42bb      	cmp	r3, r7
 8008f88:	d3e0      	bcc.n	8008f4c <__gethex+0x22c>
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	9901      	ldr	r1, [sp, #4]
 8008f8e:	9307      	str	r3, [sp, #28]
 8008f90:	4652      	mov	r2, sl
 8008f92:	f7fd fe86 	bl	8006ca2 <strncmp>
 8008f96:	9b07      	ldr	r3, [sp, #28]
 8008f98:	2800      	cmp	r0, #0
 8008f9a:	d1d7      	bne.n	8008f4c <__gethex+0x22c>
 8008f9c:	461e      	mov	r6, r3
 8008f9e:	e78b      	b.n	8008eb8 <__gethex+0x198>
 8008fa0:	f04f 0a03 	mov.w	sl, #3
 8008fa4:	e7b8      	b.n	8008f18 <__gethex+0x1f8>
 8008fa6:	da0a      	bge.n	8008fbe <__gethex+0x29e>
 8008fa8:	1a37      	subs	r7, r6, r0
 8008faa:	4621      	mov	r1, r4
 8008fac:	ee18 0a10 	vmov	r0, s16
 8008fb0:	463a      	mov	r2, r7
 8008fb2:	f000 fcc1 	bl	8009938 <__lshift>
 8008fb6:	1bed      	subs	r5, r5, r7
 8008fb8:	4604      	mov	r4, r0
 8008fba:	f100 0914 	add.w	r9, r0, #20
 8008fbe:	f04f 0a00 	mov.w	sl, #0
 8008fc2:	e7ae      	b.n	8008f22 <__gethex+0x202>
 8008fc4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008fc8:	42a8      	cmp	r0, r5
 8008fca:	dd72      	ble.n	80090b2 <__gethex+0x392>
 8008fcc:	1b45      	subs	r5, r0, r5
 8008fce:	42ae      	cmp	r6, r5
 8008fd0:	dc36      	bgt.n	8009040 <__gethex+0x320>
 8008fd2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008fd6:	2b02      	cmp	r3, #2
 8008fd8:	d02a      	beq.n	8009030 <__gethex+0x310>
 8008fda:	2b03      	cmp	r3, #3
 8008fdc:	d02c      	beq.n	8009038 <__gethex+0x318>
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d11c      	bne.n	800901c <__gethex+0x2fc>
 8008fe2:	42ae      	cmp	r6, r5
 8008fe4:	d11a      	bne.n	800901c <__gethex+0x2fc>
 8008fe6:	2e01      	cmp	r6, #1
 8008fe8:	d112      	bne.n	8009010 <__gethex+0x2f0>
 8008fea:	9a04      	ldr	r2, [sp, #16]
 8008fec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008ff0:	6013      	str	r3, [r2, #0]
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	6123      	str	r3, [r4, #16]
 8008ff6:	f8c9 3000 	str.w	r3, [r9]
 8008ffa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ffc:	2762      	movs	r7, #98	; 0x62
 8008ffe:	601c      	str	r4, [r3, #0]
 8009000:	e723      	b.n	8008e4a <__gethex+0x12a>
 8009002:	bf00      	nop
 8009004:	0800b89c 	.word	0x0800b89c
 8009008:	0800b7c0 	.word	0x0800b7c0
 800900c:	0800b834 	.word	0x0800b834
 8009010:	1e71      	subs	r1, r6, #1
 8009012:	4620      	mov	r0, r4
 8009014:	f000 fed4 	bl	8009dc0 <__any_on>
 8009018:	2800      	cmp	r0, #0
 800901a:	d1e6      	bne.n	8008fea <__gethex+0x2ca>
 800901c:	ee18 0a10 	vmov	r0, s16
 8009020:	4621      	mov	r1, r4
 8009022:	f000 fa6d 	bl	8009500 <_Bfree>
 8009026:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009028:	2300      	movs	r3, #0
 800902a:	6013      	str	r3, [r2, #0]
 800902c:	2750      	movs	r7, #80	; 0x50
 800902e:	e70c      	b.n	8008e4a <__gethex+0x12a>
 8009030:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1f2      	bne.n	800901c <__gethex+0x2fc>
 8009036:	e7d8      	b.n	8008fea <__gethex+0x2ca>
 8009038:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800903a:	2b00      	cmp	r3, #0
 800903c:	d1d5      	bne.n	8008fea <__gethex+0x2ca>
 800903e:	e7ed      	b.n	800901c <__gethex+0x2fc>
 8009040:	1e6f      	subs	r7, r5, #1
 8009042:	f1ba 0f00 	cmp.w	sl, #0
 8009046:	d131      	bne.n	80090ac <__gethex+0x38c>
 8009048:	b127      	cbz	r7, 8009054 <__gethex+0x334>
 800904a:	4639      	mov	r1, r7
 800904c:	4620      	mov	r0, r4
 800904e:	f000 feb7 	bl	8009dc0 <__any_on>
 8009052:	4682      	mov	sl, r0
 8009054:	117b      	asrs	r3, r7, #5
 8009056:	2101      	movs	r1, #1
 8009058:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800905c:	f007 071f 	and.w	r7, r7, #31
 8009060:	fa01 f707 	lsl.w	r7, r1, r7
 8009064:	421f      	tst	r7, r3
 8009066:	4629      	mov	r1, r5
 8009068:	4620      	mov	r0, r4
 800906a:	bf18      	it	ne
 800906c:	f04a 0a02 	orrne.w	sl, sl, #2
 8009070:	1b76      	subs	r6, r6, r5
 8009072:	f7ff fdee 	bl	8008c52 <rshift>
 8009076:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800907a:	2702      	movs	r7, #2
 800907c:	f1ba 0f00 	cmp.w	sl, #0
 8009080:	d048      	beq.n	8009114 <__gethex+0x3f4>
 8009082:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009086:	2b02      	cmp	r3, #2
 8009088:	d015      	beq.n	80090b6 <__gethex+0x396>
 800908a:	2b03      	cmp	r3, #3
 800908c:	d017      	beq.n	80090be <__gethex+0x39e>
 800908e:	2b01      	cmp	r3, #1
 8009090:	d109      	bne.n	80090a6 <__gethex+0x386>
 8009092:	f01a 0f02 	tst.w	sl, #2
 8009096:	d006      	beq.n	80090a6 <__gethex+0x386>
 8009098:	f8d9 0000 	ldr.w	r0, [r9]
 800909c:	ea4a 0a00 	orr.w	sl, sl, r0
 80090a0:	f01a 0f01 	tst.w	sl, #1
 80090a4:	d10e      	bne.n	80090c4 <__gethex+0x3a4>
 80090a6:	f047 0710 	orr.w	r7, r7, #16
 80090aa:	e033      	b.n	8009114 <__gethex+0x3f4>
 80090ac:	f04f 0a01 	mov.w	sl, #1
 80090b0:	e7d0      	b.n	8009054 <__gethex+0x334>
 80090b2:	2701      	movs	r7, #1
 80090b4:	e7e2      	b.n	800907c <__gethex+0x35c>
 80090b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090b8:	f1c3 0301 	rsb	r3, r3, #1
 80090bc:	9315      	str	r3, [sp, #84]	; 0x54
 80090be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d0f0      	beq.n	80090a6 <__gethex+0x386>
 80090c4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80090c8:	f104 0314 	add.w	r3, r4, #20
 80090cc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80090d0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80090d4:	f04f 0c00 	mov.w	ip, #0
 80090d8:	4618      	mov	r0, r3
 80090da:	f853 2b04 	ldr.w	r2, [r3], #4
 80090de:	f1b2 3fff 	cmp.w	r2, #4294967295
 80090e2:	d01c      	beq.n	800911e <__gethex+0x3fe>
 80090e4:	3201      	adds	r2, #1
 80090e6:	6002      	str	r2, [r0, #0]
 80090e8:	2f02      	cmp	r7, #2
 80090ea:	f104 0314 	add.w	r3, r4, #20
 80090ee:	d13f      	bne.n	8009170 <__gethex+0x450>
 80090f0:	f8d8 2000 	ldr.w	r2, [r8]
 80090f4:	3a01      	subs	r2, #1
 80090f6:	42b2      	cmp	r2, r6
 80090f8:	d10a      	bne.n	8009110 <__gethex+0x3f0>
 80090fa:	1171      	asrs	r1, r6, #5
 80090fc:	2201      	movs	r2, #1
 80090fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009102:	f006 061f 	and.w	r6, r6, #31
 8009106:	fa02 f606 	lsl.w	r6, r2, r6
 800910a:	421e      	tst	r6, r3
 800910c:	bf18      	it	ne
 800910e:	4617      	movne	r7, r2
 8009110:	f047 0720 	orr.w	r7, r7, #32
 8009114:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009116:	601c      	str	r4, [r3, #0]
 8009118:	9b04      	ldr	r3, [sp, #16]
 800911a:	601d      	str	r5, [r3, #0]
 800911c:	e695      	b.n	8008e4a <__gethex+0x12a>
 800911e:	4299      	cmp	r1, r3
 8009120:	f843 cc04 	str.w	ip, [r3, #-4]
 8009124:	d8d8      	bhi.n	80090d8 <__gethex+0x3b8>
 8009126:	68a3      	ldr	r3, [r4, #8]
 8009128:	459b      	cmp	fp, r3
 800912a:	db19      	blt.n	8009160 <__gethex+0x440>
 800912c:	6861      	ldr	r1, [r4, #4]
 800912e:	ee18 0a10 	vmov	r0, s16
 8009132:	3101      	adds	r1, #1
 8009134:	f000 f9a4 	bl	8009480 <_Balloc>
 8009138:	4681      	mov	r9, r0
 800913a:	b918      	cbnz	r0, 8009144 <__gethex+0x424>
 800913c:	4b1a      	ldr	r3, [pc, #104]	; (80091a8 <__gethex+0x488>)
 800913e:	4602      	mov	r2, r0
 8009140:	2184      	movs	r1, #132	; 0x84
 8009142:	e6a8      	b.n	8008e96 <__gethex+0x176>
 8009144:	6922      	ldr	r2, [r4, #16]
 8009146:	3202      	adds	r2, #2
 8009148:	f104 010c 	add.w	r1, r4, #12
 800914c:	0092      	lsls	r2, r2, #2
 800914e:	300c      	adds	r0, #12
 8009150:	f000 f988 	bl	8009464 <memcpy>
 8009154:	4621      	mov	r1, r4
 8009156:	ee18 0a10 	vmov	r0, s16
 800915a:	f000 f9d1 	bl	8009500 <_Bfree>
 800915e:	464c      	mov	r4, r9
 8009160:	6923      	ldr	r3, [r4, #16]
 8009162:	1c5a      	adds	r2, r3, #1
 8009164:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009168:	6122      	str	r2, [r4, #16]
 800916a:	2201      	movs	r2, #1
 800916c:	615a      	str	r2, [r3, #20]
 800916e:	e7bb      	b.n	80090e8 <__gethex+0x3c8>
 8009170:	6922      	ldr	r2, [r4, #16]
 8009172:	455a      	cmp	r2, fp
 8009174:	dd0b      	ble.n	800918e <__gethex+0x46e>
 8009176:	2101      	movs	r1, #1
 8009178:	4620      	mov	r0, r4
 800917a:	f7ff fd6a 	bl	8008c52 <rshift>
 800917e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009182:	3501      	adds	r5, #1
 8009184:	42ab      	cmp	r3, r5
 8009186:	f6ff aed0 	blt.w	8008f2a <__gethex+0x20a>
 800918a:	2701      	movs	r7, #1
 800918c:	e7c0      	b.n	8009110 <__gethex+0x3f0>
 800918e:	f016 061f 	ands.w	r6, r6, #31
 8009192:	d0fa      	beq.n	800918a <__gethex+0x46a>
 8009194:	4453      	add	r3, sl
 8009196:	f1c6 0620 	rsb	r6, r6, #32
 800919a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800919e:	f000 fa61 	bl	8009664 <__hi0bits>
 80091a2:	42b0      	cmp	r0, r6
 80091a4:	dbe7      	blt.n	8009176 <__gethex+0x456>
 80091a6:	e7f0      	b.n	800918a <__gethex+0x46a>
 80091a8:	0800b7c0 	.word	0x0800b7c0

080091ac <L_shift>:
 80091ac:	f1c2 0208 	rsb	r2, r2, #8
 80091b0:	0092      	lsls	r2, r2, #2
 80091b2:	b570      	push	{r4, r5, r6, lr}
 80091b4:	f1c2 0620 	rsb	r6, r2, #32
 80091b8:	6843      	ldr	r3, [r0, #4]
 80091ba:	6804      	ldr	r4, [r0, #0]
 80091bc:	fa03 f506 	lsl.w	r5, r3, r6
 80091c0:	432c      	orrs	r4, r5
 80091c2:	40d3      	lsrs	r3, r2
 80091c4:	6004      	str	r4, [r0, #0]
 80091c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80091ca:	4288      	cmp	r0, r1
 80091cc:	d3f4      	bcc.n	80091b8 <L_shift+0xc>
 80091ce:	bd70      	pop	{r4, r5, r6, pc}

080091d0 <__match>:
 80091d0:	b530      	push	{r4, r5, lr}
 80091d2:	6803      	ldr	r3, [r0, #0]
 80091d4:	3301      	adds	r3, #1
 80091d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091da:	b914      	cbnz	r4, 80091e2 <__match+0x12>
 80091dc:	6003      	str	r3, [r0, #0]
 80091de:	2001      	movs	r0, #1
 80091e0:	bd30      	pop	{r4, r5, pc}
 80091e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091e6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80091ea:	2d19      	cmp	r5, #25
 80091ec:	bf98      	it	ls
 80091ee:	3220      	addls	r2, #32
 80091f0:	42a2      	cmp	r2, r4
 80091f2:	d0f0      	beq.n	80091d6 <__match+0x6>
 80091f4:	2000      	movs	r0, #0
 80091f6:	e7f3      	b.n	80091e0 <__match+0x10>

080091f8 <__hexnan>:
 80091f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091fc:	680b      	ldr	r3, [r1, #0]
 80091fe:	115e      	asrs	r6, r3, #5
 8009200:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009204:	f013 031f 	ands.w	r3, r3, #31
 8009208:	b087      	sub	sp, #28
 800920a:	bf18      	it	ne
 800920c:	3604      	addne	r6, #4
 800920e:	2500      	movs	r5, #0
 8009210:	1f37      	subs	r7, r6, #4
 8009212:	4690      	mov	r8, r2
 8009214:	6802      	ldr	r2, [r0, #0]
 8009216:	9301      	str	r3, [sp, #4]
 8009218:	4682      	mov	sl, r0
 800921a:	f846 5c04 	str.w	r5, [r6, #-4]
 800921e:	46b9      	mov	r9, r7
 8009220:	463c      	mov	r4, r7
 8009222:	9502      	str	r5, [sp, #8]
 8009224:	46ab      	mov	fp, r5
 8009226:	7851      	ldrb	r1, [r2, #1]
 8009228:	1c53      	adds	r3, r2, #1
 800922a:	9303      	str	r3, [sp, #12]
 800922c:	b341      	cbz	r1, 8009280 <__hexnan+0x88>
 800922e:	4608      	mov	r0, r1
 8009230:	9205      	str	r2, [sp, #20]
 8009232:	9104      	str	r1, [sp, #16]
 8009234:	f7ff fd5f 	bl	8008cf6 <__hexdig_fun>
 8009238:	2800      	cmp	r0, #0
 800923a:	d14f      	bne.n	80092dc <__hexnan+0xe4>
 800923c:	9904      	ldr	r1, [sp, #16]
 800923e:	9a05      	ldr	r2, [sp, #20]
 8009240:	2920      	cmp	r1, #32
 8009242:	d818      	bhi.n	8009276 <__hexnan+0x7e>
 8009244:	9b02      	ldr	r3, [sp, #8]
 8009246:	459b      	cmp	fp, r3
 8009248:	dd13      	ble.n	8009272 <__hexnan+0x7a>
 800924a:	454c      	cmp	r4, r9
 800924c:	d206      	bcs.n	800925c <__hexnan+0x64>
 800924e:	2d07      	cmp	r5, #7
 8009250:	dc04      	bgt.n	800925c <__hexnan+0x64>
 8009252:	462a      	mov	r2, r5
 8009254:	4649      	mov	r1, r9
 8009256:	4620      	mov	r0, r4
 8009258:	f7ff ffa8 	bl	80091ac <L_shift>
 800925c:	4544      	cmp	r4, r8
 800925e:	d950      	bls.n	8009302 <__hexnan+0x10a>
 8009260:	2300      	movs	r3, #0
 8009262:	f1a4 0904 	sub.w	r9, r4, #4
 8009266:	f844 3c04 	str.w	r3, [r4, #-4]
 800926a:	f8cd b008 	str.w	fp, [sp, #8]
 800926e:	464c      	mov	r4, r9
 8009270:	461d      	mov	r5, r3
 8009272:	9a03      	ldr	r2, [sp, #12]
 8009274:	e7d7      	b.n	8009226 <__hexnan+0x2e>
 8009276:	2929      	cmp	r1, #41	; 0x29
 8009278:	d156      	bne.n	8009328 <__hexnan+0x130>
 800927a:	3202      	adds	r2, #2
 800927c:	f8ca 2000 	str.w	r2, [sl]
 8009280:	f1bb 0f00 	cmp.w	fp, #0
 8009284:	d050      	beq.n	8009328 <__hexnan+0x130>
 8009286:	454c      	cmp	r4, r9
 8009288:	d206      	bcs.n	8009298 <__hexnan+0xa0>
 800928a:	2d07      	cmp	r5, #7
 800928c:	dc04      	bgt.n	8009298 <__hexnan+0xa0>
 800928e:	462a      	mov	r2, r5
 8009290:	4649      	mov	r1, r9
 8009292:	4620      	mov	r0, r4
 8009294:	f7ff ff8a 	bl	80091ac <L_shift>
 8009298:	4544      	cmp	r4, r8
 800929a:	d934      	bls.n	8009306 <__hexnan+0x10e>
 800929c:	f1a8 0204 	sub.w	r2, r8, #4
 80092a0:	4623      	mov	r3, r4
 80092a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80092a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80092aa:	429f      	cmp	r7, r3
 80092ac:	d2f9      	bcs.n	80092a2 <__hexnan+0xaa>
 80092ae:	1b3b      	subs	r3, r7, r4
 80092b0:	f023 0303 	bic.w	r3, r3, #3
 80092b4:	3304      	adds	r3, #4
 80092b6:	3401      	adds	r4, #1
 80092b8:	3e03      	subs	r6, #3
 80092ba:	42b4      	cmp	r4, r6
 80092bc:	bf88      	it	hi
 80092be:	2304      	movhi	r3, #4
 80092c0:	4443      	add	r3, r8
 80092c2:	2200      	movs	r2, #0
 80092c4:	f843 2b04 	str.w	r2, [r3], #4
 80092c8:	429f      	cmp	r7, r3
 80092ca:	d2fb      	bcs.n	80092c4 <__hexnan+0xcc>
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	b91b      	cbnz	r3, 80092d8 <__hexnan+0xe0>
 80092d0:	4547      	cmp	r7, r8
 80092d2:	d127      	bne.n	8009324 <__hexnan+0x12c>
 80092d4:	2301      	movs	r3, #1
 80092d6:	603b      	str	r3, [r7, #0]
 80092d8:	2005      	movs	r0, #5
 80092da:	e026      	b.n	800932a <__hexnan+0x132>
 80092dc:	3501      	adds	r5, #1
 80092de:	2d08      	cmp	r5, #8
 80092e0:	f10b 0b01 	add.w	fp, fp, #1
 80092e4:	dd06      	ble.n	80092f4 <__hexnan+0xfc>
 80092e6:	4544      	cmp	r4, r8
 80092e8:	d9c3      	bls.n	8009272 <__hexnan+0x7a>
 80092ea:	2300      	movs	r3, #0
 80092ec:	f844 3c04 	str.w	r3, [r4, #-4]
 80092f0:	2501      	movs	r5, #1
 80092f2:	3c04      	subs	r4, #4
 80092f4:	6822      	ldr	r2, [r4, #0]
 80092f6:	f000 000f 	and.w	r0, r0, #15
 80092fa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80092fe:	6022      	str	r2, [r4, #0]
 8009300:	e7b7      	b.n	8009272 <__hexnan+0x7a>
 8009302:	2508      	movs	r5, #8
 8009304:	e7b5      	b.n	8009272 <__hexnan+0x7a>
 8009306:	9b01      	ldr	r3, [sp, #4]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d0df      	beq.n	80092cc <__hexnan+0xd4>
 800930c:	f04f 32ff 	mov.w	r2, #4294967295
 8009310:	f1c3 0320 	rsb	r3, r3, #32
 8009314:	fa22 f303 	lsr.w	r3, r2, r3
 8009318:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800931c:	401a      	ands	r2, r3
 800931e:	f846 2c04 	str.w	r2, [r6, #-4]
 8009322:	e7d3      	b.n	80092cc <__hexnan+0xd4>
 8009324:	3f04      	subs	r7, #4
 8009326:	e7d1      	b.n	80092cc <__hexnan+0xd4>
 8009328:	2004      	movs	r0, #4
 800932a:	b007      	add	sp, #28
 800932c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009330 <_localeconv_r>:
 8009330:	4800      	ldr	r0, [pc, #0]	; (8009334 <_localeconv_r+0x4>)
 8009332:	4770      	bx	lr
 8009334:	20000194 	.word	0x20000194

08009338 <__retarget_lock_init_recursive>:
 8009338:	4770      	bx	lr

0800933a <__retarget_lock_acquire_recursive>:
 800933a:	4770      	bx	lr

0800933c <__retarget_lock_release_recursive>:
 800933c:	4770      	bx	lr
	...

08009340 <_lseek_r>:
 8009340:	b538      	push	{r3, r4, r5, lr}
 8009342:	4d07      	ldr	r5, [pc, #28]	; (8009360 <_lseek_r+0x20>)
 8009344:	4604      	mov	r4, r0
 8009346:	4608      	mov	r0, r1
 8009348:	4611      	mov	r1, r2
 800934a:	2200      	movs	r2, #0
 800934c:	602a      	str	r2, [r5, #0]
 800934e:	461a      	mov	r2, r3
 8009350:	f7f9 f89e 	bl	8002490 <_lseek>
 8009354:	1c43      	adds	r3, r0, #1
 8009356:	d102      	bne.n	800935e <_lseek_r+0x1e>
 8009358:	682b      	ldr	r3, [r5, #0]
 800935a:	b103      	cbz	r3, 800935e <_lseek_r+0x1e>
 800935c:	6023      	str	r3, [r4, #0]
 800935e:	bd38      	pop	{r3, r4, r5, pc}
 8009360:	200008d8 	.word	0x200008d8

08009364 <__swhatbuf_r>:
 8009364:	b570      	push	{r4, r5, r6, lr}
 8009366:	460e      	mov	r6, r1
 8009368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800936c:	2900      	cmp	r1, #0
 800936e:	b096      	sub	sp, #88	; 0x58
 8009370:	4614      	mov	r4, r2
 8009372:	461d      	mov	r5, r3
 8009374:	da08      	bge.n	8009388 <__swhatbuf_r+0x24>
 8009376:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	602a      	str	r2, [r5, #0]
 800937e:	061a      	lsls	r2, r3, #24
 8009380:	d410      	bmi.n	80093a4 <__swhatbuf_r+0x40>
 8009382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009386:	e00e      	b.n	80093a6 <__swhatbuf_r+0x42>
 8009388:	466a      	mov	r2, sp
 800938a:	f001 fda1 	bl	800aed0 <_fstat_r>
 800938e:	2800      	cmp	r0, #0
 8009390:	dbf1      	blt.n	8009376 <__swhatbuf_r+0x12>
 8009392:	9a01      	ldr	r2, [sp, #4]
 8009394:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009398:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800939c:	425a      	negs	r2, r3
 800939e:	415a      	adcs	r2, r3
 80093a0:	602a      	str	r2, [r5, #0]
 80093a2:	e7ee      	b.n	8009382 <__swhatbuf_r+0x1e>
 80093a4:	2340      	movs	r3, #64	; 0x40
 80093a6:	2000      	movs	r0, #0
 80093a8:	6023      	str	r3, [r4, #0]
 80093aa:	b016      	add	sp, #88	; 0x58
 80093ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080093b0 <__smakebuf_r>:
 80093b0:	898b      	ldrh	r3, [r1, #12]
 80093b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093b4:	079d      	lsls	r5, r3, #30
 80093b6:	4606      	mov	r6, r0
 80093b8:	460c      	mov	r4, r1
 80093ba:	d507      	bpl.n	80093cc <__smakebuf_r+0x1c>
 80093bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80093c0:	6023      	str	r3, [r4, #0]
 80093c2:	6123      	str	r3, [r4, #16]
 80093c4:	2301      	movs	r3, #1
 80093c6:	6163      	str	r3, [r4, #20]
 80093c8:	b002      	add	sp, #8
 80093ca:	bd70      	pop	{r4, r5, r6, pc}
 80093cc:	ab01      	add	r3, sp, #4
 80093ce:	466a      	mov	r2, sp
 80093d0:	f7ff ffc8 	bl	8009364 <__swhatbuf_r>
 80093d4:	9900      	ldr	r1, [sp, #0]
 80093d6:	4605      	mov	r5, r0
 80093d8:	4630      	mov	r0, r6
 80093da:	f000 fd95 	bl	8009f08 <_malloc_r>
 80093de:	b948      	cbnz	r0, 80093f4 <__smakebuf_r+0x44>
 80093e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093e4:	059a      	lsls	r2, r3, #22
 80093e6:	d4ef      	bmi.n	80093c8 <__smakebuf_r+0x18>
 80093e8:	f023 0303 	bic.w	r3, r3, #3
 80093ec:	f043 0302 	orr.w	r3, r3, #2
 80093f0:	81a3      	strh	r3, [r4, #12]
 80093f2:	e7e3      	b.n	80093bc <__smakebuf_r+0xc>
 80093f4:	4b0d      	ldr	r3, [pc, #52]	; (800942c <__smakebuf_r+0x7c>)
 80093f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80093f8:	89a3      	ldrh	r3, [r4, #12]
 80093fa:	6020      	str	r0, [r4, #0]
 80093fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009400:	81a3      	strh	r3, [r4, #12]
 8009402:	9b00      	ldr	r3, [sp, #0]
 8009404:	6163      	str	r3, [r4, #20]
 8009406:	9b01      	ldr	r3, [sp, #4]
 8009408:	6120      	str	r0, [r4, #16]
 800940a:	b15b      	cbz	r3, 8009424 <__smakebuf_r+0x74>
 800940c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009410:	4630      	mov	r0, r6
 8009412:	f001 fd6f 	bl	800aef4 <_isatty_r>
 8009416:	b128      	cbz	r0, 8009424 <__smakebuf_r+0x74>
 8009418:	89a3      	ldrh	r3, [r4, #12]
 800941a:	f023 0303 	bic.w	r3, r3, #3
 800941e:	f043 0301 	orr.w	r3, r3, #1
 8009422:	81a3      	strh	r3, [r4, #12]
 8009424:	89a0      	ldrh	r0, [r4, #12]
 8009426:	4305      	orrs	r5, r0
 8009428:	81a5      	strh	r5, [r4, #12]
 800942a:	e7cd      	b.n	80093c8 <__smakebuf_r+0x18>
 800942c:	08008ab1 	.word	0x08008ab1

08009430 <malloc>:
 8009430:	4b02      	ldr	r3, [pc, #8]	; (800943c <malloc+0xc>)
 8009432:	4601      	mov	r1, r0
 8009434:	6818      	ldr	r0, [r3, #0]
 8009436:	f000 bd67 	b.w	8009f08 <_malloc_r>
 800943a:	bf00      	nop
 800943c:	2000003c 	.word	0x2000003c

08009440 <__ascii_mbtowc>:
 8009440:	b082      	sub	sp, #8
 8009442:	b901      	cbnz	r1, 8009446 <__ascii_mbtowc+0x6>
 8009444:	a901      	add	r1, sp, #4
 8009446:	b142      	cbz	r2, 800945a <__ascii_mbtowc+0x1a>
 8009448:	b14b      	cbz	r3, 800945e <__ascii_mbtowc+0x1e>
 800944a:	7813      	ldrb	r3, [r2, #0]
 800944c:	600b      	str	r3, [r1, #0]
 800944e:	7812      	ldrb	r2, [r2, #0]
 8009450:	1e10      	subs	r0, r2, #0
 8009452:	bf18      	it	ne
 8009454:	2001      	movne	r0, #1
 8009456:	b002      	add	sp, #8
 8009458:	4770      	bx	lr
 800945a:	4610      	mov	r0, r2
 800945c:	e7fb      	b.n	8009456 <__ascii_mbtowc+0x16>
 800945e:	f06f 0001 	mvn.w	r0, #1
 8009462:	e7f8      	b.n	8009456 <__ascii_mbtowc+0x16>

08009464 <memcpy>:
 8009464:	440a      	add	r2, r1
 8009466:	4291      	cmp	r1, r2
 8009468:	f100 33ff 	add.w	r3, r0, #4294967295
 800946c:	d100      	bne.n	8009470 <memcpy+0xc>
 800946e:	4770      	bx	lr
 8009470:	b510      	push	{r4, lr}
 8009472:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009476:	f803 4f01 	strb.w	r4, [r3, #1]!
 800947a:	4291      	cmp	r1, r2
 800947c:	d1f9      	bne.n	8009472 <memcpy+0xe>
 800947e:	bd10      	pop	{r4, pc}

08009480 <_Balloc>:
 8009480:	b570      	push	{r4, r5, r6, lr}
 8009482:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009484:	4604      	mov	r4, r0
 8009486:	460d      	mov	r5, r1
 8009488:	b976      	cbnz	r6, 80094a8 <_Balloc+0x28>
 800948a:	2010      	movs	r0, #16
 800948c:	f7ff ffd0 	bl	8009430 <malloc>
 8009490:	4602      	mov	r2, r0
 8009492:	6260      	str	r0, [r4, #36]	; 0x24
 8009494:	b920      	cbnz	r0, 80094a0 <_Balloc+0x20>
 8009496:	4b18      	ldr	r3, [pc, #96]	; (80094f8 <_Balloc+0x78>)
 8009498:	4818      	ldr	r0, [pc, #96]	; (80094fc <_Balloc+0x7c>)
 800949a:	2166      	movs	r1, #102	; 0x66
 800949c:	f001 fce8 	bl	800ae70 <__assert_func>
 80094a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094a4:	6006      	str	r6, [r0, #0]
 80094a6:	60c6      	str	r6, [r0, #12]
 80094a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80094aa:	68f3      	ldr	r3, [r6, #12]
 80094ac:	b183      	cbz	r3, 80094d0 <_Balloc+0x50>
 80094ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094b0:	68db      	ldr	r3, [r3, #12]
 80094b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80094b6:	b9b8      	cbnz	r0, 80094e8 <_Balloc+0x68>
 80094b8:	2101      	movs	r1, #1
 80094ba:	fa01 f605 	lsl.w	r6, r1, r5
 80094be:	1d72      	adds	r2, r6, #5
 80094c0:	0092      	lsls	r2, r2, #2
 80094c2:	4620      	mov	r0, r4
 80094c4:	f000 fc9d 	bl	8009e02 <_calloc_r>
 80094c8:	b160      	cbz	r0, 80094e4 <_Balloc+0x64>
 80094ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80094ce:	e00e      	b.n	80094ee <_Balloc+0x6e>
 80094d0:	2221      	movs	r2, #33	; 0x21
 80094d2:	2104      	movs	r1, #4
 80094d4:	4620      	mov	r0, r4
 80094d6:	f000 fc94 	bl	8009e02 <_calloc_r>
 80094da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094dc:	60f0      	str	r0, [r6, #12]
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d1e4      	bne.n	80094ae <_Balloc+0x2e>
 80094e4:	2000      	movs	r0, #0
 80094e6:	bd70      	pop	{r4, r5, r6, pc}
 80094e8:	6802      	ldr	r2, [r0, #0]
 80094ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80094ee:	2300      	movs	r3, #0
 80094f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80094f4:	e7f7      	b.n	80094e6 <_Balloc+0x66>
 80094f6:	bf00      	nop
 80094f8:	0800b74e 	.word	0x0800b74e
 80094fc:	0800b8b0 	.word	0x0800b8b0

08009500 <_Bfree>:
 8009500:	b570      	push	{r4, r5, r6, lr}
 8009502:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009504:	4605      	mov	r5, r0
 8009506:	460c      	mov	r4, r1
 8009508:	b976      	cbnz	r6, 8009528 <_Bfree+0x28>
 800950a:	2010      	movs	r0, #16
 800950c:	f7ff ff90 	bl	8009430 <malloc>
 8009510:	4602      	mov	r2, r0
 8009512:	6268      	str	r0, [r5, #36]	; 0x24
 8009514:	b920      	cbnz	r0, 8009520 <_Bfree+0x20>
 8009516:	4b09      	ldr	r3, [pc, #36]	; (800953c <_Bfree+0x3c>)
 8009518:	4809      	ldr	r0, [pc, #36]	; (8009540 <_Bfree+0x40>)
 800951a:	218a      	movs	r1, #138	; 0x8a
 800951c:	f001 fca8 	bl	800ae70 <__assert_func>
 8009520:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009524:	6006      	str	r6, [r0, #0]
 8009526:	60c6      	str	r6, [r0, #12]
 8009528:	b13c      	cbz	r4, 800953a <_Bfree+0x3a>
 800952a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800952c:	6862      	ldr	r2, [r4, #4]
 800952e:	68db      	ldr	r3, [r3, #12]
 8009530:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009534:	6021      	str	r1, [r4, #0]
 8009536:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800953a:	bd70      	pop	{r4, r5, r6, pc}
 800953c:	0800b74e 	.word	0x0800b74e
 8009540:	0800b8b0 	.word	0x0800b8b0

08009544 <__multadd>:
 8009544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009548:	690d      	ldr	r5, [r1, #16]
 800954a:	4607      	mov	r7, r0
 800954c:	460c      	mov	r4, r1
 800954e:	461e      	mov	r6, r3
 8009550:	f101 0c14 	add.w	ip, r1, #20
 8009554:	2000      	movs	r0, #0
 8009556:	f8dc 3000 	ldr.w	r3, [ip]
 800955a:	b299      	uxth	r1, r3
 800955c:	fb02 6101 	mla	r1, r2, r1, r6
 8009560:	0c1e      	lsrs	r6, r3, #16
 8009562:	0c0b      	lsrs	r3, r1, #16
 8009564:	fb02 3306 	mla	r3, r2, r6, r3
 8009568:	b289      	uxth	r1, r1
 800956a:	3001      	adds	r0, #1
 800956c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009570:	4285      	cmp	r5, r0
 8009572:	f84c 1b04 	str.w	r1, [ip], #4
 8009576:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800957a:	dcec      	bgt.n	8009556 <__multadd+0x12>
 800957c:	b30e      	cbz	r6, 80095c2 <__multadd+0x7e>
 800957e:	68a3      	ldr	r3, [r4, #8]
 8009580:	42ab      	cmp	r3, r5
 8009582:	dc19      	bgt.n	80095b8 <__multadd+0x74>
 8009584:	6861      	ldr	r1, [r4, #4]
 8009586:	4638      	mov	r0, r7
 8009588:	3101      	adds	r1, #1
 800958a:	f7ff ff79 	bl	8009480 <_Balloc>
 800958e:	4680      	mov	r8, r0
 8009590:	b928      	cbnz	r0, 800959e <__multadd+0x5a>
 8009592:	4602      	mov	r2, r0
 8009594:	4b0c      	ldr	r3, [pc, #48]	; (80095c8 <__multadd+0x84>)
 8009596:	480d      	ldr	r0, [pc, #52]	; (80095cc <__multadd+0x88>)
 8009598:	21b5      	movs	r1, #181	; 0xb5
 800959a:	f001 fc69 	bl	800ae70 <__assert_func>
 800959e:	6922      	ldr	r2, [r4, #16]
 80095a0:	3202      	adds	r2, #2
 80095a2:	f104 010c 	add.w	r1, r4, #12
 80095a6:	0092      	lsls	r2, r2, #2
 80095a8:	300c      	adds	r0, #12
 80095aa:	f7ff ff5b 	bl	8009464 <memcpy>
 80095ae:	4621      	mov	r1, r4
 80095b0:	4638      	mov	r0, r7
 80095b2:	f7ff ffa5 	bl	8009500 <_Bfree>
 80095b6:	4644      	mov	r4, r8
 80095b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095bc:	3501      	adds	r5, #1
 80095be:	615e      	str	r6, [r3, #20]
 80095c0:	6125      	str	r5, [r4, #16]
 80095c2:	4620      	mov	r0, r4
 80095c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095c8:	0800b7c0 	.word	0x0800b7c0
 80095cc:	0800b8b0 	.word	0x0800b8b0

080095d0 <__s2b>:
 80095d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095d4:	460c      	mov	r4, r1
 80095d6:	4615      	mov	r5, r2
 80095d8:	461f      	mov	r7, r3
 80095da:	2209      	movs	r2, #9
 80095dc:	3308      	adds	r3, #8
 80095de:	4606      	mov	r6, r0
 80095e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80095e4:	2100      	movs	r1, #0
 80095e6:	2201      	movs	r2, #1
 80095e8:	429a      	cmp	r2, r3
 80095ea:	db09      	blt.n	8009600 <__s2b+0x30>
 80095ec:	4630      	mov	r0, r6
 80095ee:	f7ff ff47 	bl	8009480 <_Balloc>
 80095f2:	b940      	cbnz	r0, 8009606 <__s2b+0x36>
 80095f4:	4602      	mov	r2, r0
 80095f6:	4b19      	ldr	r3, [pc, #100]	; (800965c <__s2b+0x8c>)
 80095f8:	4819      	ldr	r0, [pc, #100]	; (8009660 <__s2b+0x90>)
 80095fa:	21ce      	movs	r1, #206	; 0xce
 80095fc:	f001 fc38 	bl	800ae70 <__assert_func>
 8009600:	0052      	lsls	r2, r2, #1
 8009602:	3101      	adds	r1, #1
 8009604:	e7f0      	b.n	80095e8 <__s2b+0x18>
 8009606:	9b08      	ldr	r3, [sp, #32]
 8009608:	6143      	str	r3, [r0, #20]
 800960a:	2d09      	cmp	r5, #9
 800960c:	f04f 0301 	mov.w	r3, #1
 8009610:	6103      	str	r3, [r0, #16]
 8009612:	dd16      	ble.n	8009642 <__s2b+0x72>
 8009614:	f104 0909 	add.w	r9, r4, #9
 8009618:	46c8      	mov	r8, r9
 800961a:	442c      	add	r4, r5
 800961c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009620:	4601      	mov	r1, r0
 8009622:	3b30      	subs	r3, #48	; 0x30
 8009624:	220a      	movs	r2, #10
 8009626:	4630      	mov	r0, r6
 8009628:	f7ff ff8c 	bl	8009544 <__multadd>
 800962c:	45a0      	cmp	r8, r4
 800962e:	d1f5      	bne.n	800961c <__s2b+0x4c>
 8009630:	f1a5 0408 	sub.w	r4, r5, #8
 8009634:	444c      	add	r4, r9
 8009636:	1b2d      	subs	r5, r5, r4
 8009638:	1963      	adds	r3, r4, r5
 800963a:	42bb      	cmp	r3, r7
 800963c:	db04      	blt.n	8009648 <__s2b+0x78>
 800963e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009642:	340a      	adds	r4, #10
 8009644:	2509      	movs	r5, #9
 8009646:	e7f6      	b.n	8009636 <__s2b+0x66>
 8009648:	f814 3b01 	ldrb.w	r3, [r4], #1
 800964c:	4601      	mov	r1, r0
 800964e:	3b30      	subs	r3, #48	; 0x30
 8009650:	220a      	movs	r2, #10
 8009652:	4630      	mov	r0, r6
 8009654:	f7ff ff76 	bl	8009544 <__multadd>
 8009658:	e7ee      	b.n	8009638 <__s2b+0x68>
 800965a:	bf00      	nop
 800965c:	0800b7c0 	.word	0x0800b7c0
 8009660:	0800b8b0 	.word	0x0800b8b0

08009664 <__hi0bits>:
 8009664:	0c03      	lsrs	r3, r0, #16
 8009666:	041b      	lsls	r3, r3, #16
 8009668:	b9d3      	cbnz	r3, 80096a0 <__hi0bits+0x3c>
 800966a:	0400      	lsls	r0, r0, #16
 800966c:	2310      	movs	r3, #16
 800966e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009672:	bf04      	itt	eq
 8009674:	0200      	lsleq	r0, r0, #8
 8009676:	3308      	addeq	r3, #8
 8009678:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800967c:	bf04      	itt	eq
 800967e:	0100      	lsleq	r0, r0, #4
 8009680:	3304      	addeq	r3, #4
 8009682:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009686:	bf04      	itt	eq
 8009688:	0080      	lsleq	r0, r0, #2
 800968a:	3302      	addeq	r3, #2
 800968c:	2800      	cmp	r0, #0
 800968e:	db05      	blt.n	800969c <__hi0bits+0x38>
 8009690:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009694:	f103 0301 	add.w	r3, r3, #1
 8009698:	bf08      	it	eq
 800969a:	2320      	moveq	r3, #32
 800969c:	4618      	mov	r0, r3
 800969e:	4770      	bx	lr
 80096a0:	2300      	movs	r3, #0
 80096a2:	e7e4      	b.n	800966e <__hi0bits+0xa>

080096a4 <__lo0bits>:
 80096a4:	6803      	ldr	r3, [r0, #0]
 80096a6:	f013 0207 	ands.w	r2, r3, #7
 80096aa:	4601      	mov	r1, r0
 80096ac:	d00b      	beq.n	80096c6 <__lo0bits+0x22>
 80096ae:	07da      	lsls	r2, r3, #31
 80096b0:	d423      	bmi.n	80096fa <__lo0bits+0x56>
 80096b2:	0798      	lsls	r0, r3, #30
 80096b4:	bf49      	itett	mi
 80096b6:	085b      	lsrmi	r3, r3, #1
 80096b8:	089b      	lsrpl	r3, r3, #2
 80096ba:	2001      	movmi	r0, #1
 80096bc:	600b      	strmi	r3, [r1, #0]
 80096be:	bf5c      	itt	pl
 80096c0:	600b      	strpl	r3, [r1, #0]
 80096c2:	2002      	movpl	r0, #2
 80096c4:	4770      	bx	lr
 80096c6:	b298      	uxth	r0, r3
 80096c8:	b9a8      	cbnz	r0, 80096f6 <__lo0bits+0x52>
 80096ca:	0c1b      	lsrs	r3, r3, #16
 80096cc:	2010      	movs	r0, #16
 80096ce:	b2da      	uxtb	r2, r3
 80096d0:	b90a      	cbnz	r2, 80096d6 <__lo0bits+0x32>
 80096d2:	3008      	adds	r0, #8
 80096d4:	0a1b      	lsrs	r3, r3, #8
 80096d6:	071a      	lsls	r2, r3, #28
 80096d8:	bf04      	itt	eq
 80096da:	091b      	lsreq	r3, r3, #4
 80096dc:	3004      	addeq	r0, #4
 80096de:	079a      	lsls	r2, r3, #30
 80096e0:	bf04      	itt	eq
 80096e2:	089b      	lsreq	r3, r3, #2
 80096e4:	3002      	addeq	r0, #2
 80096e6:	07da      	lsls	r2, r3, #31
 80096e8:	d403      	bmi.n	80096f2 <__lo0bits+0x4e>
 80096ea:	085b      	lsrs	r3, r3, #1
 80096ec:	f100 0001 	add.w	r0, r0, #1
 80096f0:	d005      	beq.n	80096fe <__lo0bits+0x5a>
 80096f2:	600b      	str	r3, [r1, #0]
 80096f4:	4770      	bx	lr
 80096f6:	4610      	mov	r0, r2
 80096f8:	e7e9      	b.n	80096ce <__lo0bits+0x2a>
 80096fa:	2000      	movs	r0, #0
 80096fc:	4770      	bx	lr
 80096fe:	2020      	movs	r0, #32
 8009700:	4770      	bx	lr
	...

08009704 <__i2b>:
 8009704:	b510      	push	{r4, lr}
 8009706:	460c      	mov	r4, r1
 8009708:	2101      	movs	r1, #1
 800970a:	f7ff feb9 	bl	8009480 <_Balloc>
 800970e:	4602      	mov	r2, r0
 8009710:	b928      	cbnz	r0, 800971e <__i2b+0x1a>
 8009712:	4b05      	ldr	r3, [pc, #20]	; (8009728 <__i2b+0x24>)
 8009714:	4805      	ldr	r0, [pc, #20]	; (800972c <__i2b+0x28>)
 8009716:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800971a:	f001 fba9 	bl	800ae70 <__assert_func>
 800971e:	2301      	movs	r3, #1
 8009720:	6144      	str	r4, [r0, #20]
 8009722:	6103      	str	r3, [r0, #16]
 8009724:	bd10      	pop	{r4, pc}
 8009726:	bf00      	nop
 8009728:	0800b7c0 	.word	0x0800b7c0
 800972c:	0800b8b0 	.word	0x0800b8b0

08009730 <__multiply>:
 8009730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009734:	4691      	mov	r9, r2
 8009736:	690a      	ldr	r2, [r1, #16]
 8009738:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800973c:	429a      	cmp	r2, r3
 800973e:	bfb8      	it	lt
 8009740:	460b      	movlt	r3, r1
 8009742:	460c      	mov	r4, r1
 8009744:	bfbc      	itt	lt
 8009746:	464c      	movlt	r4, r9
 8009748:	4699      	movlt	r9, r3
 800974a:	6927      	ldr	r7, [r4, #16]
 800974c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009750:	68a3      	ldr	r3, [r4, #8]
 8009752:	6861      	ldr	r1, [r4, #4]
 8009754:	eb07 060a 	add.w	r6, r7, sl
 8009758:	42b3      	cmp	r3, r6
 800975a:	b085      	sub	sp, #20
 800975c:	bfb8      	it	lt
 800975e:	3101      	addlt	r1, #1
 8009760:	f7ff fe8e 	bl	8009480 <_Balloc>
 8009764:	b930      	cbnz	r0, 8009774 <__multiply+0x44>
 8009766:	4602      	mov	r2, r0
 8009768:	4b44      	ldr	r3, [pc, #272]	; (800987c <__multiply+0x14c>)
 800976a:	4845      	ldr	r0, [pc, #276]	; (8009880 <__multiply+0x150>)
 800976c:	f240 115d 	movw	r1, #349	; 0x15d
 8009770:	f001 fb7e 	bl	800ae70 <__assert_func>
 8009774:	f100 0514 	add.w	r5, r0, #20
 8009778:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800977c:	462b      	mov	r3, r5
 800977e:	2200      	movs	r2, #0
 8009780:	4543      	cmp	r3, r8
 8009782:	d321      	bcc.n	80097c8 <__multiply+0x98>
 8009784:	f104 0314 	add.w	r3, r4, #20
 8009788:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800978c:	f109 0314 	add.w	r3, r9, #20
 8009790:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009794:	9202      	str	r2, [sp, #8]
 8009796:	1b3a      	subs	r2, r7, r4
 8009798:	3a15      	subs	r2, #21
 800979a:	f022 0203 	bic.w	r2, r2, #3
 800979e:	3204      	adds	r2, #4
 80097a0:	f104 0115 	add.w	r1, r4, #21
 80097a4:	428f      	cmp	r7, r1
 80097a6:	bf38      	it	cc
 80097a8:	2204      	movcc	r2, #4
 80097aa:	9201      	str	r2, [sp, #4]
 80097ac:	9a02      	ldr	r2, [sp, #8]
 80097ae:	9303      	str	r3, [sp, #12]
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d80c      	bhi.n	80097ce <__multiply+0x9e>
 80097b4:	2e00      	cmp	r6, #0
 80097b6:	dd03      	ble.n	80097c0 <__multiply+0x90>
 80097b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d05a      	beq.n	8009876 <__multiply+0x146>
 80097c0:	6106      	str	r6, [r0, #16]
 80097c2:	b005      	add	sp, #20
 80097c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c8:	f843 2b04 	str.w	r2, [r3], #4
 80097cc:	e7d8      	b.n	8009780 <__multiply+0x50>
 80097ce:	f8b3 a000 	ldrh.w	sl, [r3]
 80097d2:	f1ba 0f00 	cmp.w	sl, #0
 80097d6:	d024      	beq.n	8009822 <__multiply+0xf2>
 80097d8:	f104 0e14 	add.w	lr, r4, #20
 80097dc:	46a9      	mov	r9, r5
 80097de:	f04f 0c00 	mov.w	ip, #0
 80097e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80097e6:	f8d9 1000 	ldr.w	r1, [r9]
 80097ea:	fa1f fb82 	uxth.w	fp, r2
 80097ee:	b289      	uxth	r1, r1
 80097f0:	fb0a 110b 	mla	r1, sl, fp, r1
 80097f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80097f8:	f8d9 2000 	ldr.w	r2, [r9]
 80097fc:	4461      	add	r1, ip
 80097fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009802:	fb0a c20b 	mla	r2, sl, fp, ip
 8009806:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800980a:	b289      	uxth	r1, r1
 800980c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009810:	4577      	cmp	r7, lr
 8009812:	f849 1b04 	str.w	r1, [r9], #4
 8009816:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800981a:	d8e2      	bhi.n	80097e2 <__multiply+0xb2>
 800981c:	9a01      	ldr	r2, [sp, #4]
 800981e:	f845 c002 	str.w	ip, [r5, r2]
 8009822:	9a03      	ldr	r2, [sp, #12]
 8009824:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009828:	3304      	adds	r3, #4
 800982a:	f1b9 0f00 	cmp.w	r9, #0
 800982e:	d020      	beq.n	8009872 <__multiply+0x142>
 8009830:	6829      	ldr	r1, [r5, #0]
 8009832:	f104 0c14 	add.w	ip, r4, #20
 8009836:	46ae      	mov	lr, r5
 8009838:	f04f 0a00 	mov.w	sl, #0
 800983c:	f8bc b000 	ldrh.w	fp, [ip]
 8009840:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009844:	fb09 220b 	mla	r2, r9, fp, r2
 8009848:	4492      	add	sl, r2
 800984a:	b289      	uxth	r1, r1
 800984c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009850:	f84e 1b04 	str.w	r1, [lr], #4
 8009854:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009858:	f8be 1000 	ldrh.w	r1, [lr]
 800985c:	0c12      	lsrs	r2, r2, #16
 800985e:	fb09 1102 	mla	r1, r9, r2, r1
 8009862:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009866:	4567      	cmp	r7, ip
 8009868:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800986c:	d8e6      	bhi.n	800983c <__multiply+0x10c>
 800986e:	9a01      	ldr	r2, [sp, #4]
 8009870:	50a9      	str	r1, [r5, r2]
 8009872:	3504      	adds	r5, #4
 8009874:	e79a      	b.n	80097ac <__multiply+0x7c>
 8009876:	3e01      	subs	r6, #1
 8009878:	e79c      	b.n	80097b4 <__multiply+0x84>
 800987a:	bf00      	nop
 800987c:	0800b7c0 	.word	0x0800b7c0
 8009880:	0800b8b0 	.word	0x0800b8b0

08009884 <__pow5mult>:
 8009884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009888:	4615      	mov	r5, r2
 800988a:	f012 0203 	ands.w	r2, r2, #3
 800988e:	4606      	mov	r6, r0
 8009890:	460f      	mov	r7, r1
 8009892:	d007      	beq.n	80098a4 <__pow5mult+0x20>
 8009894:	4c25      	ldr	r4, [pc, #148]	; (800992c <__pow5mult+0xa8>)
 8009896:	3a01      	subs	r2, #1
 8009898:	2300      	movs	r3, #0
 800989a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800989e:	f7ff fe51 	bl	8009544 <__multadd>
 80098a2:	4607      	mov	r7, r0
 80098a4:	10ad      	asrs	r5, r5, #2
 80098a6:	d03d      	beq.n	8009924 <__pow5mult+0xa0>
 80098a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80098aa:	b97c      	cbnz	r4, 80098cc <__pow5mult+0x48>
 80098ac:	2010      	movs	r0, #16
 80098ae:	f7ff fdbf 	bl	8009430 <malloc>
 80098b2:	4602      	mov	r2, r0
 80098b4:	6270      	str	r0, [r6, #36]	; 0x24
 80098b6:	b928      	cbnz	r0, 80098c4 <__pow5mult+0x40>
 80098b8:	4b1d      	ldr	r3, [pc, #116]	; (8009930 <__pow5mult+0xac>)
 80098ba:	481e      	ldr	r0, [pc, #120]	; (8009934 <__pow5mult+0xb0>)
 80098bc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80098c0:	f001 fad6 	bl	800ae70 <__assert_func>
 80098c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80098c8:	6004      	str	r4, [r0, #0]
 80098ca:	60c4      	str	r4, [r0, #12]
 80098cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80098d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80098d4:	b94c      	cbnz	r4, 80098ea <__pow5mult+0x66>
 80098d6:	f240 2171 	movw	r1, #625	; 0x271
 80098da:	4630      	mov	r0, r6
 80098dc:	f7ff ff12 	bl	8009704 <__i2b>
 80098e0:	2300      	movs	r3, #0
 80098e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80098e6:	4604      	mov	r4, r0
 80098e8:	6003      	str	r3, [r0, #0]
 80098ea:	f04f 0900 	mov.w	r9, #0
 80098ee:	07eb      	lsls	r3, r5, #31
 80098f0:	d50a      	bpl.n	8009908 <__pow5mult+0x84>
 80098f2:	4639      	mov	r1, r7
 80098f4:	4622      	mov	r2, r4
 80098f6:	4630      	mov	r0, r6
 80098f8:	f7ff ff1a 	bl	8009730 <__multiply>
 80098fc:	4639      	mov	r1, r7
 80098fe:	4680      	mov	r8, r0
 8009900:	4630      	mov	r0, r6
 8009902:	f7ff fdfd 	bl	8009500 <_Bfree>
 8009906:	4647      	mov	r7, r8
 8009908:	106d      	asrs	r5, r5, #1
 800990a:	d00b      	beq.n	8009924 <__pow5mult+0xa0>
 800990c:	6820      	ldr	r0, [r4, #0]
 800990e:	b938      	cbnz	r0, 8009920 <__pow5mult+0x9c>
 8009910:	4622      	mov	r2, r4
 8009912:	4621      	mov	r1, r4
 8009914:	4630      	mov	r0, r6
 8009916:	f7ff ff0b 	bl	8009730 <__multiply>
 800991a:	6020      	str	r0, [r4, #0]
 800991c:	f8c0 9000 	str.w	r9, [r0]
 8009920:	4604      	mov	r4, r0
 8009922:	e7e4      	b.n	80098ee <__pow5mult+0x6a>
 8009924:	4638      	mov	r0, r7
 8009926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800992a:	bf00      	nop
 800992c:	0800ba00 	.word	0x0800ba00
 8009930:	0800b74e 	.word	0x0800b74e
 8009934:	0800b8b0 	.word	0x0800b8b0

08009938 <__lshift>:
 8009938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800993c:	460c      	mov	r4, r1
 800993e:	6849      	ldr	r1, [r1, #4]
 8009940:	6923      	ldr	r3, [r4, #16]
 8009942:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009946:	68a3      	ldr	r3, [r4, #8]
 8009948:	4607      	mov	r7, r0
 800994a:	4691      	mov	r9, r2
 800994c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009950:	f108 0601 	add.w	r6, r8, #1
 8009954:	42b3      	cmp	r3, r6
 8009956:	db0b      	blt.n	8009970 <__lshift+0x38>
 8009958:	4638      	mov	r0, r7
 800995a:	f7ff fd91 	bl	8009480 <_Balloc>
 800995e:	4605      	mov	r5, r0
 8009960:	b948      	cbnz	r0, 8009976 <__lshift+0x3e>
 8009962:	4602      	mov	r2, r0
 8009964:	4b2a      	ldr	r3, [pc, #168]	; (8009a10 <__lshift+0xd8>)
 8009966:	482b      	ldr	r0, [pc, #172]	; (8009a14 <__lshift+0xdc>)
 8009968:	f240 11d9 	movw	r1, #473	; 0x1d9
 800996c:	f001 fa80 	bl	800ae70 <__assert_func>
 8009970:	3101      	adds	r1, #1
 8009972:	005b      	lsls	r3, r3, #1
 8009974:	e7ee      	b.n	8009954 <__lshift+0x1c>
 8009976:	2300      	movs	r3, #0
 8009978:	f100 0114 	add.w	r1, r0, #20
 800997c:	f100 0210 	add.w	r2, r0, #16
 8009980:	4618      	mov	r0, r3
 8009982:	4553      	cmp	r3, sl
 8009984:	db37      	blt.n	80099f6 <__lshift+0xbe>
 8009986:	6920      	ldr	r0, [r4, #16]
 8009988:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800998c:	f104 0314 	add.w	r3, r4, #20
 8009990:	f019 091f 	ands.w	r9, r9, #31
 8009994:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009998:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800999c:	d02f      	beq.n	80099fe <__lshift+0xc6>
 800999e:	f1c9 0e20 	rsb	lr, r9, #32
 80099a2:	468a      	mov	sl, r1
 80099a4:	f04f 0c00 	mov.w	ip, #0
 80099a8:	681a      	ldr	r2, [r3, #0]
 80099aa:	fa02 f209 	lsl.w	r2, r2, r9
 80099ae:	ea42 020c 	orr.w	r2, r2, ip
 80099b2:	f84a 2b04 	str.w	r2, [sl], #4
 80099b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80099ba:	4298      	cmp	r0, r3
 80099bc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80099c0:	d8f2      	bhi.n	80099a8 <__lshift+0x70>
 80099c2:	1b03      	subs	r3, r0, r4
 80099c4:	3b15      	subs	r3, #21
 80099c6:	f023 0303 	bic.w	r3, r3, #3
 80099ca:	3304      	adds	r3, #4
 80099cc:	f104 0215 	add.w	r2, r4, #21
 80099d0:	4290      	cmp	r0, r2
 80099d2:	bf38      	it	cc
 80099d4:	2304      	movcc	r3, #4
 80099d6:	f841 c003 	str.w	ip, [r1, r3]
 80099da:	f1bc 0f00 	cmp.w	ip, #0
 80099de:	d001      	beq.n	80099e4 <__lshift+0xac>
 80099e0:	f108 0602 	add.w	r6, r8, #2
 80099e4:	3e01      	subs	r6, #1
 80099e6:	4638      	mov	r0, r7
 80099e8:	612e      	str	r6, [r5, #16]
 80099ea:	4621      	mov	r1, r4
 80099ec:	f7ff fd88 	bl	8009500 <_Bfree>
 80099f0:	4628      	mov	r0, r5
 80099f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80099fa:	3301      	adds	r3, #1
 80099fc:	e7c1      	b.n	8009982 <__lshift+0x4a>
 80099fe:	3904      	subs	r1, #4
 8009a00:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a04:	f841 2f04 	str.w	r2, [r1, #4]!
 8009a08:	4298      	cmp	r0, r3
 8009a0a:	d8f9      	bhi.n	8009a00 <__lshift+0xc8>
 8009a0c:	e7ea      	b.n	80099e4 <__lshift+0xac>
 8009a0e:	bf00      	nop
 8009a10:	0800b7c0 	.word	0x0800b7c0
 8009a14:	0800b8b0 	.word	0x0800b8b0

08009a18 <__mcmp>:
 8009a18:	b530      	push	{r4, r5, lr}
 8009a1a:	6902      	ldr	r2, [r0, #16]
 8009a1c:	690c      	ldr	r4, [r1, #16]
 8009a1e:	1b12      	subs	r2, r2, r4
 8009a20:	d10e      	bne.n	8009a40 <__mcmp+0x28>
 8009a22:	f100 0314 	add.w	r3, r0, #20
 8009a26:	3114      	adds	r1, #20
 8009a28:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009a2c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009a30:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009a34:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009a38:	42a5      	cmp	r5, r4
 8009a3a:	d003      	beq.n	8009a44 <__mcmp+0x2c>
 8009a3c:	d305      	bcc.n	8009a4a <__mcmp+0x32>
 8009a3e:	2201      	movs	r2, #1
 8009a40:	4610      	mov	r0, r2
 8009a42:	bd30      	pop	{r4, r5, pc}
 8009a44:	4283      	cmp	r3, r0
 8009a46:	d3f3      	bcc.n	8009a30 <__mcmp+0x18>
 8009a48:	e7fa      	b.n	8009a40 <__mcmp+0x28>
 8009a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a4e:	e7f7      	b.n	8009a40 <__mcmp+0x28>

08009a50 <__mdiff>:
 8009a50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a54:	460c      	mov	r4, r1
 8009a56:	4606      	mov	r6, r0
 8009a58:	4611      	mov	r1, r2
 8009a5a:	4620      	mov	r0, r4
 8009a5c:	4690      	mov	r8, r2
 8009a5e:	f7ff ffdb 	bl	8009a18 <__mcmp>
 8009a62:	1e05      	subs	r5, r0, #0
 8009a64:	d110      	bne.n	8009a88 <__mdiff+0x38>
 8009a66:	4629      	mov	r1, r5
 8009a68:	4630      	mov	r0, r6
 8009a6a:	f7ff fd09 	bl	8009480 <_Balloc>
 8009a6e:	b930      	cbnz	r0, 8009a7e <__mdiff+0x2e>
 8009a70:	4b3a      	ldr	r3, [pc, #232]	; (8009b5c <__mdiff+0x10c>)
 8009a72:	4602      	mov	r2, r0
 8009a74:	f240 2132 	movw	r1, #562	; 0x232
 8009a78:	4839      	ldr	r0, [pc, #228]	; (8009b60 <__mdiff+0x110>)
 8009a7a:	f001 f9f9 	bl	800ae70 <__assert_func>
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a88:	bfa4      	itt	ge
 8009a8a:	4643      	movge	r3, r8
 8009a8c:	46a0      	movge	r8, r4
 8009a8e:	4630      	mov	r0, r6
 8009a90:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009a94:	bfa6      	itte	ge
 8009a96:	461c      	movge	r4, r3
 8009a98:	2500      	movge	r5, #0
 8009a9a:	2501      	movlt	r5, #1
 8009a9c:	f7ff fcf0 	bl	8009480 <_Balloc>
 8009aa0:	b920      	cbnz	r0, 8009aac <__mdiff+0x5c>
 8009aa2:	4b2e      	ldr	r3, [pc, #184]	; (8009b5c <__mdiff+0x10c>)
 8009aa4:	4602      	mov	r2, r0
 8009aa6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009aaa:	e7e5      	b.n	8009a78 <__mdiff+0x28>
 8009aac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009ab0:	6926      	ldr	r6, [r4, #16]
 8009ab2:	60c5      	str	r5, [r0, #12]
 8009ab4:	f104 0914 	add.w	r9, r4, #20
 8009ab8:	f108 0514 	add.w	r5, r8, #20
 8009abc:	f100 0e14 	add.w	lr, r0, #20
 8009ac0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009ac4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009ac8:	f108 0210 	add.w	r2, r8, #16
 8009acc:	46f2      	mov	sl, lr
 8009ace:	2100      	movs	r1, #0
 8009ad0:	f859 3b04 	ldr.w	r3, [r9], #4
 8009ad4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009ad8:	fa1f f883 	uxth.w	r8, r3
 8009adc:	fa11 f18b 	uxtah	r1, r1, fp
 8009ae0:	0c1b      	lsrs	r3, r3, #16
 8009ae2:	eba1 0808 	sub.w	r8, r1, r8
 8009ae6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009aea:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009aee:	fa1f f888 	uxth.w	r8, r8
 8009af2:	1419      	asrs	r1, r3, #16
 8009af4:	454e      	cmp	r6, r9
 8009af6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009afa:	f84a 3b04 	str.w	r3, [sl], #4
 8009afe:	d8e7      	bhi.n	8009ad0 <__mdiff+0x80>
 8009b00:	1b33      	subs	r3, r6, r4
 8009b02:	3b15      	subs	r3, #21
 8009b04:	f023 0303 	bic.w	r3, r3, #3
 8009b08:	3304      	adds	r3, #4
 8009b0a:	3415      	adds	r4, #21
 8009b0c:	42a6      	cmp	r6, r4
 8009b0e:	bf38      	it	cc
 8009b10:	2304      	movcc	r3, #4
 8009b12:	441d      	add	r5, r3
 8009b14:	4473      	add	r3, lr
 8009b16:	469e      	mov	lr, r3
 8009b18:	462e      	mov	r6, r5
 8009b1a:	4566      	cmp	r6, ip
 8009b1c:	d30e      	bcc.n	8009b3c <__mdiff+0xec>
 8009b1e:	f10c 0203 	add.w	r2, ip, #3
 8009b22:	1b52      	subs	r2, r2, r5
 8009b24:	f022 0203 	bic.w	r2, r2, #3
 8009b28:	3d03      	subs	r5, #3
 8009b2a:	45ac      	cmp	ip, r5
 8009b2c:	bf38      	it	cc
 8009b2e:	2200      	movcc	r2, #0
 8009b30:	441a      	add	r2, r3
 8009b32:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009b36:	b17b      	cbz	r3, 8009b58 <__mdiff+0x108>
 8009b38:	6107      	str	r7, [r0, #16]
 8009b3a:	e7a3      	b.n	8009a84 <__mdiff+0x34>
 8009b3c:	f856 8b04 	ldr.w	r8, [r6], #4
 8009b40:	fa11 f288 	uxtah	r2, r1, r8
 8009b44:	1414      	asrs	r4, r2, #16
 8009b46:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009b4a:	b292      	uxth	r2, r2
 8009b4c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009b50:	f84e 2b04 	str.w	r2, [lr], #4
 8009b54:	1421      	asrs	r1, r4, #16
 8009b56:	e7e0      	b.n	8009b1a <__mdiff+0xca>
 8009b58:	3f01      	subs	r7, #1
 8009b5a:	e7ea      	b.n	8009b32 <__mdiff+0xe2>
 8009b5c:	0800b7c0 	.word	0x0800b7c0
 8009b60:	0800b8b0 	.word	0x0800b8b0

08009b64 <__ulp>:
 8009b64:	b082      	sub	sp, #8
 8009b66:	ed8d 0b00 	vstr	d0, [sp]
 8009b6a:	9b01      	ldr	r3, [sp, #4]
 8009b6c:	4912      	ldr	r1, [pc, #72]	; (8009bb8 <__ulp+0x54>)
 8009b6e:	4019      	ands	r1, r3
 8009b70:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009b74:	2900      	cmp	r1, #0
 8009b76:	dd05      	ble.n	8009b84 <__ulp+0x20>
 8009b78:	2200      	movs	r2, #0
 8009b7a:	460b      	mov	r3, r1
 8009b7c:	ec43 2b10 	vmov	d0, r2, r3
 8009b80:	b002      	add	sp, #8
 8009b82:	4770      	bx	lr
 8009b84:	4249      	negs	r1, r1
 8009b86:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009b8a:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009b8e:	f04f 0200 	mov.w	r2, #0
 8009b92:	f04f 0300 	mov.w	r3, #0
 8009b96:	da04      	bge.n	8009ba2 <__ulp+0x3e>
 8009b98:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009b9c:	fa41 f300 	asr.w	r3, r1, r0
 8009ba0:	e7ec      	b.n	8009b7c <__ulp+0x18>
 8009ba2:	f1a0 0114 	sub.w	r1, r0, #20
 8009ba6:	291e      	cmp	r1, #30
 8009ba8:	bfda      	itte	le
 8009baa:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009bae:	fa20 f101 	lsrle.w	r1, r0, r1
 8009bb2:	2101      	movgt	r1, #1
 8009bb4:	460a      	mov	r2, r1
 8009bb6:	e7e1      	b.n	8009b7c <__ulp+0x18>
 8009bb8:	7ff00000 	.word	0x7ff00000

08009bbc <__b2d>:
 8009bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bbe:	6905      	ldr	r5, [r0, #16]
 8009bc0:	f100 0714 	add.w	r7, r0, #20
 8009bc4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009bc8:	1f2e      	subs	r6, r5, #4
 8009bca:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009bce:	4620      	mov	r0, r4
 8009bd0:	f7ff fd48 	bl	8009664 <__hi0bits>
 8009bd4:	f1c0 0320 	rsb	r3, r0, #32
 8009bd8:	280a      	cmp	r0, #10
 8009bda:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009c58 <__b2d+0x9c>
 8009bde:	600b      	str	r3, [r1, #0]
 8009be0:	dc14      	bgt.n	8009c0c <__b2d+0x50>
 8009be2:	f1c0 0e0b 	rsb	lr, r0, #11
 8009be6:	fa24 f10e 	lsr.w	r1, r4, lr
 8009bea:	42b7      	cmp	r7, r6
 8009bec:	ea41 030c 	orr.w	r3, r1, ip
 8009bf0:	bf34      	ite	cc
 8009bf2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009bf6:	2100      	movcs	r1, #0
 8009bf8:	3015      	adds	r0, #21
 8009bfa:	fa04 f000 	lsl.w	r0, r4, r0
 8009bfe:	fa21 f10e 	lsr.w	r1, r1, lr
 8009c02:	ea40 0201 	orr.w	r2, r0, r1
 8009c06:	ec43 2b10 	vmov	d0, r2, r3
 8009c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c0c:	42b7      	cmp	r7, r6
 8009c0e:	bf3a      	itte	cc
 8009c10:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009c14:	f1a5 0608 	subcc.w	r6, r5, #8
 8009c18:	2100      	movcs	r1, #0
 8009c1a:	380b      	subs	r0, #11
 8009c1c:	d017      	beq.n	8009c4e <__b2d+0x92>
 8009c1e:	f1c0 0c20 	rsb	ip, r0, #32
 8009c22:	fa04 f500 	lsl.w	r5, r4, r0
 8009c26:	42be      	cmp	r6, r7
 8009c28:	fa21 f40c 	lsr.w	r4, r1, ip
 8009c2c:	ea45 0504 	orr.w	r5, r5, r4
 8009c30:	bf8c      	ite	hi
 8009c32:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009c36:	2400      	movls	r4, #0
 8009c38:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009c3c:	fa01 f000 	lsl.w	r0, r1, r0
 8009c40:	fa24 f40c 	lsr.w	r4, r4, ip
 8009c44:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009c48:	ea40 0204 	orr.w	r2, r0, r4
 8009c4c:	e7db      	b.n	8009c06 <__b2d+0x4a>
 8009c4e:	ea44 030c 	orr.w	r3, r4, ip
 8009c52:	460a      	mov	r2, r1
 8009c54:	e7d7      	b.n	8009c06 <__b2d+0x4a>
 8009c56:	bf00      	nop
 8009c58:	3ff00000 	.word	0x3ff00000

08009c5c <__d2b>:
 8009c5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c60:	4689      	mov	r9, r1
 8009c62:	2101      	movs	r1, #1
 8009c64:	ec57 6b10 	vmov	r6, r7, d0
 8009c68:	4690      	mov	r8, r2
 8009c6a:	f7ff fc09 	bl	8009480 <_Balloc>
 8009c6e:	4604      	mov	r4, r0
 8009c70:	b930      	cbnz	r0, 8009c80 <__d2b+0x24>
 8009c72:	4602      	mov	r2, r0
 8009c74:	4b25      	ldr	r3, [pc, #148]	; (8009d0c <__d2b+0xb0>)
 8009c76:	4826      	ldr	r0, [pc, #152]	; (8009d10 <__d2b+0xb4>)
 8009c78:	f240 310a 	movw	r1, #778	; 0x30a
 8009c7c:	f001 f8f8 	bl	800ae70 <__assert_func>
 8009c80:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009c84:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009c88:	bb35      	cbnz	r5, 8009cd8 <__d2b+0x7c>
 8009c8a:	2e00      	cmp	r6, #0
 8009c8c:	9301      	str	r3, [sp, #4]
 8009c8e:	d028      	beq.n	8009ce2 <__d2b+0x86>
 8009c90:	4668      	mov	r0, sp
 8009c92:	9600      	str	r6, [sp, #0]
 8009c94:	f7ff fd06 	bl	80096a4 <__lo0bits>
 8009c98:	9900      	ldr	r1, [sp, #0]
 8009c9a:	b300      	cbz	r0, 8009cde <__d2b+0x82>
 8009c9c:	9a01      	ldr	r2, [sp, #4]
 8009c9e:	f1c0 0320 	rsb	r3, r0, #32
 8009ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ca6:	430b      	orrs	r3, r1
 8009ca8:	40c2      	lsrs	r2, r0
 8009caa:	6163      	str	r3, [r4, #20]
 8009cac:	9201      	str	r2, [sp, #4]
 8009cae:	9b01      	ldr	r3, [sp, #4]
 8009cb0:	61a3      	str	r3, [r4, #24]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	bf14      	ite	ne
 8009cb6:	2202      	movne	r2, #2
 8009cb8:	2201      	moveq	r2, #1
 8009cba:	6122      	str	r2, [r4, #16]
 8009cbc:	b1d5      	cbz	r5, 8009cf4 <__d2b+0x98>
 8009cbe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009cc2:	4405      	add	r5, r0
 8009cc4:	f8c9 5000 	str.w	r5, [r9]
 8009cc8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ccc:	f8c8 0000 	str.w	r0, [r8]
 8009cd0:	4620      	mov	r0, r4
 8009cd2:	b003      	add	sp, #12
 8009cd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cdc:	e7d5      	b.n	8009c8a <__d2b+0x2e>
 8009cde:	6161      	str	r1, [r4, #20]
 8009ce0:	e7e5      	b.n	8009cae <__d2b+0x52>
 8009ce2:	a801      	add	r0, sp, #4
 8009ce4:	f7ff fcde 	bl	80096a4 <__lo0bits>
 8009ce8:	9b01      	ldr	r3, [sp, #4]
 8009cea:	6163      	str	r3, [r4, #20]
 8009cec:	2201      	movs	r2, #1
 8009cee:	6122      	str	r2, [r4, #16]
 8009cf0:	3020      	adds	r0, #32
 8009cf2:	e7e3      	b.n	8009cbc <__d2b+0x60>
 8009cf4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009cf8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009cfc:	f8c9 0000 	str.w	r0, [r9]
 8009d00:	6918      	ldr	r0, [r3, #16]
 8009d02:	f7ff fcaf 	bl	8009664 <__hi0bits>
 8009d06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009d0a:	e7df      	b.n	8009ccc <__d2b+0x70>
 8009d0c:	0800b7c0 	.word	0x0800b7c0
 8009d10:	0800b8b0 	.word	0x0800b8b0

08009d14 <__ratio>:
 8009d14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d18:	4688      	mov	r8, r1
 8009d1a:	4669      	mov	r1, sp
 8009d1c:	4681      	mov	r9, r0
 8009d1e:	f7ff ff4d 	bl	8009bbc <__b2d>
 8009d22:	a901      	add	r1, sp, #4
 8009d24:	4640      	mov	r0, r8
 8009d26:	ec55 4b10 	vmov	r4, r5, d0
 8009d2a:	f7ff ff47 	bl	8009bbc <__b2d>
 8009d2e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009d32:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009d36:	eba3 0c02 	sub.w	ip, r3, r2
 8009d3a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009d3e:	1a9b      	subs	r3, r3, r2
 8009d40:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009d44:	ec51 0b10 	vmov	r0, r1, d0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	bfd6      	itet	le
 8009d4c:	460a      	movle	r2, r1
 8009d4e:	462a      	movgt	r2, r5
 8009d50:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009d54:	468b      	mov	fp, r1
 8009d56:	462f      	mov	r7, r5
 8009d58:	bfd4      	ite	le
 8009d5a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009d5e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009d62:	4620      	mov	r0, r4
 8009d64:	ee10 2a10 	vmov	r2, s0
 8009d68:	465b      	mov	r3, fp
 8009d6a:	4639      	mov	r1, r7
 8009d6c:	f7f6 fd6e 	bl	800084c <__aeabi_ddiv>
 8009d70:	ec41 0b10 	vmov	d0, r0, r1
 8009d74:	b003      	add	sp, #12
 8009d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d7a <__copybits>:
 8009d7a:	3901      	subs	r1, #1
 8009d7c:	b570      	push	{r4, r5, r6, lr}
 8009d7e:	1149      	asrs	r1, r1, #5
 8009d80:	6914      	ldr	r4, [r2, #16]
 8009d82:	3101      	adds	r1, #1
 8009d84:	f102 0314 	add.w	r3, r2, #20
 8009d88:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009d8c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009d90:	1f05      	subs	r5, r0, #4
 8009d92:	42a3      	cmp	r3, r4
 8009d94:	d30c      	bcc.n	8009db0 <__copybits+0x36>
 8009d96:	1aa3      	subs	r3, r4, r2
 8009d98:	3b11      	subs	r3, #17
 8009d9a:	f023 0303 	bic.w	r3, r3, #3
 8009d9e:	3211      	adds	r2, #17
 8009da0:	42a2      	cmp	r2, r4
 8009da2:	bf88      	it	hi
 8009da4:	2300      	movhi	r3, #0
 8009da6:	4418      	add	r0, r3
 8009da8:	2300      	movs	r3, #0
 8009daa:	4288      	cmp	r0, r1
 8009dac:	d305      	bcc.n	8009dba <__copybits+0x40>
 8009dae:	bd70      	pop	{r4, r5, r6, pc}
 8009db0:	f853 6b04 	ldr.w	r6, [r3], #4
 8009db4:	f845 6f04 	str.w	r6, [r5, #4]!
 8009db8:	e7eb      	b.n	8009d92 <__copybits+0x18>
 8009dba:	f840 3b04 	str.w	r3, [r0], #4
 8009dbe:	e7f4      	b.n	8009daa <__copybits+0x30>

08009dc0 <__any_on>:
 8009dc0:	f100 0214 	add.w	r2, r0, #20
 8009dc4:	6900      	ldr	r0, [r0, #16]
 8009dc6:	114b      	asrs	r3, r1, #5
 8009dc8:	4298      	cmp	r0, r3
 8009dca:	b510      	push	{r4, lr}
 8009dcc:	db11      	blt.n	8009df2 <__any_on+0x32>
 8009dce:	dd0a      	ble.n	8009de6 <__any_on+0x26>
 8009dd0:	f011 011f 	ands.w	r1, r1, #31
 8009dd4:	d007      	beq.n	8009de6 <__any_on+0x26>
 8009dd6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009dda:	fa24 f001 	lsr.w	r0, r4, r1
 8009dde:	fa00 f101 	lsl.w	r1, r0, r1
 8009de2:	428c      	cmp	r4, r1
 8009de4:	d10b      	bne.n	8009dfe <__any_on+0x3e>
 8009de6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d803      	bhi.n	8009df6 <__any_on+0x36>
 8009dee:	2000      	movs	r0, #0
 8009df0:	bd10      	pop	{r4, pc}
 8009df2:	4603      	mov	r3, r0
 8009df4:	e7f7      	b.n	8009de6 <__any_on+0x26>
 8009df6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009dfa:	2900      	cmp	r1, #0
 8009dfc:	d0f5      	beq.n	8009dea <__any_on+0x2a>
 8009dfe:	2001      	movs	r0, #1
 8009e00:	e7f6      	b.n	8009df0 <__any_on+0x30>

08009e02 <_calloc_r>:
 8009e02:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e04:	fba1 2402 	umull	r2, r4, r1, r2
 8009e08:	b94c      	cbnz	r4, 8009e1e <_calloc_r+0x1c>
 8009e0a:	4611      	mov	r1, r2
 8009e0c:	9201      	str	r2, [sp, #4]
 8009e0e:	f000 f87b 	bl	8009f08 <_malloc_r>
 8009e12:	9a01      	ldr	r2, [sp, #4]
 8009e14:	4605      	mov	r5, r0
 8009e16:	b930      	cbnz	r0, 8009e26 <_calloc_r+0x24>
 8009e18:	4628      	mov	r0, r5
 8009e1a:	b003      	add	sp, #12
 8009e1c:	bd30      	pop	{r4, r5, pc}
 8009e1e:	220c      	movs	r2, #12
 8009e20:	6002      	str	r2, [r0, #0]
 8009e22:	2500      	movs	r5, #0
 8009e24:	e7f8      	b.n	8009e18 <_calloc_r+0x16>
 8009e26:	4621      	mov	r1, r4
 8009e28:	f7fb ff76 	bl	8005d18 <memset>
 8009e2c:	e7f4      	b.n	8009e18 <_calloc_r+0x16>
	...

08009e30 <_free_r>:
 8009e30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e32:	2900      	cmp	r1, #0
 8009e34:	d044      	beq.n	8009ec0 <_free_r+0x90>
 8009e36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e3a:	9001      	str	r0, [sp, #4]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	f1a1 0404 	sub.w	r4, r1, #4
 8009e42:	bfb8      	it	lt
 8009e44:	18e4      	addlt	r4, r4, r3
 8009e46:	f001 f87f 	bl	800af48 <__malloc_lock>
 8009e4a:	4a1e      	ldr	r2, [pc, #120]	; (8009ec4 <_free_r+0x94>)
 8009e4c:	9801      	ldr	r0, [sp, #4]
 8009e4e:	6813      	ldr	r3, [r2, #0]
 8009e50:	b933      	cbnz	r3, 8009e60 <_free_r+0x30>
 8009e52:	6063      	str	r3, [r4, #4]
 8009e54:	6014      	str	r4, [r2, #0]
 8009e56:	b003      	add	sp, #12
 8009e58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e5c:	f001 b87a 	b.w	800af54 <__malloc_unlock>
 8009e60:	42a3      	cmp	r3, r4
 8009e62:	d908      	bls.n	8009e76 <_free_r+0x46>
 8009e64:	6825      	ldr	r5, [r4, #0]
 8009e66:	1961      	adds	r1, r4, r5
 8009e68:	428b      	cmp	r3, r1
 8009e6a:	bf01      	itttt	eq
 8009e6c:	6819      	ldreq	r1, [r3, #0]
 8009e6e:	685b      	ldreq	r3, [r3, #4]
 8009e70:	1949      	addeq	r1, r1, r5
 8009e72:	6021      	streq	r1, [r4, #0]
 8009e74:	e7ed      	b.n	8009e52 <_free_r+0x22>
 8009e76:	461a      	mov	r2, r3
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	b10b      	cbz	r3, 8009e80 <_free_r+0x50>
 8009e7c:	42a3      	cmp	r3, r4
 8009e7e:	d9fa      	bls.n	8009e76 <_free_r+0x46>
 8009e80:	6811      	ldr	r1, [r2, #0]
 8009e82:	1855      	adds	r5, r2, r1
 8009e84:	42a5      	cmp	r5, r4
 8009e86:	d10b      	bne.n	8009ea0 <_free_r+0x70>
 8009e88:	6824      	ldr	r4, [r4, #0]
 8009e8a:	4421      	add	r1, r4
 8009e8c:	1854      	adds	r4, r2, r1
 8009e8e:	42a3      	cmp	r3, r4
 8009e90:	6011      	str	r1, [r2, #0]
 8009e92:	d1e0      	bne.n	8009e56 <_free_r+0x26>
 8009e94:	681c      	ldr	r4, [r3, #0]
 8009e96:	685b      	ldr	r3, [r3, #4]
 8009e98:	6053      	str	r3, [r2, #4]
 8009e9a:	4421      	add	r1, r4
 8009e9c:	6011      	str	r1, [r2, #0]
 8009e9e:	e7da      	b.n	8009e56 <_free_r+0x26>
 8009ea0:	d902      	bls.n	8009ea8 <_free_r+0x78>
 8009ea2:	230c      	movs	r3, #12
 8009ea4:	6003      	str	r3, [r0, #0]
 8009ea6:	e7d6      	b.n	8009e56 <_free_r+0x26>
 8009ea8:	6825      	ldr	r5, [r4, #0]
 8009eaa:	1961      	adds	r1, r4, r5
 8009eac:	428b      	cmp	r3, r1
 8009eae:	bf04      	itt	eq
 8009eb0:	6819      	ldreq	r1, [r3, #0]
 8009eb2:	685b      	ldreq	r3, [r3, #4]
 8009eb4:	6063      	str	r3, [r4, #4]
 8009eb6:	bf04      	itt	eq
 8009eb8:	1949      	addeq	r1, r1, r5
 8009eba:	6021      	streq	r1, [r4, #0]
 8009ebc:	6054      	str	r4, [r2, #4]
 8009ebe:	e7ca      	b.n	8009e56 <_free_r+0x26>
 8009ec0:	b003      	add	sp, #12
 8009ec2:	bd30      	pop	{r4, r5, pc}
 8009ec4:	200008d0 	.word	0x200008d0

08009ec8 <sbrk_aligned>:
 8009ec8:	b570      	push	{r4, r5, r6, lr}
 8009eca:	4e0e      	ldr	r6, [pc, #56]	; (8009f04 <sbrk_aligned+0x3c>)
 8009ecc:	460c      	mov	r4, r1
 8009ece:	6831      	ldr	r1, [r6, #0]
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	b911      	cbnz	r1, 8009eda <sbrk_aligned+0x12>
 8009ed4:	f000 fec8 	bl	800ac68 <_sbrk_r>
 8009ed8:	6030      	str	r0, [r6, #0]
 8009eda:	4621      	mov	r1, r4
 8009edc:	4628      	mov	r0, r5
 8009ede:	f000 fec3 	bl	800ac68 <_sbrk_r>
 8009ee2:	1c43      	adds	r3, r0, #1
 8009ee4:	d00a      	beq.n	8009efc <sbrk_aligned+0x34>
 8009ee6:	1cc4      	adds	r4, r0, #3
 8009ee8:	f024 0403 	bic.w	r4, r4, #3
 8009eec:	42a0      	cmp	r0, r4
 8009eee:	d007      	beq.n	8009f00 <sbrk_aligned+0x38>
 8009ef0:	1a21      	subs	r1, r4, r0
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	f000 feb8 	bl	800ac68 <_sbrk_r>
 8009ef8:	3001      	adds	r0, #1
 8009efa:	d101      	bne.n	8009f00 <sbrk_aligned+0x38>
 8009efc:	f04f 34ff 	mov.w	r4, #4294967295
 8009f00:	4620      	mov	r0, r4
 8009f02:	bd70      	pop	{r4, r5, r6, pc}
 8009f04:	200008d4 	.word	0x200008d4

08009f08 <_malloc_r>:
 8009f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f0c:	1ccd      	adds	r5, r1, #3
 8009f0e:	f025 0503 	bic.w	r5, r5, #3
 8009f12:	3508      	adds	r5, #8
 8009f14:	2d0c      	cmp	r5, #12
 8009f16:	bf38      	it	cc
 8009f18:	250c      	movcc	r5, #12
 8009f1a:	2d00      	cmp	r5, #0
 8009f1c:	4607      	mov	r7, r0
 8009f1e:	db01      	blt.n	8009f24 <_malloc_r+0x1c>
 8009f20:	42a9      	cmp	r1, r5
 8009f22:	d905      	bls.n	8009f30 <_malloc_r+0x28>
 8009f24:	230c      	movs	r3, #12
 8009f26:	603b      	str	r3, [r7, #0]
 8009f28:	2600      	movs	r6, #0
 8009f2a:	4630      	mov	r0, r6
 8009f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f30:	4e2e      	ldr	r6, [pc, #184]	; (8009fec <_malloc_r+0xe4>)
 8009f32:	f001 f809 	bl	800af48 <__malloc_lock>
 8009f36:	6833      	ldr	r3, [r6, #0]
 8009f38:	461c      	mov	r4, r3
 8009f3a:	bb34      	cbnz	r4, 8009f8a <_malloc_r+0x82>
 8009f3c:	4629      	mov	r1, r5
 8009f3e:	4638      	mov	r0, r7
 8009f40:	f7ff ffc2 	bl	8009ec8 <sbrk_aligned>
 8009f44:	1c43      	adds	r3, r0, #1
 8009f46:	4604      	mov	r4, r0
 8009f48:	d14d      	bne.n	8009fe6 <_malloc_r+0xde>
 8009f4a:	6834      	ldr	r4, [r6, #0]
 8009f4c:	4626      	mov	r6, r4
 8009f4e:	2e00      	cmp	r6, #0
 8009f50:	d140      	bne.n	8009fd4 <_malloc_r+0xcc>
 8009f52:	6823      	ldr	r3, [r4, #0]
 8009f54:	4631      	mov	r1, r6
 8009f56:	4638      	mov	r0, r7
 8009f58:	eb04 0803 	add.w	r8, r4, r3
 8009f5c:	f000 fe84 	bl	800ac68 <_sbrk_r>
 8009f60:	4580      	cmp	r8, r0
 8009f62:	d13a      	bne.n	8009fda <_malloc_r+0xd2>
 8009f64:	6821      	ldr	r1, [r4, #0]
 8009f66:	3503      	adds	r5, #3
 8009f68:	1a6d      	subs	r5, r5, r1
 8009f6a:	f025 0503 	bic.w	r5, r5, #3
 8009f6e:	3508      	adds	r5, #8
 8009f70:	2d0c      	cmp	r5, #12
 8009f72:	bf38      	it	cc
 8009f74:	250c      	movcc	r5, #12
 8009f76:	4629      	mov	r1, r5
 8009f78:	4638      	mov	r0, r7
 8009f7a:	f7ff ffa5 	bl	8009ec8 <sbrk_aligned>
 8009f7e:	3001      	adds	r0, #1
 8009f80:	d02b      	beq.n	8009fda <_malloc_r+0xd2>
 8009f82:	6823      	ldr	r3, [r4, #0]
 8009f84:	442b      	add	r3, r5
 8009f86:	6023      	str	r3, [r4, #0]
 8009f88:	e00e      	b.n	8009fa8 <_malloc_r+0xa0>
 8009f8a:	6822      	ldr	r2, [r4, #0]
 8009f8c:	1b52      	subs	r2, r2, r5
 8009f8e:	d41e      	bmi.n	8009fce <_malloc_r+0xc6>
 8009f90:	2a0b      	cmp	r2, #11
 8009f92:	d916      	bls.n	8009fc2 <_malloc_r+0xba>
 8009f94:	1961      	adds	r1, r4, r5
 8009f96:	42a3      	cmp	r3, r4
 8009f98:	6025      	str	r5, [r4, #0]
 8009f9a:	bf18      	it	ne
 8009f9c:	6059      	strne	r1, [r3, #4]
 8009f9e:	6863      	ldr	r3, [r4, #4]
 8009fa0:	bf08      	it	eq
 8009fa2:	6031      	streq	r1, [r6, #0]
 8009fa4:	5162      	str	r2, [r4, r5]
 8009fa6:	604b      	str	r3, [r1, #4]
 8009fa8:	4638      	mov	r0, r7
 8009faa:	f104 060b 	add.w	r6, r4, #11
 8009fae:	f000 ffd1 	bl	800af54 <__malloc_unlock>
 8009fb2:	f026 0607 	bic.w	r6, r6, #7
 8009fb6:	1d23      	adds	r3, r4, #4
 8009fb8:	1af2      	subs	r2, r6, r3
 8009fba:	d0b6      	beq.n	8009f2a <_malloc_r+0x22>
 8009fbc:	1b9b      	subs	r3, r3, r6
 8009fbe:	50a3      	str	r3, [r4, r2]
 8009fc0:	e7b3      	b.n	8009f2a <_malloc_r+0x22>
 8009fc2:	6862      	ldr	r2, [r4, #4]
 8009fc4:	42a3      	cmp	r3, r4
 8009fc6:	bf0c      	ite	eq
 8009fc8:	6032      	streq	r2, [r6, #0]
 8009fca:	605a      	strne	r2, [r3, #4]
 8009fcc:	e7ec      	b.n	8009fa8 <_malloc_r+0xa0>
 8009fce:	4623      	mov	r3, r4
 8009fd0:	6864      	ldr	r4, [r4, #4]
 8009fd2:	e7b2      	b.n	8009f3a <_malloc_r+0x32>
 8009fd4:	4634      	mov	r4, r6
 8009fd6:	6876      	ldr	r6, [r6, #4]
 8009fd8:	e7b9      	b.n	8009f4e <_malloc_r+0x46>
 8009fda:	230c      	movs	r3, #12
 8009fdc:	603b      	str	r3, [r7, #0]
 8009fde:	4638      	mov	r0, r7
 8009fe0:	f000 ffb8 	bl	800af54 <__malloc_unlock>
 8009fe4:	e7a1      	b.n	8009f2a <_malloc_r+0x22>
 8009fe6:	6025      	str	r5, [r4, #0]
 8009fe8:	e7de      	b.n	8009fa8 <_malloc_r+0xa0>
 8009fea:	bf00      	nop
 8009fec:	200008d0 	.word	0x200008d0

08009ff0 <__ssputs_r>:
 8009ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ff4:	688e      	ldr	r6, [r1, #8]
 8009ff6:	429e      	cmp	r6, r3
 8009ff8:	4682      	mov	sl, r0
 8009ffa:	460c      	mov	r4, r1
 8009ffc:	4690      	mov	r8, r2
 8009ffe:	461f      	mov	r7, r3
 800a000:	d838      	bhi.n	800a074 <__ssputs_r+0x84>
 800a002:	898a      	ldrh	r2, [r1, #12]
 800a004:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a008:	d032      	beq.n	800a070 <__ssputs_r+0x80>
 800a00a:	6825      	ldr	r5, [r4, #0]
 800a00c:	6909      	ldr	r1, [r1, #16]
 800a00e:	eba5 0901 	sub.w	r9, r5, r1
 800a012:	6965      	ldr	r5, [r4, #20]
 800a014:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a018:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a01c:	3301      	adds	r3, #1
 800a01e:	444b      	add	r3, r9
 800a020:	106d      	asrs	r5, r5, #1
 800a022:	429d      	cmp	r5, r3
 800a024:	bf38      	it	cc
 800a026:	461d      	movcc	r5, r3
 800a028:	0553      	lsls	r3, r2, #21
 800a02a:	d531      	bpl.n	800a090 <__ssputs_r+0xa0>
 800a02c:	4629      	mov	r1, r5
 800a02e:	f7ff ff6b 	bl	8009f08 <_malloc_r>
 800a032:	4606      	mov	r6, r0
 800a034:	b950      	cbnz	r0, 800a04c <__ssputs_r+0x5c>
 800a036:	230c      	movs	r3, #12
 800a038:	f8ca 3000 	str.w	r3, [sl]
 800a03c:	89a3      	ldrh	r3, [r4, #12]
 800a03e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a042:	81a3      	strh	r3, [r4, #12]
 800a044:	f04f 30ff 	mov.w	r0, #4294967295
 800a048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a04c:	6921      	ldr	r1, [r4, #16]
 800a04e:	464a      	mov	r2, r9
 800a050:	f7ff fa08 	bl	8009464 <memcpy>
 800a054:	89a3      	ldrh	r3, [r4, #12]
 800a056:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a05a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a05e:	81a3      	strh	r3, [r4, #12]
 800a060:	6126      	str	r6, [r4, #16]
 800a062:	6165      	str	r5, [r4, #20]
 800a064:	444e      	add	r6, r9
 800a066:	eba5 0509 	sub.w	r5, r5, r9
 800a06a:	6026      	str	r6, [r4, #0]
 800a06c:	60a5      	str	r5, [r4, #8]
 800a06e:	463e      	mov	r6, r7
 800a070:	42be      	cmp	r6, r7
 800a072:	d900      	bls.n	800a076 <__ssputs_r+0x86>
 800a074:	463e      	mov	r6, r7
 800a076:	6820      	ldr	r0, [r4, #0]
 800a078:	4632      	mov	r2, r6
 800a07a:	4641      	mov	r1, r8
 800a07c:	f000 ff4a 	bl	800af14 <memmove>
 800a080:	68a3      	ldr	r3, [r4, #8]
 800a082:	1b9b      	subs	r3, r3, r6
 800a084:	60a3      	str	r3, [r4, #8]
 800a086:	6823      	ldr	r3, [r4, #0]
 800a088:	4433      	add	r3, r6
 800a08a:	6023      	str	r3, [r4, #0]
 800a08c:	2000      	movs	r0, #0
 800a08e:	e7db      	b.n	800a048 <__ssputs_r+0x58>
 800a090:	462a      	mov	r2, r5
 800a092:	f000 ff65 	bl	800af60 <_realloc_r>
 800a096:	4606      	mov	r6, r0
 800a098:	2800      	cmp	r0, #0
 800a09a:	d1e1      	bne.n	800a060 <__ssputs_r+0x70>
 800a09c:	6921      	ldr	r1, [r4, #16]
 800a09e:	4650      	mov	r0, sl
 800a0a0:	f7ff fec6 	bl	8009e30 <_free_r>
 800a0a4:	e7c7      	b.n	800a036 <__ssputs_r+0x46>
	...

0800a0a8 <_svfiprintf_r>:
 800a0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ac:	4698      	mov	r8, r3
 800a0ae:	898b      	ldrh	r3, [r1, #12]
 800a0b0:	061b      	lsls	r3, r3, #24
 800a0b2:	b09d      	sub	sp, #116	; 0x74
 800a0b4:	4607      	mov	r7, r0
 800a0b6:	460d      	mov	r5, r1
 800a0b8:	4614      	mov	r4, r2
 800a0ba:	d50e      	bpl.n	800a0da <_svfiprintf_r+0x32>
 800a0bc:	690b      	ldr	r3, [r1, #16]
 800a0be:	b963      	cbnz	r3, 800a0da <_svfiprintf_r+0x32>
 800a0c0:	2140      	movs	r1, #64	; 0x40
 800a0c2:	f7ff ff21 	bl	8009f08 <_malloc_r>
 800a0c6:	6028      	str	r0, [r5, #0]
 800a0c8:	6128      	str	r0, [r5, #16]
 800a0ca:	b920      	cbnz	r0, 800a0d6 <_svfiprintf_r+0x2e>
 800a0cc:	230c      	movs	r3, #12
 800a0ce:	603b      	str	r3, [r7, #0]
 800a0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0d4:	e0d1      	b.n	800a27a <_svfiprintf_r+0x1d2>
 800a0d6:	2340      	movs	r3, #64	; 0x40
 800a0d8:	616b      	str	r3, [r5, #20]
 800a0da:	2300      	movs	r3, #0
 800a0dc:	9309      	str	r3, [sp, #36]	; 0x24
 800a0de:	2320      	movs	r3, #32
 800a0e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a0e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0e8:	2330      	movs	r3, #48	; 0x30
 800a0ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a294 <_svfiprintf_r+0x1ec>
 800a0ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a0f2:	f04f 0901 	mov.w	r9, #1
 800a0f6:	4623      	mov	r3, r4
 800a0f8:	469a      	mov	sl, r3
 800a0fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0fe:	b10a      	cbz	r2, 800a104 <_svfiprintf_r+0x5c>
 800a100:	2a25      	cmp	r2, #37	; 0x25
 800a102:	d1f9      	bne.n	800a0f8 <_svfiprintf_r+0x50>
 800a104:	ebba 0b04 	subs.w	fp, sl, r4
 800a108:	d00b      	beq.n	800a122 <_svfiprintf_r+0x7a>
 800a10a:	465b      	mov	r3, fp
 800a10c:	4622      	mov	r2, r4
 800a10e:	4629      	mov	r1, r5
 800a110:	4638      	mov	r0, r7
 800a112:	f7ff ff6d 	bl	8009ff0 <__ssputs_r>
 800a116:	3001      	adds	r0, #1
 800a118:	f000 80aa 	beq.w	800a270 <_svfiprintf_r+0x1c8>
 800a11c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a11e:	445a      	add	r2, fp
 800a120:	9209      	str	r2, [sp, #36]	; 0x24
 800a122:	f89a 3000 	ldrb.w	r3, [sl]
 800a126:	2b00      	cmp	r3, #0
 800a128:	f000 80a2 	beq.w	800a270 <_svfiprintf_r+0x1c8>
 800a12c:	2300      	movs	r3, #0
 800a12e:	f04f 32ff 	mov.w	r2, #4294967295
 800a132:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a136:	f10a 0a01 	add.w	sl, sl, #1
 800a13a:	9304      	str	r3, [sp, #16]
 800a13c:	9307      	str	r3, [sp, #28]
 800a13e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a142:	931a      	str	r3, [sp, #104]	; 0x68
 800a144:	4654      	mov	r4, sl
 800a146:	2205      	movs	r2, #5
 800a148:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a14c:	4851      	ldr	r0, [pc, #324]	; (800a294 <_svfiprintf_r+0x1ec>)
 800a14e:	f7f6 f847 	bl	80001e0 <memchr>
 800a152:	9a04      	ldr	r2, [sp, #16]
 800a154:	b9d8      	cbnz	r0, 800a18e <_svfiprintf_r+0xe6>
 800a156:	06d0      	lsls	r0, r2, #27
 800a158:	bf44      	itt	mi
 800a15a:	2320      	movmi	r3, #32
 800a15c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a160:	0711      	lsls	r1, r2, #28
 800a162:	bf44      	itt	mi
 800a164:	232b      	movmi	r3, #43	; 0x2b
 800a166:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a16a:	f89a 3000 	ldrb.w	r3, [sl]
 800a16e:	2b2a      	cmp	r3, #42	; 0x2a
 800a170:	d015      	beq.n	800a19e <_svfiprintf_r+0xf6>
 800a172:	9a07      	ldr	r2, [sp, #28]
 800a174:	4654      	mov	r4, sl
 800a176:	2000      	movs	r0, #0
 800a178:	f04f 0c0a 	mov.w	ip, #10
 800a17c:	4621      	mov	r1, r4
 800a17e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a182:	3b30      	subs	r3, #48	; 0x30
 800a184:	2b09      	cmp	r3, #9
 800a186:	d94e      	bls.n	800a226 <_svfiprintf_r+0x17e>
 800a188:	b1b0      	cbz	r0, 800a1b8 <_svfiprintf_r+0x110>
 800a18a:	9207      	str	r2, [sp, #28]
 800a18c:	e014      	b.n	800a1b8 <_svfiprintf_r+0x110>
 800a18e:	eba0 0308 	sub.w	r3, r0, r8
 800a192:	fa09 f303 	lsl.w	r3, r9, r3
 800a196:	4313      	orrs	r3, r2
 800a198:	9304      	str	r3, [sp, #16]
 800a19a:	46a2      	mov	sl, r4
 800a19c:	e7d2      	b.n	800a144 <_svfiprintf_r+0x9c>
 800a19e:	9b03      	ldr	r3, [sp, #12]
 800a1a0:	1d19      	adds	r1, r3, #4
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	9103      	str	r1, [sp, #12]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	bfbb      	ittet	lt
 800a1aa:	425b      	neglt	r3, r3
 800a1ac:	f042 0202 	orrlt.w	r2, r2, #2
 800a1b0:	9307      	strge	r3, [sp, #28]
 800a1b2:	9307      	strlt	r3, [sp, #28]
 800a1b4:	bfb8      	it	lt
 800a1b6:	9204      	strlt	r2, [sp, #16]
 800a1b8:	7823      	ldrb	r3, [r4, #0]
 800a1ba:	2b2e      	cmp	r3, #46	; 0x2e
 800a1bc:	d10c      	bne.n	800a1d8 <_svfiprintf_r+0x130>
 800a1be:	7863      	ldrb	r3, [r4, #1]
 800a1c0:	2b2a      	cmp	r3, #42	; 0x2a
 800a1c2:	d135      	bne.n	800a230 <_svfiprintf_r+0x188>
 800a1c4:	9b03      	ldr	r3, [sp, #12]
 800a1c6:	1d1a      	adds	r2, r3, #4
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	9203      	str	r2, [sp, #12]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	bfb8      	it	lt
 800a1d0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a1d4:	3402      	adds	r4, #2
 800a1d6:	9305      	str	r3, [sp, #20]
 800a1d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a2a4 <_svfiprintf_r+0x1fc>
 800a1dc:	7821      	ldrb	r1, [r4, #0]
 800a1de:	2203      	movs	r2, #3
 800a1e0:	4650      	mov	r0, sl
 800a1e2:	f7f5 fffd 	bl	80001e0 <memchr>
 800a1e6:	b140      	cbz	r0, 800a1fa <_svfiprintf_r+0x152>
 800a1e8:	2340      	movs	r3, #64	; 0x40
 800a1ea:	eba0 000a 	sub.w	r0, r0, sl
 800a1ee:	fa03 f000 	lsl.w	r0, r3, r0
 800a1f2:	9b04      	ldr	r3, [sp, #16]
 800a1f4:	4303      	orrs	r3, r0
 800a1f6:	3401      	adds	r4, #1
 800a1f8:	9304      	str	r3, [sp, #16]
 800a1fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1fe:	4826      	ldr	r0, [pc, #152]	; (800a298 <_svfiprintf_r+0x1f0>)
 800a200:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a204:	2206      	movs	r2, #6
 800a206:	f7f5 ffeb 	bl	80001e0 <memchr>
 800a20a:	2800      	cmp	r0, #0
 800a20c:	d038      	beq.n	800a280 <_svfiprintf_r+0x1d8>
 800a20e:	4b23      	ldr	r3, [pc, #140]	; (800a29c <_svfiprintf_r+0x1f4>)
 800a210:	bb1b      	cbnz	r3, 800a25a <_svfiprintf_r+0x1b2>
 800a212:	9b03      	ldr	r3, [sp, #12]
 800a214:	3307      	adds	r3, #7
 800a216:	f023 0307 	bic.w	r3, r3, #7
 800a21a:	3308      	adds	r3, #8
 800a21c:	9303      	str	r3, [sp, #12]
 800a21e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a220:	4433      	add	r3, r6
 800a222:	9309      	str	r3, [sp, #36]	; 0x24
 800a224:	e767      	b.n	800a0f6 <_svfiprintf_r+0x4e>
 800a226:	fb0c 3202 	mla	r2, ip, r2, r3
 800a22a:	460c      	mov	r4, r1
 800a22c:	2001      	movs	r0, #1
 800a22e:	e7a5      	b.n	800a17c <_svfiprintf_r+0xd4>
 800a230:	2300      	movs	r3, #0
 800a232:	3401      	adds	r4, #1
 800a234:	9305      	str	r3, [sp, #20]
 800a236:	4619      	mov	r1, r3
 800a238:	f04f 0c0a 	mov.w	ip, #10
 800a23c:	4620      	mov	r0, r4
 800a23e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a242:	3a30      	subs	r2, #48	; 0x30
 800a244:	2a09      	cmp	r2, #9
 800a246:	d903      	bls.n	800a250 <_svfiprintf_r+0x1a8>
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d0c5      	beq.n	800a1d8 <_svfiprintf_r+0x130>
 800a24c:	9105      	str	r1, [sp, #20]
 800a24e:	e7c3      	b.n	800a1d8 <_svfiprintf_r+0x130>
 800a250:	fb0c 2101 	mla	r1, ip, r1, r2
 800a254:	4604      	mov	r4, r0
 800a256:	2301      	movs	r3, #1
 800a258:	e7f0      	b.n	800a23c <_svfiprintf_r+0x194>
 800a25a:	ab03      	add	r3, sp, #12
 800a25c:	9300      	str	r3, [sp, #0]
 800a25e:	462a      	mov	r2, r5
 800a260:	4b0f      	ldr	r3, [pc, #60]	; (800a2a0 <_svfiprintf_r+0x1f8>)
 800a262:	a904      	add	r1, sp, #16
 800a264:	4638      	mov	r0, r7
 800a266:	f7fb fdff 	bl	8005e68 <_printf_float>
 800a26a:	1c42      	adds	r2, r0, #1
 800a26c:	4606      	mov	r6, r0
 800a26e:	d1d6      	bne.n	800a21e <_svfiprintf_r+0x176>
 800a270:	89ab      	ldrh	r3, [r5, #12]
 800a272:	065b      	lsls	r3, r3, #25
 800a274:	f53f af2c 	bmi.w	800a0d0 <_svfiprintf_r+0x28>
 800a278:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a27a:	b01d      	add	sp, #116	; 0x74
 800a27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a280:	ab03      	add	r3, sp, #12
 800a282:	9300      	str	r3, [sp, #0]
 800a284:	462a      	mov	r2, r5
 800a286:	4b06      	ldr	r3, [pc, #24]	; (800a2a0 <_svfiprintf_r+0x1f8>)
 800a288:	a904      	add	r1, sp, #16
 800a28a:	4638      	mov	r0, r7
 800a28c:	f7fc f890 	bl	80063b0 <_printf_i>
 800a290:	e7eb      	b.n	800a26a <_svfiprintf_r+0x1c2>
 800a292:	bf00      	nop
 800a294:	0800ba0c 	.word	0x0800ba0c
 800a298:	0800ba16 	.word	0x0800ba16
 800a29c:	08005e69 	.word	0x08005e69
 800a2a0:	08009ff1 	.word	0x08009ff1
 800a2a4:	0800ba12 	.word	0x0800ba12

0800a2a8 <_sungetc_r>:
 800a2a8:	b538      	push	{r3, r4, r5, lr}
 800a2aa:	1c4b      	adds	r3, r1, #1
 800a2ac:	4614      	mov	r4, r2
 800a2ae:	d103      	bne.n	800a2b8 <_sungetc_r+0x10>
 800a2b0:	f04f 35ff 	mov.w	r5, #4294967295
 800a2b4:	4628      	mov	r0, r5
 800a2b6:	bd38      	pop	{r3, r4, r5, pc}
 800a2b8:	8993      	ldrh	r3, [r2, #12]
 800a2ba:	f023 0320 	bic.w	r3, r3, #32
 800a2be:	8193      	strh	r3, [r2, #12]
 800a2c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a2c2:	6852      	ldr	r2, [r2, #4]
 800a2c4:	b2cd      	uxtb	r5, r1
 800a2c6:	b18b      	cbz	r3, 800a2ec <_sungetc_r+0x44>
 800a2c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	dd08      	ble.n	800a2e0 <_sungetc_r+0x38>
 800a2ce:	6823      	ldr	r3, [r4, #0]
 800a2d0:	1e5a      	subs	r2, r3, #1
 800a2d2:	6022      	str	r2, [r4, #0]
 800a2d4:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a2d8:	6863      	ldr	r3, [r4, #4]
 800a2da:	3301      	adds	r3, #1
 800a2dc:	6063      	str	r3, [r4, #4]
 800a2de:	e7e9      	b.n	800a2b4 <_sungetc_r+0xc>
 800a2e0:	4621      	mov	r1, r4
 800a2e2:	f000 fd7d 	bl	800ade0 <__submore>
 800a2e6:	2800      	cmp	r0, #0
 800a2e8:	d0f1      	beq.n	800a2ce <_sungetc_r+0x26>
 800a2ea:	e7e1      	b.n	800a2b0 <_sungetc_r+0x8>
 800a2ec:	6921      	ldr	r1, [r4, #16]
 800a2ee:	6823      	ldr	r3, [r4, #0]
 800a2f0:	b151      	cbz	r1, 800a308 <_sungetc_r+0x60>
 800a2f2:	4299      	cmp	r1, r3
 800a2f4:	d208      	bcs.n	800a308 <_sungetc_r+0x60>
 800a2f6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a2fa:	42a9      	cmp	r1, r5
 800a2fc:	d104      	bne.n	800a308 <_sungetc_r+0x60>
 800a2fe:	3b01      	subs	r3, #1
 800a300:	3201      	adds	r2, #1
 800a302:	6023      	str	r3, [r4, #0]
 800a304:	6062      	str	r2, [r4, #4]
 800a306:	e7d5      	b.n	800a2b4 <_sungetc_r+0xc>
 800a308:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a30c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a310:	6363      	str	r3, [r4, #52]	; 0x34
 800a312:	2303      	movs	r3, #3
 800a314:	63a3      	str	r3, [r4, #56]	; 0x38
 800a316:	4623      	mov	r3, r4
 800a318:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a31c:	6023      	str	r3, [r4, #0]
 800a31e:	2301      	movs	r3, #1
 800a320:	e7dc      	b.n	800a2dc <_sungetc_r+0x34>

0800a322 <__ssrefill_r>:
 800a322:	b510      	push	{r4, lr}
 800a324:	460c      	mov	r4, r1
 800a326:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a328:	b169      	cbz	r1, 800a346 <__ssrefill_r+0x24>
 800a32a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a32e:	4299      	cmp	r1, r3
 800a330:	d001      	beq.n	800a336 <__ssrefill_r+0x14>
 800a332:	f7ff fd7d 	bl	8009e30 <_free_r>
 800a336:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a338:	6063      	str	r3, [r4, #4]
 800a33a:	2000      	movs	r0, #0
 800a33c:	6360      	str	r0, [r4, #52]	; 0x34
 800a33e:	b113      	cbz	r3, 800a346 <__ssrefill_r+0x24>
 800a340:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a342:	6023      	str	r3, [r4, #0]
 800a344:	bd10      	pop	{r4, pc}
 800a346:	6923      	ldr	r3, [r4, #16]
 800a348:	6023      	str	r3, [r4, #0]
 800a34a:	2300      	movs	r3, #0
 800a34c:	6063      	str	r3, [r4, #4]
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	f043 0320 	orr.w	r3, r3, #32
 800a354:	81a3      	strh	r3, [r4, #12]
 800a356:	f04f 30ff 	mov.w	r0, #4294967295
 800a35a:	e7f3      	b.n	800a344 <__ssrefill_r+0x22>

0800a35c <__ssvfiscanf_r>:
 800a35c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a360:	460c      	mov	r4, r1
 800a362:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800a366:	2100      	movs	r1, #0
 800a368:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a36c:	49a6      	ldr	r1, [pc, #664]	; (800a608 <__ssvfiscanf_r+0x2ac>)
 800a36e:	91a0      	str	r1, [sp, #640]	; 0x280
 800a370:	f10d 0804 	add.w	r8, sp, #4
 800a374:	49a5      	ldr	r1, [pc, #660]	; (800a60c <__ssvfiscanf_r+0x2b0>)
 800a376:	4fa6      	ldr	r7, [pc, #664]	; (800a610 <__ssvfiscanf_r+0x2b4>)
 800a378:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a614 <__ssvfiscanf_r+0x2b8>
 800a37c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a380:	4606      	mov	r6, r0
 800a382:	91a1      	str	r1, [sp, #644]	; 0x284
 800a384:	9300      	str	r3, [sp, #0]
 800a386:	7813      	ldrb	r3, [r2, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	f000 815a 	beq.w	800a642 <__ssvfiscanf_r+0x2e6>
 800a38e:	5dd9      	ldrb	r1, [r3, r7]
 800a390:	f011 0108 	ands.w	r1, r1, #8
 800a394:	f102 0501 	add.w	r5, r2, #1
 800a398:	d019      	beq.n	800a3ce <__ssvfiscanf_r+0x72>
 800a39a:	6863      	ldr	r3, [r4, #4]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	dd0f      	ble.n	800a3c0 <__ssvfiscanf_r+0x64>
 800a3a0:	6823      	ldr	r3, [r4, #0]
 800a3a2:	781a      	ldrb	r2, [r3, #0]
 800a3a4:	5cba      	ldrb	r2, [r7, r2]
 800a3a6:	0712      	lsls	r2, r2, #28
 800a3a8:	d401      	bmi.n	800a3ae <__ssvfiscanf_r+0x52>
 800a3aa:	462a      	mov	r2, r5
 800a3ac:	e7eb      	b.n	800a386 <__ssvfiscanf_r+0x2a>
 800a3ae:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a3b0:	3201      	adds	r2, #1
 800a3b2:	9245      	str	r2, [sp, #276]	; 0x114
 800a3b4:	6862      	ldr	r2, [r4, #4]
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	3a01      	subs	r2, #1
 800a3ba:	6062      	str	r2, [r4, #4]
 800a3bc:	6023      	str	r3, [r4, #0]
 800a3be:	e7ec      	b.n	800a39a <__ssvfiscanf_r+0x3e>
 800a3c0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a3c2:	4621      	mov	r1, r4
 800a3c4:	4630      	mov	r0, r6
 800a3c6:	4798      	blx	r3
 800a3c8:	2800      	cmp	r0, #0
 800a3ca:	d0e9      	beq.n	800a3a0 <__ssvfiscanf_r+0x44>
 800a3cc:	e7ed      	b.n	800a3aa <__ssvfiscanf_r+0x4e>
 800a3ce:	2b25      	cmp	r3, #37	; 0x25
 800a3d0:	d012      	beq.n	800a3f8 <__ssvfiscanf_r+0x9c>
 800a3d2:	469a      	mov	sl, r3
 800a3d4:	6863      	ldr	r3, [r4, #4]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	f340 8091 	ble.w	800a4fe <__ssvfiscanf_r+0x1a2>
 800a3dc:	6822      	ldr	r2, [r4, #0]
 800a3de:	7813      	ldrb	r3, [r2, #0]
 800a3e0:	4553      	cmp	r3, sl
 800a3e2:	f040 812e 	bne.w	800a642 <__ssvfiscanf_r+0x2e6>
 800a3e6:	6863      	ldr	r3, [r4, #4]
 800a3e8:	3b01      	subs	r3, #1
 800a3ea:	6063      	str	r3, [r4, #4]
 800a3ec:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a3ee:	3201      	adds	r2, #1
 800a3f0:	3301      	adds	r3, #1
 800a3f2:	6022      	str	r2, [r4, #0]
 800a3f4:	9345      	str	r3, [sp, #276]	; 0x114
 800a3f6:	e7d8      	b.n	800a3aa <__ssvfiscanf_r+0x4e>
 800a3f8:	9141      	str	r1, [sp, #260]	; 0x104
 800a3fa:	9143      	str	r1, [sp, #268]	; 0x10c
 800a3fc:	7853      	ldrb	r3, [r2, #1]
 800a3fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a400:	bf02      	ittt	eq
 800a402:	2310      	moveq	r3, #16
 800a404:	1c95      	addeq	r5, r2, #2
 800a406:	9341      	streq	r3, [sp, #260]	; 0x104
 800a408:	220a      	movs	r2, #10
 800a40a:	46aa      	mov	sl, r5
 800a40c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a410:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a414:	2b09      	cmp	r3, #9
 800a416:	d91d      	bls.n	800a454 <__ssvfiscanf_r+0xf8>
 800a418:	487e      	ldr	r0, [pc, #504]	; (800a614 <__ssvfiscanf_r+0x2b8>)
 800a41a:	2203      	movs	r2, #3
 800a41c:	f7f5 fee0 	bl	80001e0 <memchr>
 800a420:	b140      	cbz	r0, 800a434 <__ssvfiscanf_r+0xd8>
 800a422:	2301      	movs	r3, #1
 800a424:	eba0 0009 	sub.w	r0, r0, r9
 800a428:	fa03 f000 	lsl.w	r0, r3, r0
 800a42c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a42e:	4318      	orrs	r0, r3
 800a430:	9041      	str	r0, [sp, #260]	; 0x104
 800a432:	4655      	mov	r5, sl
 800a434:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a438:	2b78      	cmp	r3, #120	; 0x78
 800a43a:	d806      	bhi.n	800a44a <__ssvfiscanf_r+0xee>
 800a43c:	2b57      	cmp	r3, #87	; 0x57
 800a43e:	d810      	bhi.n	800a462 <__ssvfiscanf_r+0x106>
 800a440:	2b25      	cmp	r3, #37	; 0x25
 800a442:	d0c6      	beq.n	800a3d2 <__ssvfiscanf_r+0x76>
 800a444:	d856      	bhi.n	800a4f4 <__ssvfiscanf_r+0x198>
 800a446:	2b00      	cmp	r3, #0
 800a448:	d064      	beq.n	800a514 <__ssvfiscanf_r+0x1b8>
 800a44a:	2303      	movs	r3, #3
 800a44c:	9347      	str	r3, [sp, #284]	; 0x11c
 800a44e:	230a      	movs	r3, #10
 800a450:	9342      	str	r3, [sp, #264]	; 0x108
 800a452:	e071      	b.n	800a538 <__ssvfiscanf_r+0x1dc>
 800a454:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a456:	fb02 1103 	mla	r1, r2, r3, r1
 800a45a:	3930      	subs	r1, #48	; 0x30
 800a45c:	9143      	str	r1, [sp, #268]	; 0x10c
 800a45e:	4655      	mov	r5, sl
 800a460:	e7d3      	b.n	800a40a <__ssvfiscanf_r+0xae>
 800a462:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a466:	2a20      	cmp	r2, #32
 800a468:	d8ef      	bhi.n	800a44a <__ssvfiscanf_r+0xee>
 800a46a:	a101      	add	r1, pc, #4	; (adr r1, 800a470 <__ssvfiscanf_r+0x114>)
 800a46c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a470:	0800a523 	.word	0x0800a523
 800a474:	0800a44b 	.word	0x0800a44b
 800a478:	0800a44b 	.word	0x0800a44b
 800a47c:	0800a581 	.word	0x0800a581
 800a480:	0800a44b 	.word	0x0800a44b
 800a484:	0800a44b 	.word	0x0800a44b
 800a488:	0800a44b 	.word	0x0800a44b
 800a48c:	0800a44b 	.word	0x0800a44b
 800a490:	0800a44b 	.word	0x0800a44b
 800a494:	0800a44b 	.word	0x0800a44b
 800a498:	0800a44b 	.word	0x0800a44b
 800a49c:	0800a597 	.word	0x0800a597
 800a4a0:	0800a56d 	.word	0x0800a56d
 800a4a4:	0800a4fb 	.word	0x0800a4fb
 800a4a8:	0800a4fb 	.word	0x0800a4fb
 800a4ac:	0800a4fb 	.word	0x0800a4fb
 800a4b0:	0800a44b 	.word	0x0800a44b
 800a4b4:	0800a571 	.word	0x0800a571
 800a4b8:	0800a44b 	.word	0x0800a44b
 800a4bc:	0800a44b 	.word	0x0800a44b
 800a4c0:	0800a44b 	.word	0x0800a44b
 800a4c4:	0800a44b 	.word	0x0800a44b
 800a4c8:	0800a5a7 	.word	0x0800a5a7
 800a4cc:	0800a579 	.word	0x0800a579
 800a4d0:	0800a51b 	.word	0x0800a51b
 800a4d4:	0800a44b 	.word	0x0800a44b
 800a4d8:	0800a44b 	.word	0x0800a44b
 800a4dc:	0800a5a3 	.word	0x0800a5a3
 800a4e0:	0800a44b 	.word	0x0800a44b
 800a4e4:	0800a56d 	.word	0x0800a56d
 800a4e8:	0800a44b 	.word	0x0800a44b
 800a4ec:	0800a44b 	.word	0x0800a44b
 800a4f0:	0800a523 	.word	0x0800a523
 800a4f4:	3b45      	subs	r3, #69	; 0x45
 800a4f6:	2b02      	cmp	r3, #2
 800a4f8:	d8a7      	bhi.n	800a44a <__ssvfiscanf_r+0xee>
 800a4fa:	2305      	movs	r3, #5
 800a4fc:	e01b      	b.n	800a536 <__ssvfiscanf_r+0x1da>
 800a4fe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a500:	4621      	mov	r1, r4
 800a502:	4630      	mov	r0, r6
 800a504:	4798      	blx	r3
 800a506:	2800      	cmp	r0, #0
 800a508:	f43f af68 	beq.w	800a3dc <__ssvfiscanf_r+0x80>
 800a50c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a50e:	2800      	cmp	r0, #0
 800a510:	f040 808d 	bne.w	800a62e <__ssvfiscanf_r+0x2d2>
 800a514:	f04f 30ff 	mov.w	r0, #4294967295
 800a518:	e08f      	b.n	800a63a <__ssvfiscanf_r+0x2de>
 800a51a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a51c:	f042 0220 	orr.w	r2, r2, #32
 800a520:	9241      	str	r2, [sp, #260]	; 0x104
 800a522:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a524:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a528:	9241      	str	r2, [sp, #260]	; 0x104
 800a52a:	2210      	movs	r2, #16
 800a52c:	2b6f      	cmp	r3, #111	; 0x6f
 800a52e:	9242      	str	r2, [sp, #264]	; 0x108
 800a530:	bf34      	ite	cc
 800a532:	2303      	movcc	r3, #3
 800a534:	2304      	movcs	r3, #4
 800a536:	9347      	str	r3, [sp, #284]	; 0x11c
 800a538:	6863      	ldr	r3, [r4, #4]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	dd42      	ble.n	800a5c4 <__ssvfiscanf_r+0x268>
 800a53e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a540:	0659      	lsls	r1, r3, #25
 800a542:	d404      	bmi.n	800a54e <__ssvfiscanf_r+0x1f2>
 800a544:	6823      	ldr	r3, [r4, #0]
 800a546:	781a      	ldrb	r2, [r3, #0]
 800a548:	5cba      	ldrb	r2, [r7, r2]
 800a54a:	0712      	lsls	r2, r2, #28
 800a54c:	d441      	bmi.n	800a5d2 <__ssvfiscanf_r+0x276>
 800a54e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a550:	2b02      	cmp	r3, #2
 800a552:	dc50      	bgt.n	800a5f6 <__ssvfiscanf_r+0x29a>
 800a554:	466b      	mov	r3, sp
 800a556:	4622      	mov	r2, r4
 800a558:	a941      	add	r1, sp, #260	; 0x104
 800a55a:	4630      	mov	r0, r6
 800a55c:	f000 f9d0 	bl	800a900 <_scanf_chars>
 800a560:	2801      	cmp	r0, #1
 800a562:	d06e      	beq.n	800a642 <__ssvfiscanf_r+0x2e6>
 800a564:	2802      	cmp	r0, #2
 800a566:	f47f af20 	bne.w	800a3aa <__ssvfiscanf_r+0x4e>
 800a56a:	e7cf      	b.n	800a50c <__ssvfiscanf_r+0x1b0>
 800a56c:	220a      	movs	r2, #10
 800a56e:	e7dd      	b.n	800a52c <__ssvfiscanf_r+0x1d0>
 800a570:	2300      	movs	r3, #0
 800a572:	9342      	str	r3, [sp, #264]	; 0x108
 800a574:	2303      	movs	r3, #3
 800a576:	e7de      	b.n	800a536 <__ssvfiscanf_r+0x1da>
 800a578:	2308      	movs	r3, #8
 800a57a:	9342      	str	r3, [sp, #264]	; 0x108
 800a57c:	2304      	movs	r3, #4
 800a57e:	e7da      	b.n	800a536 <__ssvfiscanf_r+0x1da>
 800a580:	4629      	mov	r1, r5
 800a582:	4640      	mov	r0, r8
 800a584:	f000 fb80 	bl	800ac88 <__sccl>
 800a588:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a58a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a58e:	9341      	str	r3, [sp, #260]	; 0x104
 800a590:	4605      	mov	r5, r0
 800a592:	2301      	movs	r3, #1
 800a594:	e7cf      	b.n	800a536 <__ssvfiscanf_r+0x1da>
 800a596:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a59c:	9341      	str	r3, [sp, #260]	; 0x104
 800a59e:	2300      	movs	r3, #0
 800a5a0:	e7c9      	b.n	800a536 <__ssvfiscanf_r+0x1da>
 800a5a2:	2302      	movs	r3, #2
 800a5a4:	e7c7      	b.n	800a536 <__ssvfiscanf_r+0x1da>
 800a5a6:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a5a8:	06c3      	lsls	r3, r0, #27
 800a5aa:	f53f aefe 	bmi.w	800a3aa <__ssvfiscanf_r+0x4e>
 800a5ae:	9b00      	ldr	r3, [sp, #0]
 800a5b0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a5b2:	1d19      	adds	r1, r3, #4
 800a5b4:	9100      	str	r1, [sp, #0]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f010 0f01 	tst.w	r0, #1
 800a5bc:	bf14      	ite	ne
 800a5be:	801a      	strhne	r2, [r3, #0]
 800a5c0:	601a      	streq	r2, [r3, #0]
 800a5c2:	e6f2      	b.n	800a3aa <__ssvfiscanf_r+0x4e>
 800a5c4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a5c6:	4621      	mov	r1, r4
 800a5c8:	4630      	mov	r0, r6
 800a5ca:	4798      	blx	r3
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	d0b6      	beq.n	800a53e <__ssvfiscanf_r+0x1e2>
 800a5d0:	e79c      	b.n	800a50c <__ssvfiscanf_r+0x1b0>
 800a5d2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a5d4:	3201      	adds	r2, #1
 800a5d6:	9245      	str	r2, [sp, #276]	; 0x114
 800a5d8:	6862      	ldr	r2, [r4, #4]
 800a5da:	3a01      	subs	r2, #1
 800a5dc:	2a00      	cmp	r2, #0
 800a5de:	6062      	str	r2, [r4, #4]
 800a5e0:	dd02      	ble.n	800a5e8 <__ssvfiscanf_r+0x28c>
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	6023      	str	r3, [r4, #0]
 800a5e6:	e7ad      	b.n	800a544 <__ssvfiscanf_r+0x1e8>
 800a5e8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a5ea:	4621      	mov	r1, r4
 800a5ec:	4630      	mov	r0, r6
 800a5ee:	4798      	blx	r3
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	d0a7      	beq.n	800a544 <__ssvfiscanf_r+0x1e8>
 800a5f4:	e78a      	b.n	800a50c <__ssvfiscanf_r+0x1b0>
 800a5f6:	2b04      	cmp	r3, #4
 800a5f8:	dc0e      	bgt.n	800a618 <__ssvfiscanf_r+0x2bc>
 800a5fa:	466b      	mov	r3, sp
 800a5fc:	4622      	mov	r2, r4
 800a5fe:	a941      	add	r1, sp, #260	; 0x104
 800a600:	4630      	mov	r0, r6
 800a602:	f000 f9d7 	bl	800a9b4 <_scanf_i>
 800a606:	e7ab      	b.n	800a560 <__ssvfiscanf_r+0x204>
 800a608:	0800a2a9 	.word	0x0800a2a9
 800a60c:	0800a323 	.word	0x0800a323
 800a610:	0800b641 	.word	0x0800b641
 800a614:	0800ba12 	.word	0x0800ba12
 800a618:	4b0b      	ldr	r3, [pc, #44]	; (800a648 <__ssvfiscanf_r+0x2ec>)
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	f43f aec5 	beq.w	800a3aa <__ssvfiscanf_r+0x4e>
 800a620:	466b      	mov	r3, sp
 800a622:	4622      	mov	r2, r4
 800a624:	a941      	add	r1, sp, #260	; 0x104
 800a626:	4630      	mov	r0, r6
 800a628:	f7fb ffe8 	bl	80065fc <_scanf_float>
 800a62c:	e798      	b.n	800a560 <__ssvfiscanf_r+0x204>
 800a62e:	89a3      	ldrh	r3, [r4, #12]
 800a630:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a634:	bf18      	it	ne
 800a636:	f04f 30ff 	movne.w	r0, #4294967295
 800a63a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a63e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a642:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a644:	e7f9      	b.n	800a63a <__ssvfiscanf_r+0x2de>
 800a646:	bf00      	nop
 800a648:	080065fd 	.word	0x080065fd

0800a64c <__sfputc_r>:
 800a64c:	6893      	ldr	r3, [r2, #8]
 800a64e:	3b01      	subs	r3, #1
 800a650:	2b00      	cmp	r3, #0
 800a652:	b410      	push	{r4}
 800a654:	6093      	str	r3, [r2, #8]
 800a656:	da08      	bge.n	800a66a <__sfputc_r+0x1e>
 800a658:	6994      	ldr	r4, [r2, #24]
 800a65a:	42a3      	cmp	r3, r4
 800a65c:	db01      	blt.n	800a662 <__sfputc_r+0x16>
 800a65e:	290a      	cmp	r1, #10
 800a660:	d103      	bne.n	800a66a <__sfputc_r+0x1e>
 800a662:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a666:	f7fd b9df 	b.w	8007a28 <__swbuf_r>
 800a66a:	6813      	ldr	r3, [r2, #0]
 800a66c:	1c58      	adds	r0, r3, #1
 800a66e:	6010      	str	r0, [r2, #0]
 800a670:	7019      	strb	r1, [r3, #0]
 800a672:	4608      	mov	r0, r1
 800a674:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a678:	4770      	bx	lr

0800a67a <__sfputs_r>:
 800a67a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a67c:	4606      	mov	r6, r0
 800a67e:	460f      	mov	r7, r1
 800a680:	4614      	mov	r4, r2
 800a682:	18d5      	adds	r5, r2, r3
 800a684:	42ac      	cmp	r4, r5
 800a686:	d101      	bne.n	800a68c <__sfputs_r+0x12>
 800a688:	2000      	movs	r0, #0
 800a68a:	e007      	b.n	800a69c <__sfputs_r+0x22>
 800a68c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a690:	463a      	mov	r2, r7
 800a692:	4630      	mov	r0, r6
 800a694:	f7ff ffda 	bl	800a64c <__sfputc_r>
 800a698:	1c43      	adds	r3, r0, #1
 800a69a:	d1f3      	bne.n	800a684 <__sfputs_r+0xa>
 800a69c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a6a0 <_vfiprintf_r>:
 800a6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a4:	460d      	mov	r5, r1
 800a6a6:	b09d      	sub	sp, #116	; 0x74
 800a6a8:	4614      	mov	r4, r2
 800a6aa:	4698      	mov	r8, r3
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	b118      	cbz	r0, 800a6b8 <_vfiprintf_r+0x18>
 800a6b0:	6983      	ldr	r3, [r0, #24]
 800a6b2:	b90b      	cbnz	r3, 800a6b8 <_vfiprintf_r+0x18>
 800a6b4:	f7fe fa30 	bl	8008b18 <__sinit>
 800a6b8:	4b89      	ldr	r3, [pc, #548]	; (800a8e0 <_vfiprintf_r+0x240>)
 800a6ba:	429d      	cmp	r5, r3
 800a6bc:	d11b      	bne.n	800a6f6 <_vfiprintf_r+0x56>
 800a6be:	6875      	ldr	r5, [r6, #4]
 800a6c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6c2:	07d9      	lsls	r1, r3, #31
 800a6c4:	d405      	bmi.n	800a6d2 <_vfiprintf_r+0x32>
 800a6c6:	89ab      	ldrh	r3, [r5, #12]
 800a6c8:	059a      	lsls	r2, r3, #22
 800a6ca:	d402      	bmi.n	800a6d2 <_vfiprintf_r+0x32>
 800a6cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6ce:	f7fe fe34 	bl	800933a <__retarget_lock_acquire_recursive>
 800a6d2:	89ab      	ldrh	r3, [r5, #12]
 800a6d4:	071b      	lsls	r3, r3, #28
 800a6d6:	d501      	bpl.n	800a6dc <_vfiprintf_r+0x3c>
 800a6d8:	692b      	ldr	r3, [r5, #16]
 800a6da:	b9eb      	cbnz	r3, 800a718 <_vfiprintf_r+0x78>
 800a6dc:	4629      	mov	r1, r5
 800a6de:	4630      	mov	r0, r6
 800a6e0:	f7fd fa06 	bl	8007af0 <__swsetup_r>
 800a6e4:	b1c0      	cbz	r0, 800a718 <_vfiprintf_r+0x78>
 800a6e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6e8:	07dc      	lsls	r4, r3, #31
 800a6ea:	d50e      	bpl.n	800a70a <_vfiprintf_r+0x6a>
 800a6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f0:	b01d      	add	sp, #116	; 0x74
 800a6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f6:	4b7b      	ldr	r3, [pc, #492]	; (800a8e4 <_vfiprintf_r+0x244>)
 800a6f8:	429d      	cmp	r5, r3
 800a6fa:	d101      	bne.n	800a700 <_vfiprintf_r+0x60>
 800a6fc:	68b5      	ldr	r5, [r6, #8]
 800a6fe:	e7df      	b.n	800a6c0 <_vfiprintf_r+0x20>
 800a700:	4b79      	ldr	r3, [pc, #484]	; (800a8e8 <_vfiprintf_r+0x248>)
 800a702:	429d      	cmp	r5, r3
 800a704:	bf08      	it	eq
 800a706:	68f5      	ldreq	r5, [r6, #12]
 800a708:	e7da      	b.n	800a6c0 <_vfiprintf_r+0x20>
 800a70a:	89ab      	ldrh	r3, [r5, #12]
 800a70c:	0598      	lsls	r0, r3, #22
 800a70e:	d4ed      	bmi.n	800a6ec <_vfiprintf_r+0x4c>
 800a710:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a712:	f7fe fe13 	bl	800933c <__retarget_lock_release_recursive>
 800a716:	e7e9      	b.n	800a6ec <_vfiprintf_r+0x4c>
 800a718:	2300      	movs	r3, #0
 800a71a:	9309      	str	r3, [sp, #36]	; 0x24
 800a71c:	2320      	movs	r3, #32
 800a71e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a722:	f8cd 800c 	str.w	r8, [sp, #12]
 800a726:	2330      	movs	r3, #48	; 0x30
 800a728:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a8ec <_vfiprintf_r+0x24c>
 800a72c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a730:	f04f 0901 	mov.w	r9, #1
 800a734:	4623      	mov	r3, r4
 800a736:	469a      	mov	sl, r3
 800a738:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a73c:	b10a      	cbz	r2, 800a742 <_vfiprintf_r+0xa2>
 800a73e:	2a25      	cmp	r2, #37	; 0x25
 800a740:	d1f9      	bne.n	800a736 <_vfiprintf_r+0x96>
 800a742:	ebba 0b04 	subs.w	fp, sl, r4
 800a746:	d00b      	beq.n	800a760 <_vfiprintf_r+0xc0>
 800a748:	465b      	mov	r3, fp
 800a74a:	4622      	mov	r2, r4
 800a74c:	4629      	mov	r1, r5
 800a74e:	4630      	mov	r0, r6
 800a750:	f7ff ff93 	bl	800a67a <__sfputs_r>
 800a754:	3001      	adds	r0, #1
 800a756:	f000 80aa 	beq.w	800a8ae <_vfiprintf_r+0x20e>
 800a75a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a75c:	445a      	add	r2, fp
 800a75e:	9209      	str	r2, [sp, #36]	; 0x24
 800a760:	f89a 3000 	ldrb.w	r3, [sl]
 800a764:	2b00      	cmp	r3, #0
 800a766:	f000 80a2 	beq.w	800a8ae <_vfiprintf_r+0x20e>
 800a76a:	2300      	movs	r3, #0
 800a76c:	f04f 32ff 	mov.w	r2, #4294967295
 800a770:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a774:	f10a 0a01 	add.w	sl, sl, #1
 800a778:	9304      	str	r3, [sp, #16]
 800a77a:	9307      	str	r3, [sp, #28]
 800a77c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a780:	931a      	str	r3, [sp, #104]	; 0x68
 800a782:	4654      	mov	r4, sl
 800a784:	2205      	movs	r2, #5
 800a786:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a78a:	4858      	ldr	r0, [pc, #352]	; (800a8ec <_vfiprintf_r+0x24c>)
 800a78c:	f7f5 fd28 	bl	80001e0 <memchr>
 800a790:	9a04      	ldr	r2, [sp, #16]
 800a792:	b9d8      	cbnz	r0, 800a7cc <_vfiprintf_r+0x12c>
 800a794:	06d1      	lsls	r1, r2, #27
 800a796:	bf44      	itt	mi
 800a798:	2320      	movmi	r3, #32
 800a79a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a79e:	0713      	lsls	r3, r2, #28
 800a7a0:	bf44      	itt	mi
 800a7a2:	232b      	movmi	r3, #43	; 0x2b
 800a7a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a7ac:	2b2a      	cmp	r3, #42	; 0x2a
 800a7ae:	d015      	beq.n	800a7dc <_vfiprintf_r+0x13c>
 800a7b0:	9a07      	ldr	r2, [sp, #28]
 800a7b2:	4654      	mov	r4, sl
 800a7b4:	2000      	movs	r0, #0
 800a7b6:	f04f 0c0a 	mov.w	ip, #10
 800a7ba:	4621      	mov	r1, r4
 800a7bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7c0:	3b30      	subs	r3, #48	; 0x30
 800a7c2:	2b09      	cmp	r3, #9
 800a7c4:	d94e      	bls.n	800a864 <_vfiprintf_r+0x1c4>
 800a7c6:	b1b0      	cbz	r0, 800a7f6 <_vfiprintf_r+0x156>
 800a7c8:	9207      	str	r2, [sp, #28]
 800a7ca:	e014      	b.n	800a7f6 <_vfiprintf_r+0x156>
 800a7cc:	eba0 0308 	sub.w	r3, r0, r8
 800a7d0:	fa09 f303 	lsl.w	r3, r9, r3
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	9304      	str	r3, [sp, #16]
 800a7d8:	46a2      	mov	sl, r4
 800a7da:	e7d2      	b.n	800a782 <_vfiprintf_r+0xe2>
 800a7dc:	9b03      	ldr	r3, [sp, #12]
 800a7de:	1d19      	adds	r1, r3, #4
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	9103      	str	r1, [sp, #12]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	bfbb      	ittet	lt
 800a7e8:	425b      	neglt	r3, r3
 800a7ea:	f042 0202 	orrlt.w	r2, r2, #2
 800a7ee:	9307      	strge	r3, [sp, #28]
 800a7f0:	9307      	strlt	r3, [sp, #28]
 800a7f2:	bfb8      	it	lt
 800a7f4:	9204      	strlt	r2, [sp, #16]
 800a7f6:	7823      	ldrb	r3, [r4, #0]
 800a7f8:	2b2e      	cmp	r3, #46	; 0x2e
 800a7fa:	d10c      	bne.n	800a816 <_vfiprintf_r+0x176>
 800a7fc:	7863      	ldrb	r3, [r4, #1]
 800a7fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a800:	d135      	bne.n	800a86e <_vfiprintf_r+0x1ce>
 800a802:	9b03      	ldr	r3, [sp, #12]
 800a804:	1d1a      	adds	r2, r3, #4
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	9203      	str	r2, [sp, #12]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	bfb8      	it	lt
 800a80e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a812:	3402      	adds	r4, #2
 800a814:	9305      	str	r3, [sp, #20]
 800a816:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a8fc <_vfiprintf_r+0x25c>
 800a81a:	7821      	ldrb	r1, [r4, #0]
 800a81c:	2203      	movs	r2, #3
 800a81e:	4650      	mov	r0, sl
 800a820:	f7f5 fcde 	bl	80001e0 <memchr>
 800a824:	b140      	cbz	r0, 800a838 <_vfiprintf_r+0x198>
 800a826:	2340      	movs	r3, #64	; 0x40
 800a828:	eba0 000a 	sub.w	r0, r0, sl
 800a82c:	fa03 f000 	lsl.w	r0, r3, r0
 800a830:	9b04      	ldr	r3, [sp, #16]
 800a832:	4303      	orrs	r3, r0
 800a834:	3401      	adds	r4, #1
 800a836:	9304      	str	r3, [sp, #16]
 800a838:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a83c:	482c      	ldr	r0, [pc, #176]	; (800a8f0 <_vfiprintf_r+0x250>)
 800a83e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a842:	2206      	movs	r2, #6
 800a844:	f7f5 fccc 	bl	80001e0 <memchr>
 800a848:	2800      	cmp	r0, #0
 800a84a:	d03f      	beq.n	800a8cc <_vfiprintf_r+0x22c>
 800a84c:	4b29      	ldr	r3, [pc, #164]	; (800a8f4 <_vfiprintf_r+0x254>)
 800a84e:	bb1b      	cbnz	r3, 800a898 <_vfiprintf_r+0x1f8>
 800a850:	9b03      	ldr	r3, [sp, #12]
 800a852:	3307      	adds	r3, #7
 800a854:	f023 0307 	bic.w	r3, r3, #7
 800a858:	3308      	adds	r3, #8
 800a85a:	9303      	str	r3, [sp, #12]
 800a85c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a85e:	443b      	add	r3, r7
 800a860:	9309      	str	r3, [sp, #36]	; 0x24
 800a862:	e767      	b.n	800a734 <_vfiprintf_r+0x94>
 800a864:	fb0c 3202 	mla	r2, ip, r2, r3
 800a868:	460c      	mov	r4, r1
 800a86a:	2001      	movs	r0, #1
 800a86c:	e7a5      	b.n	800a7ba <_vfiprintf_r+0x11a>
 800a86e:	2300      	movs	r3, #0
 800a870:	3401      	adds	r4, #1
 800a872:	9305      	str	r3, [sp, #20]
 800a874:	4619      	mov	r1, r3
 800a876:	f04f 0c0a 	mov.w	ip, #10
 800a87a:	4620      	mov	r0, r4
 800a87c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a880:	3a30      	subs	r2, #48	; 0x30
 800a882:	2a09      	cmp	r2, #9
 800a884:	d903      	bls.n	800a88e <_vfiprintf_r+0x1ee>
 800a886:	2b00      	cmp	r3, #0
 800a888:	d0c5      	beq.n	800a816 <_vfiprintf_r+0x176>
 800a88a:	9105      	str	r1, [sp, #20]
 800a88c:	e7c3      	b.n	800a816 <_vfiprintf_r+0x176>
 800a88e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a892:	4604      	mov	r4, r0
 800a894:	2301      	movs	r3, #1
 800a896:	e7f0      	b.n	800a87a <_vfiprintf_r+0x1da>
 800a898:	ab03      	add	r3, sp, #12
 800a89a:	9300      	str	r3, [sp, #0]
 800a89c:	462a      	mov	r2, r5
 800a89e:	4b16      	ldr	r3, [pc, #88]	; (800a8f8 <_vfiprintf_r+0x258>)
 800a8a0:	a904      	add	r1, sp, #16
 800a8a2:	4630      	mov	r0, r6
 800a8a4:	f7fb fae0 	bl	8005e68 <_printf_float>
 800a8a8:	4607      	mov	r7, r0
 800a8aa:	1c78      	adds	r0, r7, #1
 800a8ac:	d1d6      	bne.n	800a85c <_vfiprintf_r+0x1bc>
 800a8ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a8b0:	07d9      	lsls	r1, r3, #31
 800a8b2:	d405      	bmi.n	800a8c0 <_vfiprintf_r+0x220>
 800a8b4:	89ab      	ldrh	r3, [r5, #12]
 800a8b6:	059a      	lsls	r2, r3, #22
 800a8b8:	d402      	bmi.n	800a8c0 <_vfiprintf_r+0x220>
 800a8ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8bc:	f7fe fd3e 	bl	800933c <__retarget_lock_release_recursive>
 800a8c0:	89ab      	ldrh	r3, [r5, #12]
 800a8c2:	065b      	lsls	r3, r3, #25
 800a8c4:	f53f af12 	bmi.w	800a6ec <_vfiprintf_r+0x4c>
 800a8c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8ca:	e711      	b.n	800a6f0 <_vfiprintf_r+0x50>
 800a8cc:	ab03      	add	r3, sp, #12
 800a8ce:	9300      	str	r3, [sp, #0]
 800a8d0:	462a      	mov	r2, r5
 800a8d2:	4b09      	ldr	r3, [pc, #36]	; (800a8f8 <_vfiprintf_r+0x258>)
 800a8d4:	a904      	add	r1, sp, #16
 800a8d6:	4630      	mov	r0, r6
 800a8d8:	f7fb fd6a 	bl	80063b0 <_printf_i>
 800a8dc:	e7e4      	b.n	800a8a8 <_vfiprintf_r+0x208>
 800a8de:	bf00      	nop
 800a8e0:	0800b7f4 	.word	0x0800b7f4
 800a8e4:	0800b814 	.word	0x0800b814
 800a8e8:	0800b7d4 	.word	0x0800b7d4
 800a8ec:	0800ba0c 	.word	0x0800ba0c
 800a8f0:	0800ba16 	.word	0x0800ba16
 800a8f4:	08005e69 	.word	0x08005e69
 800a8f8:	0800a67b 	.word	0x0800a67b
 800a8fc:	0800ba12 	.word	0x0800ba12

0800a900 <_scanf_chars>:
 800a900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a904:	4615      	mov	r5, r2
 800a906:	688a      	ldr	r2, [r1, #8]
 800a908:	4680      	mov	r8, r0
 800a90a:	460c      	mov	r4, r1
 800a90c:	b932      	cbnz	r2, 800a91c <_scanf_chars+0x1c>
 800a90e:	698a      	ldr	r2, [r1, #24]
 800a910:	2a00      	cmp	r2, #0
 800a912:	bf0c      	ite	eq
 800a914:	2201      	moveq	r2, #1
 800a916:	f04f 32ff 	movne.w	r2, #4294967295
 800a91a:	608a      	str	r2, [r1, #8]
 800a91c:	6822      	ldr	r2, [r4, #0]
 800a91e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a9b0 <_scanf_chars+0xb0>
 800a922:	06d1      	lsls	r1, r2, #27
 800a924:	bf5f      	itttt	pl
 800a926:	681a      	ldrpl	r2, [r3, #0]
 800a928:	1d11      	addpl	r1, r2, #4
 800a92a:	6019      	strpl	r1, [r3, #0]
 800a92c:	6816      	ldrpl	r6, [r2, #0]
 800a92e:	2700      	movs	r7, #0
 800a930:	69a0      	ldr	r0, [r4, #24]
 800a932:	b188      	cbz	r0, 800a958 <_scanf_chars+0x58>
 800a934:	2801      	cmp	r0, #1
 800a936:	d107      	bne.n	800a948 <_scanf_chars+0x48>
 800a938:	682a      	ldr	r2, [r5, #0]
 800a93a:	7811      	ldrb	r1, [r2, #0]
 800a93c:	6962      	ldr	r2, [r4, #20]
 800a93e:	5c52      	ldrb	r2, [r2, r1]
 800a940:	b952      	cbnz	r2, 800a958 <_scanf_chars+0x58>
 800a942:	2f00      	cmp	r7, #0
 800a944:	d031      	beq.n	800a9aa <_scanf_chars+0xaa>
 800a946:	e022      	b.n	800a98e <_scanf_chars+0x8e>
 800a948:	2802      	cmp	r0, #2
 800a94a:	d120      	bne.n	800a98e <_scanf_chars+0x8e>
 800a94c:	682b      	ldr	r3, [r5, #0]
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a954:	071b      	lsls	r3, r3, #28
 800a956:	d41a      	bmi.n	800a98e <_scanf_chars+0x8e>
 800a958:	6823      	ldr	r3, [r4, #0]
 800a95a:	06da      	lsls	r2, r3, #27
 800a95c:	bf5e      	ittt	pl
 800a95e:	682b      	ldrpl	r3, [r5, #0]
 800a960:	781b      	ldrbpl	r3, [r3, #0]
 800a962:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a966:	682a      	ldr	r2, [r5, #0]
 800a968:	686b      	ldr	r3, [r5, #4]
 800a96a:	3201      	adds	r2, #1
 800a96c:	602a      	str	r2, [r5, #0]
 800a96e:	68a2      	ldr	r2, [r4, #8]
 800a970:	3b01      	subs	r3, #1
 800a972:	3a01      	subs	r2, #1
 800a974:	606b      	str	r3, [r5, #4]
 800a976:	3701      	adds	r7, #1
 800a978:	60a2      	str	r2, [r4, #8]
 800a97a:	b142      	cbz	r2, 800a98e <_scanf_chars+0x8e>
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	dcd7      	bgt.n	800a930 <_scanf_chars+0x30>
 800a980:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a984:	4629      	mov	r1, r5
 800a986:	4640      	mov	r0, r8
 800a988:	4798      	blx	r3
 800a98a:	2800      	cmp	r0, #0
 800a98c:	d0d0      	beq.n	800a930 <_scanf_chars+0x30>
 800a98e:	6823      	ldr	r3, [r4, #0]
 800a990:	f013 0310 	ands.w	r3, r3, #16
 800a994:	d105      	bne.n	800a9a2 <_scanf_chars+0xa2>
 800a996:	68e2      	ldr	r2, [r4, #12]
 800a998:	3201      	adds	r2, #1
 800a99a:	60e2      	str	r2, [r4, #12]
 800a99c:	69a2      	ldr	r2, [r4, #24]
 800a99e:	b102      	cbz	r2, 800a9a2 <_scanf_chars+0xa2>
 800a9a0:	7033      	strb	r3, [r6, #0]
 800a9a2:	6923      	ldr	r3, [r4, #16]
 800a9a4:	443b      	add	r3, r7
 800a9a6:	6123      	str	r3, [r4, #16]
 800a9a8:	2000      	movs	r0, #0
 800a9aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9ae:	bf00      	nop
 800a9b0:	0800b641 	.word	0x0800b641

0800a9b4 <_scanf_i>:
 800a9b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9b8:	4698      	mov	r8, r3
 800a9ba:	4b76      	ldr	r3, [pc, #472]	; (800ab94 <_scanf_i+0x1e0>)
 800a9bc:	460c      	mov	r4, r1
 800a9be:	4682      	mov	sl, r0
 800a9c0:	4616      	mov	r6, r2
 800a9c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a9c6:	b087      	sub	sp, #28
 800a9c8:	ab03      	add	r3, sp, #12
 800a9ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a9ce:	4b72      	ldr	r3, [pc, #456]	; (800ab98 <_scanf_i+0x1e4>)
 800a9d0:	69a1      	ldr	r1, [r4, #24]
 800a9d2:	4a72      	ldr	r2, [pc, #456]	; (800ab9c <_scanf_i+0x1e8>)
 800a9d4:	2903      	cmp	r1, #3
 800a9d6:	bf18      	it	ne
 800a9d8:	461a      	movne	r2, r3
 800a9da:	68a3      	ldr	r3, [r4, #8]
 800a9dc:	9201      	str	r2, [sp, #4]
 800a9de:	1e5a      	subs	r2, r3, #1
 800a9e0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a9e4:	bf88      	it	hi
 800a9e6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a9ea:	4627      	mov	r7, r4
 800a9ec:	bf82      	ittt	hi
 800a9ee:	eb03 0905 	addhi.w	r9, r3, r5
 800a9f2:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a9f6:	60a3      	strhi	r3, [r4, #8]
 800a9f8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a9fc:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800aa00:	bf98      	it	ls
 800aa02:	f04f 0900 	movls.w	r9, #0
 800aa06:	6023      	str	r3, [r4, #0]
 800aa08:	463d      	mov	r5, r7
 800aa0a:	f04f 0b00 	mov.w	fp, #0
 800aa0e:	6831      	ldr	r1, [r6, #0]
 800aa10:	ab03      	add	r3, sp, #12
 800aa12:	7809      	ldrb	r1, [r1, #0]
 800aa14:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800aa18:	2202      	movs	r2, #2
 800aa1a:	f7f5 fbe1 	bl	80001e0 <memchr>
 800aa1e:	b328      	cbz	r0, 800aa6c <_scanf_i+0xb8>
 800aa20:	f1bb 0f01 	cmp.w	fp, #1
 800aa24:	d159      	bne.n	800aada <_scanf_i+0x126>
 800aa26:	6862      	ldr	r2, [r4, #4]
 800aa28:	b92a      	cbnz	r2, 800aa36 <_scanf_i+0x82>
 800aa2a:	6822      	ldr	r2, [r4, #0]
 800aa2c:	2308      	movs	r3, #8
 800aa2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800aa32:	6063      	str	r3, [r4, #4]
 800aa34:	6022      	str	r2, [r4, #0]
 800aa36:	6822      	ldr	r2, [r4, #0]
 800aa38:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800aa3c:	6022      	str	r2, [r4, #0]
 800aa3e:	68a2      	ldr	r2, [r4, #8]
 800aa40:	1e51      	subs	r1, r2, #1
 800aa42:	60a1      	str	r1, [r4, #8]
 800aa44:	b192      	cbz	r2, 800aa6c <_scanf_i+0xb8>
 800aa46:	6832      	ldr	r2, [r6, #0]
 800aa48:	1c51      	adds	r1, r2, #1
 800aa4a:	6031      	str	r1, [r6, #0]
 800aa4c:	7812      	ldrb	r2, [r2, #0]
 800aa4e:	f805 2b01 	strb.w	r2, [r5], #1
 800aa52:	6872      	ldr	r2, [r6, #4]
 800aa54:	3a01      	subs	r2, #1
 800aa56:	2a00      	cmp	r2, #0
 800aa58:	6072      	str	r2, [r6, #4]
 800aa5a:	dc07      	bgt.n	800aa6c <_scanf_i+0xb8>
 800aa5c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800aa60:	4631      	mov	r1, r6
 800aa62:	4650      	mov	r0, sl
 800aa64:	4790      	blx	r2
 800aa66:	2800      	cmp	r0, #0
 800aa68:	f040 8085 	bne.w	800ab76 <_scanf_i+0x1c2>
 800aa6c:	f10b 0b01 	add.w	fp, fp, #1
 800aa70:	f1bb 0f03 	cmp.w	fp, #3
 800aa74:	d1cb      	bne.n	800aa0e <_scanf_i+0x5a>
 800aa76:	6863      	ldr	r3, [r4, #4]
 800aa78:	b90b      	cbnz	r3, 800aa7e <_scanf_i+0xca>
 800aa7a:	230a      	movs	r3, #10
 800aa7c:	6063      	str	r3, [r4, #4]
 800aa7e:	6863      	ldr	r3, [r4, #4]
 800aa80:	4947      	ldr	r1, [pc, #284]	; (800aba0 <_scanf_i+0x1ec>)
 800aa82:	6960      	ldr	r0, [r4, #20]
 800aa84:	1ac9      	subs	r1, r1, r3
 800aa86:	f000 f8ff 	bl	800ac88 <__sccl>
 800aa8a:	f04f 0b00 	mov.w	fp, #0
 800aa8e:	68a3      	ldr	r3, [r4, #8]
 800aa90:	6822      	ldr	r2, [r4, #0]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d03d      	beq.n	800ab12 <_scanf_i+0x15e>
 800aa96:	6831      	ldr	r1, [r6, #0]
 800aa98:	6960      	ldr	r0, [r4, #20]
 800aa9a:	f891 c000 	ldrb.w	ip, [r1]
 800aa9e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800aaa2:	2800      	cmp	r0, #0
 800aaa4:	d035      	beq.n	800ab12 <_scanf_i+0x15e>
 800aaa6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800aaaa:	d124      	bne.n	800aaf6 <_scanf_i+0x142>
 800aaac:	0510      	lsls	r0, r2, #20
 800aaae:	d522      	bpl.n	800aaf6 <_scanf_i+0x142>
 800aab0:	f10b 0b01 	add.w	fp, fp, #1
 800aab4:	f1b9 0f00 	cmp.w	r9, #0
 800aab8:	d003      	beq.n	800aac2 <_scanf_i+0x10e>
 800aaba:	3301      	adds	r3, #1
 800aabc:	f109 39ff 	add.w	r9, r9, #4294967295
 800aac0:	60a3      	str	r3, [r4, #8]
 800aac2:	6873      	ldr	r3, [r6, #4]
 800aac4:	3b01      	subs	r3, #1
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	6073      	str	r3, [r6, #4]
 800aaca:	dd1b      	ble.n	800ab04 <_scanf_i+0x150>
 800aacc:	6833      	ldr	r3, [r6, #0]
 800aace:	3301      	adds	r3, #1
 800aad0:	6033      	str	r3, [r6, #0]
 800aad2:	68a3      	ldr	r3, [r4, #8]
 800aad4:	3b01      	subs	r3, #1
 800aad6:	60a3      	str	r3, [r4, #8]
 800aad8:	e7d9      	b.n	800aa8e <_scanf_i+0xda>
 800aada:	f1bb 0f02 	cmp.w	fp, #2
 800aade:	d1ae      	bne.n	800aa3e <_scanf_i+0x8a>
 800aae0:	6822      	ldr	r2, [r4, #0]
 800aae2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800aae6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800aaea:	d1bf      	bne.n	800aa6c <_scanf_i+0xb8>
 800aaec:	2310      	movs	r3, #16
 800aaee:	6063      	str	r3, [r4, #4]
 800aaf0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aaf4:	e7a2      	b.n	800aa3c <_scanf_i+0x88>
 800aaf6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800aafa:	6022      	str	r2, [r4, #0]
 800aafc:	780b      	ldrb	r3, [r1, #0]
 800aafe:	f805 3b01 	strb.w	r3, [r5], #1
 800ab02:	e7de      	b.n	800aac2 <_scanf_i+0x10e>
 800ab04:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ab08:	4631      	mov	r1, r6
 800ab0a:	4650      	mov	r0, sl
 800ab0c:	4798      	blx	r3
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	d0df      	beq.n	800aad2 <_scanf_i+0x11e>
 800ab12:	6823      	ldr	r3, [r4, #0]
 800ab14:	05db      	lsls	r3, r3, #23
 800ab16:	d50d      	bpl.n	800ab34 <_scanf_i+0x180>
 800ab18:	42bd      	cmp	r5, r7
 800ab1a:	d909      	bls.n	800ab30 <_scanf_i+0x17c>
 800ab1c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ab20:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ab24:	4632      	mov	r2, r6
 800ab26:	4650      	mov	r0, sl
 800ab28:	4798      	blx	r3
 800ab2a:	f105 39ff 	add.w	r9, r5, #4294967295
 800ab2e:	464d      	mov	r5, r9
 800ab30:	42bd      	cmp	r5, r7
 800ab32:	d02d      	beq.n	800ab90 <_scanf_i+0x1dc>
 800ab34:	6822      	ldr	r2, [r4, #0]
 800ab36:	f012 0210 	ands.w	r2, r2, #16
 800ab3a:	d113      	bne.n	800ab64 <_scanf_i+0x1b0>
 800ab3c:	702a      	strb	r2, [r5, #0]
 800ab3e:	6863      	ldr	r3, [r4, #4]
 800ab40:	9e01      	ldr	r6, [sp, #4]
 800ab42:	4639      	mov	r1, r7
 800ab44:	4650      	mov	r0, sl
 800ab46:	47b0      	blx	r6
 800ab48:	6821      	ldr	r1, [r4, #0]
 800ab4a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab4e:	f011 0f20 	tst.w	r1, #32
 800ab52:	d013      	beq.n	800ab7c <_scanf_i+0x1c8>
 800ab54:	1d1a      	adds	r2, r3, #4
 800ab56:	f8c8 2000 	str.w	r2, [r8]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	6018      	str	r0, [r3, #0]
 800ab5e:	68e3      	ldr	r3, [r4, #12]
 800ab60:	3301      	adds	r3, #1
 800ab62:	60e3      	str	r3, [r4, #12]
 800ab64:	1bed      	subs	r5, r5, r7
 800ab66:	44ab      	add	fp, r5
 800ab68:	6925      	ldr	r5, [r4, #16]
 800ab6a:	445d      	add	r5, fp
 800ab6c:	6125      	str	r5, [r4, #16]
 800ab6e:	2000      	movs	r0, #0
 800ab70:	b007      	add	sp, #28
 800ab72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab76:	f04f 0b00 	mov.w	fp, #0
 800ab7a:	e7ca      	b.n	800ab12 <_scanf_i+0x15e>
 800ab7c:	1d1a      	adds	r2, r3, #4
 800ab7e:	f8c8 2000 	str.w	r2, [r8]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f011 0f01 	tst.w	r1, #1
 800ab88:	bf14      	ite	ne
 800ab8a:	8018      	strhne	r0, [r3, #0]
 800ab8c:	6018      	streq	r0, [r3, #0]
 800ab8e:	e7e6      	b.n	800ab5e <_scanf_i+0x1aa>
 800ab90:	2001      	movs	r0, #1
 800ab92:	e7ed      	b.n	800ab70 <_scanf_i+0x1bc>
 800ab94:	0800b080 	.word	0x0800b080
 800ab98:	0800addd 	.word	0x0800addd
 800ab9c:	08007a25 	.word	0x08007a25
 800aba0:	0800ba36 	.word	0x0800ba36

0800aba4 <_putc_r>:
 800aba4:	b570      	push	{r4, r5, r6, lr}
 800aba6:	460d      	mov	r5, r1
 800aba8:	4614      	mov	r4, r2
 800abaa:	4606      	mov	r6, r0
 800abac:	b118      	cbz	r0, 800abb6 <_putc_r+0x12>
 800abae:	6983      	ldr	r3, [r0, #24]
 800abb0:	b90b      	cbnz	r3, 800abb6 <_putc_r+0x12>
 800abb2:	f7fd ffb1 	bl	8008b18 <__sinit>
 800abb6:	4b1c      	ldr	r3, [pc, #112]	; (800ac28 <_putc_r+0x84>)
 800abb8:	429c      	cmp	r4, r3
 800abba:	d124      	bne.n	800ac06 <_putc_r+0x62>
 800abbc:	6874      	ldr	r4, [r6, #4]
 800abbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800abc0:	07d8      	lsls	r0, r3, #31
 800abc2:	d405      	bmi.n	800abd0 <_putc_r+0x2c>
 800abc4:	89a3      	ldrh	r3, [r4, #12]
 800abc6:	0599      	lsls	r1, r3, #22
 800abc8:	d402      	bmi.n	800abd0 <_putc_r+0x2c>
 800abca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800abcc:	f7fe fbb5 	bl	800933a <__retarget_lock_acquire_recursive>
 800abd0:	68a3      	ldr	r3, [r4, #8]
 800abd2:	3b01      	subs	r3, #1
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	60a3      	str	r3, [r4, #8]
 800abd8:	da05      	bge.n	800abe6 <_putc_r+0x42>
 800abda:	69a2      	ldr	r2, [r4, #24]
 800abdc:	4293      	cmp	r3, r2
 800abde:	db1c      	blt.n	800ac1a <_putc_r+0x76>
 800abe0:	b2eb      	uxtb	r3, r5
 800abe2:	2b0a      	cmp	r3, #10
 800abe4:	d019      	beq.n	800ac1a <_putc_r+0x76>
 800abe6:	6823      	ldr	r3, [r4, #0]
 800abe8:	1c5a      	adds	r2, r3, #1
 800abea:	6022      	str	r2, [r4, #0]
 800abec:	701d      	strb	r5, [r3, #0]
 800abee:	b2ed      	uxtb	r5, r5
 800abf0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800abf2:	07da      	lsls	r2, r3, #31
 800abf4:	d405      	bmi.n	800ac02 <_putc_r+0x5e>
 800abf6:	89a3      	ldrh	r3, [r4, #12]
 800abf8:	059b      	lsls	r3, r3, #22
 800abfa:	d402      	bmi.n	800ac02 <_putc_r+0x5e>
 800abfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800abfe:	f7fe fb9d 	bl	800933c <__retarget_lock_release_recursive>
 800ac02:	4628      	mov	r0, r5
 800ac04:	bd70      	pop	{r4, r5, r6, pc}
 800ac06:	4b09      	ldr	r3, [pc, #36]	; (800ac2c <_putc_r+0x88>)
 800ac08:	429c      	cmp	r4, r3
 800ac0a:	d101      	bne.n	800ac10 <_putc_r+0x6c>
 800ac0c:	68b4      	ldr	r4, [r6, #8]
 800ac0e:	e7d6      	b.n	800abbe <_putc_r+0x1a>
 800ac10:	4b07      	ldr	r3, [pc, #28]	; (800ac30 <_putc_r+0x8c>)
 800ac12:	429c      	cmp	r4, r3
 800ac14:	bf08      	it	eq
 800ac16:	68f4      	ldreq	r4, [r6, #12]
 800ac18:	e7d1      	b.n	800abbe <_putc_r+0x1a>
 800ac1a:	4629      	mov	r1, r5
 800ac1c:	4622      	mov	r2, r4
 800ac1e:	4630      	mov	r0, r6
 800ac20:	f7fc ff02 	bl	8007a28 <__swbuf_r>
 800ac24:	4605      	mov	r5, r0
 800ac26:	e7e3      	b.n	800abf0 <_putc_r+0x4c>
 800ac28:	0800b7f4 	.word	0x0800b7f4
 800ac2c:	0800b814 	.word	0x0800b814
 800ac30:	0800b7d4 	.word	0x0800b7d4

0800ac34 <_read_r>:
 800ac34:	b538      	push	{r3, r4, r5, lr}
 800ac36:	4d07      	ldr	r5, [pc, #28]	; (800ac54 <_read_r+0x20>)
 800ac38:	4604      	mov	r4, r0
 800ac3a:	4608      	mov	r0, r1
 800ac3c:	4611      	mov	r1, r2
 800ac3e:	2200      	movs	r2, #0
 800ac40:	602a      	str	r2, [r5, #0]
 800ac42:	461a      	mov	r2, r3
 800ac44:	f7f7 fbfe 	bl	8002444 <_read>
 800ac48:	1c43      	adds	r3, r0, #1
 800ac4a:	d102      	bne.n	800ac52 <_read_r+0x1e>
 800ac4c:	682b      	ldr	r3, [r5, #0]
 800ac4e:	b103      	cbz	r3, 800ac52 <_read_r+0x1e>
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	bd38      	pop	{r3, r4, r5, pc}
 800ac54:	200008d8 	.word	0x200008d8

0800ac58 <nan>:
 800ac58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ac60 <nan+0x8>
 800ac5c:	4770      	bx	lr
 800ac5e:	bf00      	nop
 800ac60:	00000000 	.word	0x00000000
 800ac64:	7ff80000 	.word	0x7ff80000

0800ac68 <_sbrk_r>:
 800ac68:	b538      	push	{r3, r4, r5, lr}
 800ac6a:	4d06      	ldr	r5, [pc, #24]	; (800ac84 <_sbrk_r+0x1c>)
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	4604      	mov	r4, r0
 800ac70:	4608      	mov	r0, r1
 800ac72:	602b      	str	r3, [r5, #0]
 800ac74:	f7f7 fc0e 	bl	8002494 <_sbrk>
 800ac78:	1c43      	adds	r3, r0, #1
 800ac7a:	d102      	bne.n	800ac82 <_sbrk_r+0x1a>
 800ac7c:	682b      	ldr	r3, [r5, #0]
 800ac7e:	b103      	cbz	r3, 800ac82 <_sbrk_r+0x1a>
 800ac80:	6023      	str	r3, [r4, #0]
 800ac82:	bd38      	pop	{r3, r4, r5, pc}
 800ac84:	200008d8 	.word	0x200008d8

0800ac88 <__sccl>:
 800ac88:	b570      	push	{r4, r5, r6, lr}
 800ac8a:	780b      	ldrb	r3, [r1, #0]
 800ac8c:	4604      	mov	r4, r0
 800ac8e:	2b5e      	cmp	r3, #94	; 0x5e
 800ac90:	bf0b      	itete	eq
 800ac92:	784b      	ldrbeq	r3, [r1, #1]
 800ac94:	1c48      	addne	r0, r1, #1
 800ac96:	1c88      	addeq	r0, r1, #2
 800ac98:	2200      	movne	r2, #0
 800ac9a:	bf08      	it	eq
 800ac9c:	2201      	moveq	r2, #1
 800ac9e:	1e61      	subs	r1, r4, #1
 800aca0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800aca4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800aca8:	42a9      	cmp	r1, r5
 800acaa:	d1fb      	bne.n	800aca4 <__sccl+0x1c>
 800acac:	b90b      	cbnz	r3, 800acb2 <__sccl+0x2a>
 800acae:	3801      	subs	r0, #1
 800acb0:	bd70      	pop	{r4, r5, r6, pc}
 800acb2:	f082 0201 	eor.w	r2, r2, #1
 800acb6:	54e2      	strb	r2, [r4, r3]
 800acb8:	4605      	mov	r5, r0
 800acba:	4628      	mov	r0, r5
 800acbc:	f810 1b01 	ldrb.w	r1, [r0], #1
 800acc0:	292d      	cmp	r1, #45	; 0x2d
 800acc2:	d006      	beq.n	800acd2 <__sccl+0x4a>
 800acc4:	295d      	cmp	r1, #93	; 0x5d
 800acc6:	d0f3      	beq.n	800acb0 <__sccl+0x28>
 800acc8:	b909      	cbnz	r1, 800acce <__sccl+0x46>
 800acca:	4628      	mov	r0, r5
 800accc:	e7f0      	b.n	800acb0 <__sccl+0x28>
 800acce:	460b      	mov	r3, r1
 800acd0:	e7f1      	b.n	800acb6 <__sccl+0x2e>
 800acd2:	786e      	ldrb	r6, [r5, #1]
 800acd4:	2e5d      	cmp	r6, #93	; 0x5d
 800acd6:	d0fa      	beq.n	800acce <__sccl+0x46>
 800acd8:	42b3      	cmp	r3, r6
 800acda:	dcf8      	bgt.n	800acce <__sccl+0x46>
 800acdc:	3502      	adds	r5, #2
 800acde:	4619      	mov	r1, r3
 800ace0:	3101      	adds	r1, #1
 800ace2:	428e      	cmp	r6, r1
 800ace4:	5462      	strb	r2, [r4, r1]
 800ace6:	dcfb      	bgt.n	800ace0 <__sccl+0x58>
 800ace8:	1af1      	subs	r1, r6, r3
 800acea:	3901      	subs	r1, #1
 800acec:	1c58      	adds	r0, r3, #1
 800acee:	42b3      	cmp	r3, r6
 800acf0:	bfa8      	it	ge
 800acf2:	2100      	movge	r1, #0
 800acf4:	1843      	adds	r3, r0, r1
 800acf6:	e7e0      	b.n	800acba <__sccl+0x32>

0800acf8 <_strtoul_l.constprop.0>:
 800acf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800acfc:	4f36      	ldr	r7, [pc, #216]	; (800add8 <_strtoul_l.constprop.0+0xe0>)
 800acfe:	4686      	mov	lr, r0
 800ad00:	460d      	mov	r5, r1
 800ad02:	4628      	mov	r0, r5
 800ad04:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad08:	5de6      	ldrb	r6, [r4, r7]
 800ad0a:	f016 0608 	ands.w	r6, r6, #8
 800ad0e:	d1f8      	bne.n	800ad02 <_strtoul_l.constprop.0+0xa>
 800ad10:	2c2d      	cmp	r4, #45	; 0x2d
 800ad12:	d12f      	bne.n	800ad74 <_strtoul_l.constprop.0+0x7c>
 800ad14:	782c      	ldrb	r4, [r5, #0]
 800ad16:	2601      	movs	r6, #1
 800ad18:	1c85      	adds	r5, r0, #2
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d057      	beq.n	800adce <_strtoul_l.constprop.0+0xd6>
 800ad1e:	2b10      	cmp	r3, #16
 800ad20:	d109      	bne.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800ad22:	2c30      	cmp	r4, #48	; 0x30
 800ad24:	d107      	bne.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800ad26:	7828      	ldrb	r0, [r5, #0]
 800ad28:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ad2c:	2858      	cmp	r0, #88	; 0x58
 800ad2e:	d149      	bne.n	800adc4 <_strtoul_l.constprop.0+0xcc>
 800ad30:	786c      	ldrb	r4, [r5, #1]
 800ad32:	2310      	movs	r3, #16
 800ad34:	3502      	adds	r5, #2
 800ad36:	f04f 38ff 	mov.w	r8, #4294967295
 800ad3a:	2700      	movs	r7, #0
 800ad3c:	fbb8 f8f3 	udiv	r8, r8, r3
 800ad40:	fb03 f908 	mul.w	r9, r3, r8
 800ad44:	ea6f 0909 	mvn.w	r9, r9
 800ad48:	4638      	mov	r0, r7
 800ad4a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ad4e:	f1bc 0f09 	cmp.w	ip, #9
 800ad52:	d814      	bhi.n	800ad7e <_strtoul_l.constprop.0+0x86>
 800ad54:	4664      	mov	r4, ip
 800ad56:	42a3      	cmp	r3, r4
 800ad58:	dd22      	ble.n	800ada0 <_strtoul_l.constprop.0+0xa8>
 800ad5a:	2f00      	cmp	r7, #0
 800ad5c:	db1d      	blt.n	800ad9a <_strtoul_l.constprop.0+0xa2>
 800ad5e:	4580      	cmp	r8, r0
 800ad60:	d31b      	bcc.n	800ad9a <_strtoul_l.constprop.0+0xa2>
 800ad62:	d101      	bne.n	800ad68 <_strtoul_l.constprop.0+0x70>
 800ad64:	45a1      	cmp	r9, r4
 800ad66:	db18      	blt.n	800ad9a <_strtoul_l.constprop.0+0xa2>
 800ad68:	fb00 4003 	mla	r0, r0, r3, r4
 800ad6c:	2701      	movs	r7, #1
 800ad6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad72:	e7ea      	b.n	800ad4a <_strtoul_l.constprop.0+0x52>
 800ad74:	2c2b      	cmp	r4, #43	; 0x2b
 800ad76:	bf04      	itt	eq
 800ad78:	782c      	ldrbeq	r4, [r5, #0]
 800ad7a:	1c85      	addeq	r5, r0, #2
 800ad7c:	e7cd      	b.n	800ad1a <_strtoul_l.constprop.0+0x22>
 800ad7e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ad82:	f1bc 0f19 	cmp.w	ip, #25
 800ad86:	d801      	bhi.n	800ad8c <_strtoul_l.constprop.0+0x94>
 800ad88:	3c37      	subs	r4, #55	; 0x37
 800ad8a:	e7e4      	b.n	800ad56 <_strtoul_l.constprop.0+0x5e>
 800ad8c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ad90:	f1bc 0f19 	cmp.w	ip, #25
 800ad94:	d804      	bhi.n	800ada0 <_strtoul_l.constprop.0+0xa8>
 800ad96:	3c57      	subs	r4, #87	; 0x57
 800ad98:	e7dd      	b.n	800ad56 <_strtoul_l.constprop.0+0x5e>
 800ad9a:	f04f 37ff 	mov.w	r7, #4294967295
 800ad9e:	e7e6      	b.n	800ad6e <_strtoul_l.constprop.0+0x76>
 800ada0:	2f00      	cmp	r7, #0
 800ada2:	da07      	bge.n	800adb4 <_strtoul_l.constprop.0+0xbc>
 800ada4:	2322      	movs	r3, #34	; 0x22
 800ada6:	f8ce 3000 	str.w	r3, [lr]
 800adaa:	f04f 30ff 	mov.w	r0, #4294967295
 800adae:	b932      	cbnz	r2, 800adbe <_strtoul_l.constprop.0+0xc6>
 800adb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800adb4:	b106      	cbz	r6, 800adb8 <_strtoul_l.constprop.0+0xc0>
 800adb6:	4240      	negs	r0, r0
 800adb8:	2a00      	cmp	r2, #0
 800adba:	d0f9      	beq.n	800adb0 <_strtoul_l.constprop.0+0xb8>
 800adbc:	b107      	cbz	r7, 800adc0 <_strtoul_l.constprop.0+0xc8>
 800adbe:	1e69      	subs	r1, r5, #1
 800adc0:	6011      	str	r1, [r2, #0]
 800adc2:	e7f5      	b.n	800adb0 <_strtoul_l.constprop.0+0xb8>
 800adc4:	2430      	movs	r4, #48	; 0x30
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d1b5      	bne.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800adca:	2308      	movs	r3, #8
 800adcc:	e7b3      	b.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800adce:	2c30      	cmp	r4, #48	; 0x30
 800add0:	d0a9      	beq.n	800ad26 <_strtoul_l.constprop.0+0x2e>
 800add2:	230a      	movs	r3, #10
 800add4:	e7af      	b.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800add6:	bf00      	nop
 800add8:	0800b641 	.word	0x0800b641

0800addc <_strtoul_r>:
 800addc:	f7ff bf8c 	b.w	800acf8 <_strtoul_l.constprop.0>

0800ade0 <__submore>:
 800ade0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ade4:	460c      	mov	r4, r1
 800ade6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ade8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800adec:	4299      	cmp	r1, r3
 800adee:	d11d      	bne.n	800ae2c <__submore+0x4c>
 800adf0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800adf4:	f7ff f888 	bl	8009f08 <_malloc_r>
 800adf8:	b918      	cbnz	r0, 800ae02 <__submore+0x22>
 800adfa:	f04f 30ff 	mov.w	r0, #4294967295
 800adfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae06:	63a3      	str	r3, [r4, #56]	; 0x38
 800ae08:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ae0c:	6360      	str	r0, [r4, #52]	; 0x34
 800ae0e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ae12:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ae16:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ae1a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ae1e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ae22:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ae26:	6020      	str	r0, [r4, #0]
 800ae28:	2000      	movs	r0, #0
 800ae2a:	e7e8      	b.n	800adfe <__submore+0x1e>
 800ae2c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800ae2e:	0077      	lsls	r7, r6, #1
 800ae30:	463a      	mov	r2, r7
 800ae32:	f000 f895 	bl	800af60 <_realloc_r>
 800ae36:	4605      	mov	r5, r0
 800ae38:	2800      	cmp	r0, #0
 800ae3a:	d0de      	beq.n	800adfa <__submore+0x1a>
 800ae3c:	eb00 0806 	add.w	r8, r0, r6
 800ae40:	4601      	mov	r1, r0
 800ae42:	4632      	mov	r2, r6
 800ae44:	4640      	mov	r0, r8
 800ae46:	f7fe fb0d 	bl	8009464 <memcpy>
 800ae4a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800ae4e:	f8c4 8000 	str.w	r8, [r4]
 800ae52:	e7e9      	b.n	800ae28 <__submore+0x48>

0800ae54 <__ascii_wctomb>:
 800ae54:	b149      	cbz	r1, 800ae6a <__ascii_wctomb+0x16>
 800ae56:	2aff      	cmp	r2, #255	; 0xff
 800ae58:	bf85      	ittet	hi
 800ae5a:	238a      	movhi	r3, #138	; 0x8a
 800ae5c:	6003      	strhi	r3, [r0, #0]
 800ae5e:	700a      	strbls	r2, [r1, #0]
 800ae60:	f04f 30ff 	movhi.w	r0, #4294967295
 800ae64:	bf98      	it	ls
 800ae66:	2001      	movls	r0, #1
 800ae68:	4770      	bx	lr
 800ae6a:	4608      	mov	r0, r1
 800ae6c:	4770      	bx	lr
	...

0800ae70 <__assert_func>:
 800ae70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae72:	4614      	mov	r4, r2
 800ae74:	461a      	mov	r2, r3
 800ae76:	4b09      	ldr	r3, [pc, #36]	; (800ae9c <__assert_func+0x2c>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	4605      	mov	r5, r0
 800ae7c:	68d8      	ldr	r0, [r3, #12]
 800ae7e:	b14c      	cbz	r4, 800ae94 <__assert_func+0x24>
 800ae80:	4b07      	ldr	r3, [pc, #28]	; (800aea0 <__assert_func+0x30>)
 800ae82:	9100      	str	r1, [sp, #0]
 800ae84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae88:	4906      	ldr	r1, [pc, #24]	; (800aea4 <__assert_func+0x34>)
 800ae8a:	462b      	mov	r3, r5
 800ae8c:	f000 f80e 	bl	800aeac <fiprintf>
 800ae90:	f000 f895 	bl	800afbe <abort>
 800ae94:	4b04      	ldr	r3, [pc, #16]	; (800aea8 <__assert_func+0x38>)
 800ae96:	461c      	mov	r4, r3
 800ae98:	e7f3      	b.n	800ae82 <__assert_func+0x12>
 800ae9a:	bf00      	nop
 800ae9c:	2000003c 	.word	0x2000003c
 800aea0:	0800ba38 	.word	0x0800ba38
 800aea4:	0800ba45 	.word	0x0800ba45
 800aea8:	0800b377 	.word	0x0800b377

0800aeac <fiprintf>:
 800aeac:	b40e      	push	{r1, r2, r3}
 800aeae:	b503      	push	{r0, r1, lr}
 800aeb0:	4601      	mov	r1, r0
 800aeb2:	ab03      	add	r3, sp, #12
 800aeb4:	4805      	ldr	r0, [pc, #20]	; (800aecc <fiprintf+0x20>)
 800aeb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800aeba:	6800      	ldr	r0, [r0, #0]
 800aebc:	9301      	str	r3, [sp, #4]
 800aebe:	f7ff fbef 	bl	800a6a0 <_vfiprintf_r>
 800aec2:	b002      	add	sp, #8
 800aec4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aec8:	b003      	add	sp, #12
 800aeca:	4770      	bx	lr
 800aecc:	2000003c 	.word	0x2000003c

0800aed0 <_fstat_r>:
 800aed0:	b538      	push	{r3, r4, r5, lr}
 800aed2:	4d07      	ldr	r5, [pc, #28]	; (800aef0 <_fstat_r+0x20>)
 800aed4:	2300      	movs	r3, #0
 800aed6:	4604      	mov	r4, r0
 800aed8:	4608      	mov	r0, r1
 800aeda:	4611      	mov	r1, r2
 800aedc:	602b      	str	r3, [r5, #0]
 800aede:	f7f7 fad0 	bl	8002482 <_fstat>
 800aee2:	1c43      	adds	r3, r0, #1
 800aee4:	d102      	bne.n	800aeec <_fstat_r+0x1c>
 800aee6:	682b      	ldr	r3, [r5, #0]
 800aee8:	b103      	cbz	r3, 800aeec <_fstat_r+0x1c>
 800aeea:	6023      	str	r3, [r4, #0]
 800aeec:	bd38      	pop	{r3, r4, r5, pc}
 800aeee:	bf00      	nop
 800aef0:	200008d8 	.word	0x200008d8

0800aef4 <_isatty_r>:
 800aef4:	b538      	push	{r3, r4, r5, lr}
 800aef6:	4d06      	ldr	r5, [pc, #24]	; (800af10 <_isatty_r+0x1c>)
 800aef8:	2300      	movs	r3, #0
 800aefa:	4604      	mov	r4, r0
 800aefc:	4608      	mov	r0, r1
 800aefe:	602b      	str	r3, [r5, #0]
 800af00:	f7f7 fac4 	bl	800248c <_isatty>
 800af04:	1c43      	adds	r3, r0, #1
 800af06:	d102      	bne.n	800af0e <_isatty_r+0x1a>
 800af08:	682b      	ldr	r3, [r5, #0]
 800af0a:	b103      	cbz	r3, 800af0e <_isatty_r+0x1a>
 800af0c:	6023      	str	r3, [r4, #0]
 800af0e:	bd38      	pop	{r3, r4, r5, pc}
 800af10:	200008d8 	.word	0x200008d8

0800af14 <memmove>:
 800af14:	4288      	cmp	r0, r1
 800af16:	b510      	push	{r4, lr}
 800af18:	eb01 0402 	add.w	r4, r1, r2
 800af1c:	d902      	bls.n	800af24 <memmove+0x10>
 800af1e:	4284      	cmp	r4, r0
 800af20:	4623      	mov	r3, r4
 800af22:	d807      	bhi.n	800af34 <memmove+0x20>
 800af24:	1e43      	subs	r3, r0, #1
 800af26:	42a1      	cmp	r1, r4
 800af28:	d008      	beq.n	800af3c <memmove+0x28>
 800af2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800af2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800af32:	e7f8      	b.n	800af26 <memmove+0x12>
 800af34:	4402      	add	r2, r0
 800af36:	4601      	mov	r1, r0
 800af38:	428a      	cmp	r2, r1
 800af3a:	d100      	bne.n	800af3e <memmove+0x2a>
 800af3c:	bd10      	pop	{r4, pc}
 800af3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800af42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800af46:	e7f7      	b.n	800af38 <memmove+0x24>

0800af48 <__malloc_lock>:
 800af48:	4801      	ldr	r0, [pc, #4]	; (800af50 <__malloc_lock+0x8>)
 800af4a:	f7fe b9f6 	b.w	800933a <__retarget_lock_acquire_recursive>
 800af4e:	bf00      	nop
 800af50:	200008cc 	.word	0x200008cc

0800af54 <__malloc_unlock>:
 800af54:	4801      	ldr	r0, [pc, #4]	; (800af5c <__malloc_unlock+0x8>)
 800af56:	f7fe b9f1 	b.w	800933c <__retarget_lock_release_recursive>
 800af5a:	bf00      	nop
 800af5c:	200008cc 	.word	0x200008cc

0800af60 <_realloc_r>:
 800af60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af64:	4680      	mov	r8, r0
 800af66:	4614      	mov	r4, r2
 800af68:	460e      	mov	r6, r1
 800af6a:	b921      	cbnz	r1, 800af76 <_realloc_r+0x16>
 800af6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af70:	4611      	mov	r1, r2
 800af72:	f7fe bfc9 	b.w	8009f08 <_malloc_r>
 800af76:	b92a      	cbnz	r2, 800af84 <_realloc_r+0x24>
 800af78:	f7fe ff5a 	bl	8009e30 <_free_r>
 800af7c:	4625      	mov	r5, r4
 800af7e:	4628      	mov	r0, r5
 800af80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af84:	f000 f822 	bl	800afcc <_malloc_usable_size_r>
 800af88:	4284      	cmp	r4, r0
 800af8a:	4607      	mov	r7, r0
 800af8c:	d802      	bhi.n	800af94 <_realloc_r+0x34>
 800af8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800af92:	d812      	bhi.n	800afba <_realloc_r+0x5a>
 800af94:	4621      	mov	r1, r4
 800af96:	4640      	mov	r0, r8
 800af98:	f7fe ffb6 	bl	8009f08 <_malloc_r>
 800af9c:	4605      	mov	r5, r0
 800af9e:	2800      	cmp	r0, #0
 800afa0:	d0ed      	beq.n	800af7e <_realloc_r+0x1e>
 800afa2:	42bc      	cmp	r4, r7
 800afa4:	4622      	mov	r2, r4
 800afa6:	4631      	mov	r1, r6
 800afa8:	bf28      	it	cs
 800afaa:	463a      	movcs	r2, r7
 800afac:	f7fe fa5a 	bl	8009464 <memcpy>
 800afb0:	4631      	mov	r1, r6
 800afb2:	4640      	mov	r0, r8
 800afb4:	f7fe ff3c 	bl	8009e30 <_free_r>
 800afb8:	e7e1      	b.n	800af7e <_realloc_r+0x1e>
 800afba:	4635      	mov	r5, r6
 800afbc:	e7df      	b.n	800af7e <_realloc_r+0x1e>

0800afbe <abort>:
 800afbe:	b508      	push	{r3, lr}
 800afc0:	2006      	movs	r0, #6
 800afc2:	f000 f833 	bl	800b02c <raise>
 800afc6:	2001      	movs	r0, #1
 800afc8:	f7f7 fa36 	bl	8002438 <_exit>

0800afcc <_malloc_usable_size_r>:
 800afcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afd0:	1f18      	subs	r0, r3, #4
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	bfbc      	itt	lt
 800afd6:	580b      	ldrlt	r3, [r1, r0]
 800afd8:	18c0      	addlt	r0, r0, r3
 800afda:	4770      	bx	lr

0800afdc <_raise_r>:
 800afdc:	291f      	cmp	r1, #31
 800afde:	b538      	push	{r3, r4, r5, lr}
 800afe0:	4604      	mov	r4, r0
 800afe2:	460d      	mov	r5, r1
 800afe4:	d904      	bls.n	800aff0 <_raise_r+0x14>
 800afe6:	2316      	movs	r3, #22
 800afe8:	6003      	str	r3, [r0, #0]
 800afea:	f04f 30ff 	mov.w	r0, #4294967295
 800afee:	bd38      	pop	{r3, r4, r5, pc}
 800aff0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aff2:	b112      	cbz	r2, 800affa <_raise_r+0x1e>
 800aff4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aff8:	b94b      	cbnz	r3, 800b00e <_raise_r+0x32>
 800affa:	4620      	mov	r0, r4
 800affc:	f000 f830 	bl	800b060 <_getpid_r>
 800b000:	462a      	mov	r2, r5
 800b002:	4601      	mov	r1, r0
 800b004:	4620      	mov	r0, r4
 800b006:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b00a:	f000 b817 	b.w	800b03c <_kill_r>
 800b00e:	2b01      	cmp	r3, #1
 800b010:	d00a      	beq.n	800b028 <_raise_r+0x4c>
 800b012:	1c59      	adds	r1, r3, #1
 800b014:	d103      	bne.n	800b01e <_raise_r+0x42>
 800b016:	2316      	movs	r3, #22
 800b018:	6003      	str	r3, [r0, #0]
 800b01a:	2001      	movs	r0, #1
 800b01c:	e7e7      	b.n	800afee <_raise_r+0x12>
 800b01e:	2400      	movs	r4, #0
 800b020:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b024:	4628      	mov	r0, r5
 800b026:	4798      	blx	r3
 800b028:	2000      	movs	r0, #0
 800b02a:	e7e0      	b.n	800afee <_raise_r+0x12>

0800b02c <raise>:
 800b02c:	4b02      	ldr	r3, [pc, #8]	; (800b038 <raise+0xc>)
 800b02e:	4601      	mov	r1, r0
 800b030:	6818      	ldr	r0, [r3, #0]
 800b032:	f7ff bfd3 	b.w	800afdc <_raise_r>
 800b036:	bf00      	nop
 800b038:	2000003c 	.word	0x2000003c

0800b03c <_kill_r>:
 800b03c:	b538      	push	{r3, r4, r5, lr}
 800b03e:	4d07      	ldr	r5, [pc, #28]	; (800b05c <_kill_r+0x20>)
 800b040:	2300      	movs	r3, #0
 800b042:	4604      	mov	r4, r0
 800b044:	4608      	mov	r0, r1
 800b046:	4611      	mov	r1, r2
 800b048:	602b      	str	r3, [r5, #0]
 800b04a:	f7f7 f9ed 	bl	8002428 <_kill>
 800b04e:	1c43      	adds	r3, r0, #1
 800b050:	d102      	bne.n	800b058 <_kill_r+0x1c>
 800b052:	682b      	ldr	r3, [r5, #0]
 800b054:	b103      	cbz	r3, 800b058 <_kill_r+0x1c>
 800b056:	6023      	str	r3, [r4, #0]
 800b058:	bd38      	pop	{r3, r4, r5, pc}
 800b05a:	bf00      	nop
 800b05c:	200008d8 	.word	0x200008d8

0800b060 <_getpid_r>:
 800b060:	f7f7 b9e0 	b.w	8002424 <_getpid>

0800b064 <_init>:
 800b064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b066:	bf00      	nop
 800b068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b06a:	bc08      	pop	{r3}
 800b06c:	469e      	mov	lr, r3
 800b06e:	4770      	bx	lr

0800b070 <_fini>:
 800b070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b072:	bf00      	nop
 800b074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b076:	bc08      	pop	{r3}
 800b078:	469e      	mov	lr, r3
 800b07a:	4770      	bx	lr
