#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002106705d830 .scope module, "top_tb" "top_tb" 2 2;
 .timescale -9 -9;
v00000210670db2f0_0 .net "G", 0 0, v00000210670d61c0_0;  1 drivers
v00000210670da2b0_0 .net "R", 0 0, v00000210670d6120_0;  1 drivers
v00000210670d99f0_0 .net "Y", 0 0, v00000210670d6ee0_0;  1 drivers
v00000210670dab70_0 .net "at_side", 3 0, v00000210670d6f80_0;  1 drivers
v00000210670d98b0_0 .net "at_state", 3 0, v00000210670d63a0_0;  1 drivers
v00000210670da670_0 .var "clk", 0 0;
v00000210670d9b30_0 .var "reset", 0 0;
v00000210670da850_0 .var "start", 0 0;
S_000002106705d9c0 .scope module, "top1" "top" 2 12, 3 1 0, S_000002106705d830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 4 "at_side";
    .port_info 4 /OUTPUT 4 "at_state";
    .port_info 5 /OUTPUT 1 "R";
    .port_info 6 /OUTPUT 1 "G";
    .port_info 7 /OUTPUT 1 "Y";
v00000210670db1b0_0 .net "G", 0 0, v00000210670d61c0_0;  alias, 1 drivers
v00000210670da490_0 .net "R", 0 0, v00000210670d6120_0;  alias, 1 drivers
v00000210670da530_0 .net "Y", 0 0, v00000210670d6ee0_0;  alias, 1 drivers
v00000210670dadf0_0 .net "at_side", 3 0, v00000210670d6f80_0;  alias, 1 drivers
v00000210670db250_0 .net "at_state", 3 0, v00000210670d63a0_0;  alias, 1 drivers
v00000210670da710_0 .net "clear", 0 0, v00000210670d64e0_0;  1 drivers
v00000210670d9950_0 .net "clk", 0 0, v00000210670da670_0;  1 drivers
v00000210670db430_0 .net "count", 6 0, v00000210670d6c60_0;  1 drivers
v00000210670da8f0_0 .net "count_eq100", 0 0, L_00000210670d9f90;  1 drivers
v00000210670db390_0 .net "count_eq30", 0 0, L_00000210670da990;  1 drivers
v00000210670dafd0_0 .net "count_eq90", 0 0, L_00000210670dacb0;  1 drivers
v00000210670d9810_0 .net "count_g_100", 0 0, L_00000210670d9e50;  1 drivers
v00000210670da7b0_0 .net "reset", 0 0, v00000210670d9b30_0;  1 drivers
v00000210670d9a90_0 .net "start", 0 0, v00000210670da850_0;  1 drivers
S_000002106700d690 .scope module, "comp1" "comparator" 3 31, 4 1 0, S_000002106705d9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "count";
    .port_info 1 /OUTPUT 1 "count_eq30";
    .port_info 2 /OUTPUT 1 "count_eq90";
    .port_info 3 /OUTPUT 1 "count_eq100";
    .port_info 4 /OUTPUT 1 "count_g_100";
v0000021067006be0_0 .net *"_ivl_0", 31 0, L_00000210670d9bd0;  1 drivers
L_0000021067110118 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021067051360_0 .net *"_ivl_11", 24 0, L_0000021067110118;  1 drivers
L_0000021067110160 .functor BUFT 1, C4<00000000000000000000000001011010>, C4<0>, C4<0>, C4<0>;
v0000021067051400_0 .net/2u *"_ivl_12", 31 0, L_0000021067110160;  1 drivers
v000002106705db50_0 .net *"_ivl_16", 31 0, L_00000210670d96d0;  1 drivers
L_00000210671101a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106705dbf0_0 .net *"_ivl_19", 24 0, L_00000210671101a8;  1 drivers
L_00000210671101f0 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v000002106700d820_0 .net/2u *"_ivl_20", 31 0, L_00000210671101f0;  1 drivers
v00000210670d6d00_0 .net *"_ivl_24", 31 0, L_00000210670daad0;  1 drivers
L_0000021067110238 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210670d6800_0 .net *"_ivl_27", 24 0, L_0000021067110238;  1 drivers
L_0000021067110280 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v00000210670d6940_0 .net/2u *"_ivl_28", 31 0, L_0000021067110280;  1 drivers
L_0000021067110088 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210670d6080_0 .net *"_ivl_3", 24 0, L_0000021067110088;  1 drivers
L_00000210671100d0 .functor BUFT 1, C4<00000000000000000000000000011110>, C4<0>, C4<0>, C4<0>;
v00000210670d6da0_0 .net/2u *"_ivl_4", 31 0, L_00000210671100d0;  1 drivers
v00000210670d6440_0 .net *"_ivl_8", 31 0, L_00000210670daa30;  1 drivers
v00000210670d6260_0 .net "count", 6 0, v00000210670d6c60_0;  alias, 1 drivers
v00000210670d6300_0 .net "count_eq100", 0 0, L_00000210670d9f90;  alias, 1 drivers
v00000210670d6b20_0 .net "count_eq30", 0 0, L_00000210670da990;  alias, 1 drivers
v00000210670d6760_0 .net "count_eq90", 0 0, L_00000210670dacb0;  alias, 1 drivers
v00000210670d6bc0_0 .net "count_g_100", 0 0, L_00000210670d9e50;  alias, 1 drivers
L_00000210670d9bd0 .concat [ 7 25 0 0], v00000210670d6c60_0, L_0000021067110088;
L_00000210670da990 .cmp/eq 32, L_00000210670d9bd0, L_00000210671100d0;
L_00000210670daa30 .concat [ 7 25 0 0], v00000210670d6c60_0, L_0000021067110118;
L_00000210670dacb0 .cmp/eq 32, L_00000210670daa30, L_0000021067110160;
L_00000210670d96d0 .concat [ 7 25 0 0], v00000210670d6c60_0, L_00000210671101a8;
L_00000210670d9f90 .cmp/eq 32, L_00000210670d96d0, L_00000210671101f0;
L_00000210670daad0 .concat [ 7 25 0 0], v00000210670d6c60_0, L_0000021067110238;
L_00000210670d9e50 .cmp/ge 32, L_00000210670daad0, L_0000021067110280;
S_000002106705a600 .scope module, "count1" "counter" 3 25, 5 1 0, S_000002106705d9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 7 "count";
v00000210670d6e40_0 .net "clear", 0 0, v00000210670d64e0_0;  alias, 1 drivers
v00000210670d6620_0 .net "clk", 0 0, v00000210670da670_0;  alias, 1 drivers
v00000210670d6c60_0 .var "count", 6 0;
v00000210670d69e0_0 .net "reset", 0 0, v00000210670d9b30_0;  alias, 1 drivers
E_000002106704e650/0 .event negedge, v00000210670d69e0_0;
E_000002106704e650/1 .event posedge, v00000210670d6620_0;
E_000002106704e650 .event/or E_000002106704e650/0, E_000002106704e650/1;
S_000002106705a790 .scope module, "tfc1" "traffic_light_controller" 3 10, 6 1 0, S_000002106705d9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "count_eq30";
    .port_info 4 /INPUT 1 "count_eq90";
    .port_info 5 /INPUT 1 "count_eq100";
    .port_info 6 /INPUT 1 "count_g_100";
    .port_info 7 /OUTPUT 4 "at_state";
    .port_info 8 /OUTPUT 4 "at_side";
    .port_info 9 /OUTPUT 1 "clear";
    .port_info 10 /OUTPUT 1 "R";
    .port_info 11 /OUTPUT 1 "G";
    .port_info 12 /OUTPUT 1 "Y";
P_000002106705b370 .param/l "G_1" 0 6 15, C4<0010>;
P_000002106705b3a8 .param/l "G_2" 0 6 19, C4<0101>;
P_000002106705b3e0 .param/l "G_3" 0 6 23, C4<1000>;
P_000002106705b418 .param/l "G_4" 0 6 27, C4<1011>;
P_000002106705b450 .param/l "IDLE" 0 6 12, C4<0000>;
P_000002106705b488 .param/l "R_1" 0 6 13, C4<0001>;
P_000002106705b4c0 .param/l "R_2" 0 6 17, C4<0100>;
P_000002106705b4f8 .param/l "R_3" 0 6 21, C4<0111>;
P_000002106705b530 .param/l "R_4" 0 6 25, C4<1010>;
P_000002106705b568 .param/l "Y_1" 0 6 14, C4<0011>;
P_000002106705b5a0 .param/l "Y_2" 0 6 18, C4<0110>;
P_000002106705b5d8 .param/l "Y_3" 0 6 22, C4<1001>;
P_000002106705b610 .param/l "Y_4" 0 6 26, C4<1100>;
v00000210670d61c0_0 .var "G", 0 0;
v00000210670d6120_0 .var "R", 0 0;
v00000210670d6ee0_0 .var "Y", 0 0;
v00000210670d6f80_0 .var "at_side", 3 0;
v00000210670d63a0_0 .var "at_state", 3 0;
v00000210670d64e0_0 .var "clear", 0 0;
v00000210670d6580_0 .net "clk", 0 0, v00000210670da670_0;  alias, 1 drivers
v00000210670d66c0_0 .net "count_eq100", 0 0, L_00000210670d9f90;  alias, 1 drivers
v00000210670d68a0_0 .net "count_eq30", 0 0, L_00000210670da990;  alias, 1 drivers
v00000210670d6a80_0 .net "count_eq90", 0 0, L_00000210670dacb0;  alias, 1 drivers
v00000210670da5d0_0 .net "count_g_100", 0 0, L_00000210670d9e50;  alias, 1 drivers
v00000210670dac10_0 .var "nstate", 3 0;
v00000210670db070_0 .var "pstate", 3 0;
v00000210670d9630_0 .net "reset", 0 0, v00000210670d9b30_0;  alias, 1 drivers
v00000210670da3f0_0 .net "start", 0 0, v00000210670da850_0;  alias, 1 drivers
E_000002106704f190/0 .event anyedge, v00000210670db070_0, v00000210670da3f0_0, v00000210670d6b20_0, v00000210670d6bc0_0;
E_000002106704f190/1 .event anyedge, v00000210670d6760_0, v00000210670d6300_0;
E_000002106704f190 .event/or E_000002106704f190/0, E_000002106704f190/1;
S_000002106705b650 .scope begin, "NSOL" "NSOL" 6 30, 6 30 0, S_000002106705a790;
 .timescale -9 -9;
S_0000021067006580 .scope begin, "NSL" "NSL" 6 31, 6 31 0, S_000002106705b650;
 .timescale -9 -9;
S_0000021067006710 .scope begin, "OL" "OL" 6 66, 6 66 0, S_000002106705b650;
 .timescale -9 -9;
S_00000210670d9450 .scope begin, "PSR" "PSR" 6 199, 6 199 0, S_000002106705a790;
 .timescale -9 -9;
    .scope S_000002106705a790;
T_0 ;
    %wait E_000002106704f190;
    %fork t_1, S_000002106705b650;
    %jmp t_0;
    .scope S_000002106705b650;
t_1 ;
    %fork t_3, S_0000021067006580;
    %jmp t_2;
    .scope S_0000021067006580;
t_3 ;
    %load/vec4 v00000210670db070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.0 ;
    %load/vec4 v00000210670da3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.1 ;
    %load/vec4 v00000210670d68a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %load/vec4 v00000210670da5d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.19, 9;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_0.20, 9;
T_0.19 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_0.20, 9;
 ; End of false expr.
    %blend;
T_0.20;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.2 ;
    %load/vec4 v00000210670d6a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.21, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_0.22, 8;
T_0.21 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_0.22, 8;
 ; End of false expr.
    %blend;
T_0.22;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.3 ;
    %load/vec4 v00000210670d66c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.23, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.24, 8;
T_0.23 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_0.24, 8;
 ; End of false expr.
    %blend;
T_0.24;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.4 ;
    %load/vec4 v00000210670d68a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.25, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_0.26, 8;
T_0.25 ; End of true expr.
    %load/vec4 v00000210670da5d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.27, 9;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_0.28, 9;
T_0.27 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_0.28, 9;
 ; End of false expr.
    %blend;
T_0.28;
    %jmp/0 T_0.26, 8;
 ; End of false expr.
    %blend;
T_0.26;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.5 ;
    %load/vec4 v00000210670d6a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.29, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_0.30, 8;
T_0.29 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_0.30, 8;
 ; End of false expr.
    %blend;
T_0.30;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.6 ;
    %load/vec4 v00000210670d66c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.31, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_0.32, 8;
T_0.31 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_0.32, 8;
 ; End of false expr.
    %blend;
T_0.32;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.7 ;
    %load/vec4 v00000210670d68a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.33, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_0.34, 8;
T_0.33 ; End of true expr.
    %load/vec4 v00000210670da5d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.35, 9;
    %pushi/vec4 10, 0, 4;
    %jmp/1 T_0.36, 9;
T_0.35 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_0.36, 9;
 ; End of false expr.
    %blend;
T_0.36;
    %jmp/0 T_0.34, 8;
 ; End of false expr.
    %blend;
T_0.34;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.8 ;
    %load/vec4 v00000210670d6a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.37, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_0.38, 8;
T_0.37 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_0.38, 8;
 ; End of false expr.
    %blend;
T_0.38;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.9 ;
    %load/vec4 v00000210670d66c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.39, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_0.40, 8;
T_0.39 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_0.40, 8;
 ; End of false expr.
    %blend;
T_0.40;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v00000210670d68a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.41, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_0.42, 8;
T_0.41 ; End of true expr.
    %load/vec4 v00000210670da5d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.43, 9;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.44, 9;
T_0.43 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_0.44, 9;
 ; End of false expr.
    %blend;
T_0.44;
    %jmp/0 T_0.42, 8;
 ; End of false expr.
    %blend;
T_0.42;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v00000210670d6a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.12 ;
    %load/vec4 v00000210670d66c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 10, 0, 4;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v00000210670dac10_0, 0, 4;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %end;
    .scope S_000002106705b650;
t_2 %join;
    %fork t_5, S_0000021067006710;
    %jmp t_4;
    .scope S_0000021067006710;
t_5 ;
    %load/vec4 v00000210670db070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.56, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.57, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.58, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.59, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.60, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.61, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.50 ;
    %load/vec4 v00000210670da5d0_0;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.53 ;
    %load/vec4 v00000210670da5d0_0;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.56 ;
    %load/vec4 v00000210670da5d0_0;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.59 ;
    %load/vec4 v00000210670da5d0_0;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d64e0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000210670d63a0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000210670d6f80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210670d61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210670d6ee0_0, 0, 1;
    %jmp T_0.63;
T_0.63 ;
    %pop/vec4 1;
    %end;
    .scope S_000002106705b650;
t_4 %join;
    %end;
    .scope S_000002106705a790;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002106705a790;
T_1 ;
    %wait E_000002106704e650;
    %fork t_7, S_00000210670d9450;
    %jmp t_6;
    .scope S_00000210670d9450;
t_7 ;
    %load/vec4 v00000210670d9630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210670db070_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000210670dac10_0;
    %assign/vec4 v00000210670db070_0, 0;
T_1.1 ;
    %end;
    .scope S_000002106705a790;
t_6 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_000002106705a600;
T_2 ;
    %wait E_000002106704e650;
    %load/vec4 v00000210670d69e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000210670d6c60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000210670d6e40_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 7;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v00000210670d6c60_0;
    %addi 1, 0, 7;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v00000210670d6c60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002106705d830;
T_3 ;
    %load/vec4 v00000210670da670_0;
    %inv;
    %store/vec4 v00000210670da670_0, 0, 1;
    %delay 5, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000002106705d830;
T_4 ;
    %vpi_call 2 28 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002106705d830 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210670da670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210670d9b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210670da850_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210670da850_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210670d9b30_0, 0;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "top.v";
    "comparator.v";
    "counter.v";
    "traffic_light_controller.v";
