#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 22 22:40:46 2020
# Process ID: 11172
# Current directory: /home/omochan/3A/cpujikken/core
# Command line: vivado
# Log file: /home/omochan/3A/cpujikken/core/vivado.log
# Journal file: /home/omochan/3A/cpujikken/core/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/omochan/3A/cpujikken/core/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/sqrt/sqrt.coe}] [get_ips INST_BRAM]
generate_target all [get_files  /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
export_ip_user_files -of_objects [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files -ipstatic_source_dir /home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/questa} {ies=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
launch_simulation
open_wave_config /home/omochan/3A/cpujikken/core/project_1/test_cpu_behav.wcfg
source test_cpu.tcl
relaunch_sim
run all
update_compile_order -fileset sim_1
relaunch_sim
relaunch_sim
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
