<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Secured&#39;home: C:/Users/ESEO/Documents/secured-home-1/lib/hal/inc/stm32f1xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Secured&#39;home
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f396504afdc959660871b003fa10164d.html">Documents</a></li><li class="navelem"><a class="el" href="dir_3f5741b28a1c7b57c6422f03adeca286.html">secured-home-1</a></li><li class="navelem"><a class="el" href="dir_870c8f065f73069bcc75ade8ba58da5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_a74b99e91b565c0b5c9ce2c9ec9325d3.html">hal</a></li><li class="navelem"><a class="el" href="dir_d330cdf90111a977dbb316ecb1449a42.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f1xx_ll_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifndef __STM32F1xx_LL_RCC_H</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define __STM32F1xx_LL_RCC_H</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx_8h.html">stm32f1xx.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>{</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SYSCLK_Frequency;        </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HCLK_Frequency;          </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PCLK1_Frequency;         </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PCLK2_Frequency;         </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define HSE_VALUE    8000000U  </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define HSI_VALUE    8000000U  </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define LSE_VALUE    32768U    </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define LSI_VALUE    32000U    </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define LL_RCC_CIR_PLL3RDYC               RCC_CIR_PLL3RDYC    </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define LL_RCC_CIR_PLL2RDYC               RCC_CIR_PLL2RDYC    </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define LL_RCC_CIR_PLL3RDYF               RCC_CIR_PLL3RDYF    </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define LL_RCC_CIR_PLL2RDYF               RCC_CIR_PLL2RDYF    </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF        </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF     </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF     </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF     </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF    </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF    </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF    </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define LL_RCC_CIR_PLL3RDYIE              RCC_CIR_PLL3RDYIE     </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_RCC_CIR_PLL2RDYIE              RCC_CIR_PLL2RDYIE     </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV2)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_1           RCC_CFGR2_PREDIV2_DIV1   </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_2           RCC_CFGR2_PREDIV2_DIV2   </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_3           RCC_CFGR2_PREDIV2_DIV3   </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_4           RCC_CFGR2_PREDIV2_DIV4   </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_5           RCC_CFGR2_PREDIV2_DIV5   </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_6           RCC_CFGR2_PREDIV2_DIV6   </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_7           RCC_CFGR2_PREDIV2_DIV7   </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_8           RCC_CFGR2_PREDIV2_DIV8   </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_9           RCC_CFGR2_PREDIV2_DIV9   </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_10          RCC_CFGR2_PREDIV2_DIV10  </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_11          RCC_CFGR2_PREDIV2_DIV11  </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_12          RCC_CFGR2_PREDIV2_DIV12  </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_13          RCC_CFGR2_PREDIV2_DIV13  </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_14          RCC_CFGR2_PREDIV2_DIV14  </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_15          RCC_CFGR2_PREDIV2_DIV15  </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_16          RCC_CFGR2_PREDIV2_DIV16  </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_PREDIV2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCOSEL_PLL_DIV2     </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#if defined(RCC_CFGR_MCOSEL_PLL2CLK)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLL2CLK          RCC_CFGR_MCOSEL_PLL2         </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOSEL_PLL2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#if defined(RCC_CFGR_MCOSEL_PLL3CLK_DIV2)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLI2SCLK_DIV2   RCC_CFGR_MCOSEL_PLL3_DIV2    </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOSEL_PLL3CLK_DIV2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#if defined(RCC_CFGR_MCOSEL_EXT_HSE)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_EXT_HSE          RCC_CFGR_MCOSEL_EXT_HSE      </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOSEL_EXT_HSE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#if defined(RCC_CFGR_MCOSEL_PLL3CLK)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLI2SCLK        RCC_CFGR_MCOSEL_PLL3CLK      </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOSEL_PLL3CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_SYSCLK        RCC_CFGR2_I2S2SRC                                          </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO    (uint32_t)(RCC_CFGR2_I2S2SRC | (RCC_CFGR2_I2S2SRC &gt;&gt; 16U)) </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define LL_RCC_I2S3_CLKSOURCE_SYSCLK        RCC_CFGR2_I2S3SRC                                          </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO    (uint32_t)(RCC_CFGR2_I2S3SRC | (RCC_CFGR2_I2S3SRC &gt;&gt; 16U)) </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#if defined(RCC_CFGR_USBPRE)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL             RCC_CFGR_USBPRE        </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5     0x00000000U            </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_USBPRE*/</span><span class="preprocessor">                   </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#if defined(RCC_CFGR_OTGFSPRE)               </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL_DIV_2       RCC_CFGR_OTGFSPRE      </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL_DIV_3       0x00000000U            </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_OTGFSPRE*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_2    RCC_CFGR_ADCPRE_DIV2 </span><span class="comment">/*ADC prescaler PCLK2 divided by 2*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_4    RCC_CFGR_ADCPRE_DIV4 </span><span class="comment">/*ADC prescaler PCLK2 divided by 4*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_6    RCC_CFGR_ADCPRE_DIV6 </span><span class="comment">/*ADC prescaler PCLK2 divided by 6*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_8    RCC_CFGR_ADCPRE_DIV8 </span><span class="comment">/*ADC prescaler PCLK2 divided by 8*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE              RCC_CFGR2_I2S2SRC       </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define LL_RCC_I2S3_CLKSOURCE              RCC_CFGR2_I2S3SRC       </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               0x00400000U     </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE               RCC_CFGR_ADCPRE </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U             </span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV128    RCC_BDCR_RTCSEL         </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#if defined(RCC_CFGR_PLLMULL2)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMULL2  </span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_PLLMULL2*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#if defined(RCC_CFGR_PLLMULL3)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMULL3  </span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_PLLMULL3*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMULL4  </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMULL5  </span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMULL6  </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMULL7  </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMULL8  </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMULL9  </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#if defined(RCC_CFGR_PLLMULL6_5)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define LL_RCC_PLL_MUL_6_5                 RCC_CFGR_PLLMULL6_5 </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMULL10  </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMULL11  </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMULL12  </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMULL13  </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMULL14  </span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMULL15  </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMULL16  </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_PLLMULL6_5*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI_DIV_2         0x00000000U                                    </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC                                </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2              (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U) </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1SRC*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1)    </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2)    </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3)    </span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4)    </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5)    </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6)    </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7)    </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8)    </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9)    </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10)   </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11)   </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12)   </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13)   </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14)   </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15)   </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16)   </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_1        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_2        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_3        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_4        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_5        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_6        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_7        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_8        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_9        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_10       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_11       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_12       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_13       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_14       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_15       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_16       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1SRC*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC | 0x00000000U)               </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE)         </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV1_DIV1   </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV1_DIV2   </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV1_DIV3   </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV1_DIV4   </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV1_DIV5   </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV1_DIV6   </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV1_DIV7   </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV1_DIV8   </span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV1_DIV9   </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV1_DIV10  </span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV1_DIV11  </span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV1_DIV12  </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV1_DIV13  </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV1_DIV14  </span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV1_DIV15  </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV1_DIV16  </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_1                0x00000000U              </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_2                RCC_CFGR_PLLXTPRE        </span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#define LL_RCC_PLLI2S_MUL_8                RCC_CFGR2_PLL3MUL8   </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define LL_RCC_PLLI2S_MUL_9                RCC_CFGR2_PLL3MUL9   </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">#define LL_RCC_PLLI2S_MUL_10               RCC_CFGR2_PLL3MUL10  </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define LL_RCC_PLLI2S_MUL_11               RCC_CFGR2_PLL3MUL11  </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#define LL_RCC_PLLI2S_MUL_12               RCC_CFGR2_PLL3MUL12  </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">#define LL_RCC_PLLI2S_MUL_13               RCC_CFGR2_PLL3MUL13  </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#define LL_RCC_PLLI2S_MUL_14               RCC_CFGR2_PLL3MUL14  </span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#define LL_RCC_PLLI2S_MUL_16               RCC_CFGR2_PLL3MUL16  </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#define LL_RCC_PLLI2S_MUL_20               RCC_CFGR2_PLL3MUL20  </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#define LL_RCC_PLL2_MUL_8                  RCC_CFGR2_PLL2MUL8   </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define LL_RCC_PLL2_MUL_9                  RCC_CFGR2_PLL2MUL9   </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define LL_RCC_PLL2_MUL_10                 RCC_CFGR2_PLL2MUL10  </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define LL_RCC_PLL2_MUL_11                 RCC_CFGR2_PLL2MUL11  </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#define LL_RCC_PLL2_MUL_12                 RCC_CFGR2_PLL2MUL12  </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">#define LL_RCC_PLL2_MUL_13                 RCC_CFGR2_PLL2MUL13  </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#define LL_RCC_PLL2_MUL_14                 RCC_CFGR2_PLL2MUL14  </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#define LL_RCC_PLL2_MUL_16                 RCC_CFGR2_PLL2MUL16  </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#define LL_RCC_PLL2_MUL_20                 RCC_CFGR2_PLL2MUL20  </span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#if defined(RCC_CFGR_PLLMULL6_5)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">          (((__PLLMUL__) != RCC_CFGR_PLLMULL6_5) ? \</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">              ((__INPUTFREQ__) * ((((__PLLMUL__) &amp; RCC_CFGR_PLLMULL) &gt;&gt; RCC_CFGR_PLLMULL_Pos) + 2U)) :\</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">              (((__INPUTFREQ__) * 13U) / 2U))</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) ((__INPUTFREQ__) * (((__PLLMUL__) &gt;&gt; RCC_CFGR_PLLMULL_Pos) + 2U))</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLMULL6_5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define __LL_RCC_CALC_PLLI2SCLK_FREQ(__INPUTFREQ__, __PLLI2SMUL__, __PLLI2SDIV__) (((__INPUTFREQ__) * (((__PLLI2SMUL__) &gt;&gt; RCC_CFGR2_PLL3MUL_Pos) + 2U)) / (((__PLLI2SDIV__) &gt;&gt; RCC_CFGR2_PREDIV2_Pos) + 1U))</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define __LL_RCC_CALC_PLL2CLK_FREQ(__INPUTFREQ__, __PLL2MUL__, __PLL2DIV__) (((__INPUTFREQ__) * (((__PLL2MUL__) &gt;&gt; RCC_CFGR2_PLL2MUL_Pos) + 2U)) / (((__PLL2DIV__) &gt;&gt; RCC_CFGR2_PREDIV2_Pos) + 1U))</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>{</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  SET_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>}</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>{</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  SET_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>}</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>{</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  CLEAR_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>}</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>{</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  SET_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>}</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>{</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  CLEAR_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>}</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_HSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>{</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>));</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>}</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV2)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_HSE_GetPrediv2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>{</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2));</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>}</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_PREDIV2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>{</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  SET_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>}</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>{</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  CLEAR_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>}</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_HSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>{</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>));</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>}</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_HSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>{</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>) &gt;&gt; RCC_CR_HSICAL_Pos);</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>}</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_SetCalibTrimming(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Value)</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>{</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  MODIFY_REG(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>, Value &lt;&lt; RCC_CR_HSITRIM_Pos);</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>}</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_HSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>{</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>) &gt;&gt; RCC_CR_HSITRIM_Pos);</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>}</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>{</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  SET_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>}</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>{</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  CLEAR_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>}</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>{</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  SET_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>}</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>{</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  CLEAR_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>}</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_LSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>{</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>));</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>}</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>{</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  SET_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>}</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>{</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  CLEAR_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>}</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_LSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>{</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>));</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>}</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetSysClkSource(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Source)</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>{</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>}</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_GetSysClkSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>{</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>}</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAHBPrescaler(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Prescaler)</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>{</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>}</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAPB1Prescaler(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Prescaler)</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>{</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>, Prescaler);</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>}</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAPB2Prescaler(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Prescaler)</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>{</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>, Prescaler);</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>}</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>{</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>}</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_GetAPB1Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>{</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>));</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>}</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_GetAPB2Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>{</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>));</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>}</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ConfigMCO(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MCOxSource)</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>{</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCOSEL, MCOxSource);</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>}</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetI2SClockSource(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> I2SxSource)</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>{</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  MODIFY_REG(RCC-&gt;CFGR2, (I2SxSource &amp; 0xFFFF0000U), (I2SxSource &lt;&lt; 16U));</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>}</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span> </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetUSBClockSource(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> USBxSource)</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>{</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#if defined(RCC_CFGR_USBPRE)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>, USBxSource);</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">#else </span><span class="comment">/*RCC_CFGR_OTGFSPRE*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_OTGFSPRE, USBxSource);</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_USBPRE*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>}</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetADCClockSource(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ADCxSource)</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>{</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>, ADCxSource);</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>}</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span> </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_GetI2SClockSource(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> I2Sx)</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>{</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR2, I2Sx) &gt;&gt; 16U | I2Sx);</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>}</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_GetUSBClockSource(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> USBx)</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>{</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, USBx));</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>}</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_GetADCClockSource(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ADCx)</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>{</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, ADCx));</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>}</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetRTCClockSource(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Source)</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>{</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  MODIFY_REG(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, Source);</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>}</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_GetRTCClockSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>{</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>}</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>{</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  SET_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>}</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>{</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  CLEAR_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>}</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsEnabledRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>{</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>));</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>}</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ForceBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>{</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>  SET_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>}</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span> </div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ReleaseBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>{</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>  CLEAR_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>}</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>{</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>  SET_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>}</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span> </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>{</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  CLEAR_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>}</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_PLL_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>{</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>));</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>}</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Source, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PLLMul)</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>{</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>,</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>             (Source &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>)) | PLLMul);</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>  MODIFY_REG(RCC-&gt;CFGR2, (RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC),</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>             (Source &amp; RCC_CFGR2_PREDIV1) | ((Source &amp; (RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)) &gt;&gt; 4U));</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1, (Source &amp; RCC_CFGR2_PREDIV1));</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1SRC*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>}</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span> </div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_SetMainSource(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PLLSource)</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>{</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1SRC, ((PLLSource &amp; (RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)) &gt;&gt; 4U));</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_PREDIV1SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>, PLLSource);</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>}</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span> </div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_PLL_GetMainSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>{</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> pllsrc = READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>);</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> predivsrc = (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1SRC) &lt;&lt; 4U);</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(pllsrc | predivsrc);</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>));</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1SRC*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>}</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_PLL_GetMultiplicator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>{</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>));</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>}</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span> </div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_PLL_GetPrediv(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>{</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1));</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>) &gt;&gt; RCC_CFGR_PLLXTPRE_Pos);</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>}</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLI2S_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>{</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  SET_BIT(RCC-&gt;CR, RCC_CR_PLL3ON);</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>}</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span> </div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLI2S_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>{</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>  CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLL3ON);</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>}</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_PLLI2S_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>{</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY));</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>}</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span> </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_PLLI2S(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Divider, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Multiplicator)</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>{</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL3MUL, Divider | Multiplicator);</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>}</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_PLLI2S_GetMultiplicator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>{</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PLL3MUL));</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>}</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span> </div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span> </div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL2_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>{</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>  SET_BIT(RCC-&gt;CR, RCC_CR_PLL2ON);</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>}</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL2_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>{</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLL2ON);</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>}</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_PLL2_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>{</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY));</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>}</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_PLL2(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Divider, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Multiplicator)</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>{</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL, Divider | Multiplicator);</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>}</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span> </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_PLL2_GetMultiplicator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>{</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PLL2MUL));</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>}</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span> </div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>{</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>);</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>}</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span> </div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>{</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>);</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>}</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span> </div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>{</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>);</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>}</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>{</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>);</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>}</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span> </div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>{</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>);</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>}</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span> </div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>{</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYC);</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>}</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span> </div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>{</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYC);</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>}</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>{</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>);</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>}</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span> </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>{</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>));</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>}</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>{</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>));</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>}</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span> </div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>{</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>));</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>}</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span> </div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>{</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>));</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>}</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span> </div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>{</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>));</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>}</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span> </div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>{</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYF) == (RCC_CIR_PLL3RDYF));</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>}</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span> </div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>{</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYF) == (RCC_CIR_PLL2RDYF));</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>}</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span> </div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>{</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>));</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>}</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span> </div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_IWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>{</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>));</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>}</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span> </div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_LPWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>{</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>));</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>}</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span> </div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_PINRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>{</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>));</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>}</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span> </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_PORRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>{</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>));</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>}</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_SFTRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>{</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>));</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>}</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span> </div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsActiveFlag_WWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>{</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>));</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>}</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span> </div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearResetFlags(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>{</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>  SET_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>);</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>}</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span> </div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>{</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>}</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>{</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>}</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span> </div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>{</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>}</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span> </div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>{</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>}</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span> </div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>{</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>}</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span> </div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>{</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYIE);</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>}</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>{</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYIE);</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>}</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span> </div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>{</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>}</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span> </div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>{</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>}</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span> </div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>{</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>}</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span> </div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>{</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>}</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span> </div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>{</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>}</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span> </div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>{</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYIE);</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>}</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span> </div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>{</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYIE);</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>}</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span> </div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsEnabledIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>{</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>));</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>}</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span> </div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsEnabledIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>{</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>));</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>}</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span> </div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsEnabledIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>{</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>));</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>}</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span> </div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsEnabledIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>{</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>));</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>}</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span> </div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsEnabledIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>{</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>));</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>}</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span> </div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsEnabledIT_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>{</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYIE) == (RCC_CIR_PLL3RDYIE));</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>}</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span> </div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_RCC_IsEnabledIT_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>{</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYIE) == (RCC_CIR_PLL2RDYIE));</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>}</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span> </div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>ErrorStatus LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>    LL_RCC_GetI2SClockFreq(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> I2SxSource);</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>    LL_RCC_GetUSBClockFreq(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> USBxSource);</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>    LL_RCC_GetADCClockFreq(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ADCxSource);</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span> </div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="preprocessor">#endif </span><span class="comment">/* RCC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span> </div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>}</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span> </div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span> </div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1365</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:937</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f007895a17e668f22f7b8b24ca90aec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1122</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga11ea196450aac9ac35e283a66afc3da6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIR_HSERDYF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1119</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga144b5147f3a8d0bfda04618e301986aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a></div><div class="ttdeci">#define RCC_CIR_LSERDYC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1146</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:948</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1410</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1b70927cab2ba9cf82d1620cf88b0f95"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga22a7079ba87dd7acd5ed7fe7b704e85f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_IWDGRSTF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1413</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga245af864b194f0c2b2389ea1ee49a396"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1155</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1390</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39cb6bd06fb93eed1e2fe9da0297810a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a></div><div class="ttdeci">#define RCC_CFGR_PLLXTPRE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1021</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga46edb2b9568f002feba7b4312ed92c1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a></div><div class="ttdeci">#define RCC_CIR_CSSC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1158</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e26d2902d11e638cd0b702332f53ab1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></div><div class="ttdeci">#define RCC_CSR_PINRSTF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1404</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:978</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1371</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5492f9b58600cf66616eb931b48b3c11"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSERDYIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1137</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5cb4397b2095c31660a01b748386aa70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a></div><div class="ttdeci">#define RCC_CR_HSITRIM</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:909</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1419</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga67ae770db9851f14ad7c14a693f0f6d3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a></div><div class="ttdeci">#define RCC_CR_HSICAL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:912</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a0ad2672c9ba1b26012cbc6d423dff8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSERDYIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1131</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1387</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1395</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga837e2d7e2395ac45ebe2aea95ecde9bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a></div><div class="ttdeci">#define RCC_CSR_PORRSTF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1407</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:918</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga872ba937149a7372138df06f8188ab56"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1128</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9464e8188d717902990b467a9396d238"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a></div><div class="ttdeci">#define RCC_CIR_HSERDYC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1152</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga970436533d6ba9f1cb8ac840476093fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a></div><div class="ttdeci">#define RCC_CFGR_ADCPRE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1006</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9735c088436b547fff3baae2bbaa0426"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMULL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1026</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga982989563f1a95c89bf7f4a25d99f704"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1143</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:906</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:921</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1368</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1398</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1017</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1375</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabfc100e7ae673dfcec7be79af0d91dfe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIR_LSERDYF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1113</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac714351a6f9dab4741354fb017638580"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1134</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1416</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb94ccfe6a212f020e732d1dd787a6fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1110</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:924</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:927</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1b58377908e5c31a684747d0a80ecb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1149</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad38877547c4cbbb94659d5726f377163"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1116</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:992</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad66b719e4061294de35af58cc27aba7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a></div><div class="ttdeci">#define RCC_CIR_CSSF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1125</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:915</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade6d5077566e1bf81dd47156743dd05e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a></div><div class="ttdeci">#define RCC_CFGR_USBPRE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1080</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:903</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:930</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:1401</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:959</div></div>
<div class="ttc" id="astm32f1xx_8h_html"><div class="ttname"><a href="stm32f1xx_8h.html">stm32f1xx.h</a></div><div class="ttdoc">CMSIS STM32F1xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="avl53l0x__types_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdoc">Typedef defining 32 bit unsigned int type. The developer should modify this to suit the platform bein...</div><div class="ttdef"><b>Definition</b> vl53l0x_types.h:75</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
