// Seed: 1766186768
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wire id_8,
    input supply1 id_9,
    input wand id_10,
    output wor id_11
);
endmodule
module module_1 #(
    parameter id_0 = 32'd38
) (
    input tri _id_0,
    output wand id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    output logic id_10,
    output supply0 id_11,
    output supply1 id_12
    , id_15,
    output tri1 id_13
);
  bit [id_0 : -1] id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  initial begin : LABEL_0
    id_17 = -1;
    $clog2(49);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7,
      id_12,
      id_9,
      id_2,
      id_4,
      id_2,
      id_2,
      id_4,
      id_9,
      id_13
  );
  always @(posedge 1) begin : LABEL_1
    id_10 <= id_0;
  end
  wire id_23;
  ;
endmodule
