#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fd068a044f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fd068a04670 .scope module, "testbench_3" "testbench_3" 3 14;
 .timescale -9 -12;
v0x7fd068a176b0_0 .net "addr", 16 0, v0x7fd068a16160_0;  1 drivers
v0x7fd068a177a0_0 .net "bot_edge", 8 0, v0x7fd068a16200_0;  1 drivers
v0x7fd068a17830_0 .var "clk", 0 0;
v0x7fd068a17900_0 .net "data_valid_out", 0 0, v0x7fd068a165a0_0;  1 drivers
v0x7fd068a17990_0 .var "find_corners_flag", 0 0;
v0x7fd068a17a60_0 .net "left_edge", 7 0, v0x7fd068a16a90_0;  1 drivers
v0x7fd068a17af0_0 .net "pixel_data", 15 0, v0x7fd068a15870_0;  1 drivers
v0x7fd068a17bc0_0 .net "right_edge", 7 0, v0x7fd068a17010_0;  1 drivers
v0x7fd068a17c50_0 .var "rst", 0 0;
v0x7fd068a17d60_0 .net "top_edge", 8 0, v0x7fd068a17380_0;  1 drivers
S_0x7fd068a047f0 .scope module, "card_input" "xilinx_single_port_ram_read_first" 3 36, 4 10 0, S_0x7fd068a04670;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "addra";
    .port_info 1 /INPUT 16 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 16 "douta";
P_0x7fd068a049b0 .param/str "INIT_FILE" 0 4 14, "mem_thresh/king_of_clubs_thresh_processed.mem";
P_0x7fd068a049f0 .param/l "RAM_DEPTH" 0 4 12, +C4<00000000000000010010110000000000>;
P_0x7fd068a04a30 .param/str "RAM_PERFORMANCE" 0 4 13, "LOW_LATENCY";
P_0x7fd068a04a70 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000010000>;
v0x7fd068a15450 .array "BRAM", 0 76799, 15 0;
v0x7fd068a154e0_0 .net "addra", 16 0, v0x7fd068a16160_0;  alias, 1 drivers
v0x7fd068a15580_0 .net "clka", 0 0, v0x7fd068a17830_0;  1 drivers
L_0x7fd068963008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd068a15630_0 .net "dina", 15 0, L_0x7fd068963008;  1 drivers
v0x7fd068a156e0_0 .net "douta", 15 0, v0x7fd068a15870_0;  alias, 1 drivers
L_0x7fd068963098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd068a157d0_0 .net "ena", 0 0, L_0x7fd068963098;  1 drivers
v0x7fd068a15870_0 .var "ram_data", 15 0;
L_0x7fd0689630e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd068a15920_0 .net "regcea", 0 0, L_0x7fd0689630e0;  1 drivers
v0x7fd068a159c0_0 .net "rsta", 0 0, v0x7fd068a17c50_0;  1 drivers
L_0x7fd068963050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd068a15ad0_0 .net "wea", 0 0, L_0x7fd068963050;  1 drivers
E_0x7fd068a04d90 .event posedge, v0x7fd068a15580_0;
S_0x7fd068a04dd0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0x7fd068a047f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fd068a04dd0
v0x7fd068a15060_0 .var/i "depth", 31 0;
TD_testbench_3.card_input.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x7fd068a15060_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fd068a15060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fd068a15060_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fd068a15100 .scope generate, "no_output_register" "no_output_register" 4 51, 4 51 0, S_0x7fd068a047f0;
 .timescale -9 -12;
S_0x7fd068a15270 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0x7fd068a047f0;
 .timescale -9 -12;
S_0x7fd068a15be0 .scope module, "corner_finder" "find_corners" 3 50, 5 19 0, S_0x7fd068a04670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "find_corners_flag";
    .port_info 3 /INPUT 8 "x_center";
    .port_info 4 /INPUT 9 "y_center";
    .port_info 5 /INPUT 16 "pixel_data_in";
    .port_info 6 /OUTPUT 17 "addr_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 8 "right_edge";
    .port_info 9 /OUTPUT 8 "left_edge";
    .port_info 10 /OUTPUT 9 "top_edge";
    .port_info 11 /OUTPUT 9 "bot_edge";
P_0x7fd068a15db0 .param/l "HEIGHT" 0 5 20, +C4<00000000000000000000000101000000>;
P_0x7fd068a15df0 .param/l "WIDTH" 0 5 21, +C4<00000000000000000000000011110000>;
L_0x7fd068963128 .functor BUFT 1, C4<0000000011111111>, C4<0>, C4<0>, C4<0>;
v0x7fd068a160b0_0 .net/2u *"_ivl_0", 15 0, L_0x7fd068963128;  1 drivers
v0x7fd068a16160_0 .var "addr_out", 16 0;
v0x7fd068a16200_0 .var "bot_edge", 8 0;
v0x7fd068a16290_0 .var "check_flag_bot", 0 0;
v0x7fd068a16320_0 .var "check_flag_left", 0 0;
v0x7fd068a163f0_0 .var "check_flag_right", 0 0;
v0x7fd068a16480_0 .var "check_flag_top", 0 0;
v0x7fd068a16510_0 .net "clk_in", 0 0, v0x7fd068a17830_0;  alias, 1 drivers
v0x7fd068a165a0_0 .var "data_valid_out", 0 0;
v0x7fd068a166b0_0 .var "delay_flag", 0 0;
v0x7fd068a16750_0 .var "end_flag", 0 0;
v0x7fd068a167f0_0 .net "find_corners_flag", 0 0, v0x7fd068a17990_0;  1 drivers
v0x7fd068a16890_0 .var "find_corners_flag_old", 0 0;
v0x7fd068a16930_0 .var "index_x", 7 0;
v0x7fd068a169e0_0 .var "index_y", 8 0;
v0x7fd068a16a90_0 .var "left_edge", 7 0;
v0x7fd068a16b40_0 .var "line_cache_rst_x", 239 0;
v0x7fd068a16cd0_0 .var "line_cache_rst_y", 319 0;
v0x7fd068a16d60_0 .var "line_cache_x", 239 0;
v0x7fd068a16e10_0 .var "line_cache_y", 319 0;
v0x7fd068a16ec0_0 .net "pixel_data_in", 15 0, v0x7fd068a15870_0;  alias, 1 drivers
v0x7fd068a16f80_0 .net "pixel_data_in_thresh", 0 0, L_0x7fd068a17fa0;  1 drivers
v0x7fd068a17010_0 .var "right_edge", 7 0;
v0x7fd068a170a0_0 .net "rst_in", 0 0, v0x7fd068a17c50_0;  alias, 1 drivers
v0x7fd068a17130_0 .var "shift_reg_height", 8 0;
v0x7fd068a171c0_0 .var "shift_reg_width", 7 0;
v0x7fd068a17250_0 .var "start_flag_x", 0 0;
v0x7fd068a172e0_0 .var "start_flag_y", 0 0;
v0x7fd068a17380_0 .var "top_edge", 8 0;
L_0x7fd068963170 .functor BUFT 1, C4<01110010>, C4<0>, C4<0>, C4<0>;
v0x7fd068a17430_0 .net "x_center", 7 0, L_0x7fd068963170;  1 drivers
L_0x7fd0689631b8 .functor BUFT 1, C4<010011001>, C4<0>, C4<0>, C4<0>;
v0x7fd068a174e0_0 .net "y_center", 8 0, L_0x7fd0689631b8;  1 drivers
L_0x7fd068a17fa0 .cmp/eq 16, v0x7fd068a15870_0, L_0x7fd068963128;
    .scope S_0x7fd068a15270;
T_1 ;
    %vpi_call/w 4 33 "$readmemh", P_0x7fd068a049b0, v0x7fd068a15450, 32'sb00000000000000000000000000000000, 32'sb00000000000000010010101111111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fd068a047f0;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd068a15870_0, 0, 16;
    %end;
    .thread T_2, $init;
    .scope S_0x7fd068a047f0;
T_3 ;
    %wait E_0x7fd068a04d90;
    %load/vec4 v0x7fd068a157d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fd068a15ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fd068a15630_0;
    %load/vec4 v0x7fd068a154e0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd068a15450, 0, 4;
T_3.2 ;
    %load/vec4 v0x7fd068a154e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7fd068a15450, 4;
    %assign/vec4 v0x7fd068a15870_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd068a15be0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a166b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a17250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a172e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a16750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a163f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a16320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a16480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a16290_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x7fd068a15be0;
T_5 ;
    %wait E_0x7fd068a04d90;
    %load/vec4 v0x7fd068a167f0_0;
    %assign/vec4 v0x7fd068a16890_0, 0;
    %load/vec4 v0x7fd068a16890_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd068a167f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd068a166b0_0, 0;
    %load/vec4 v0x7fd068a174e0_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %pad/u 17;
    %assign/vec4 v0x7fd068a16160_0, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0x7fd068a16930_0, 0;
    %pushi/vec4 319, 0, 9;
    %assign/vec4 v0x7fd068a169e0_0, 0;
T_5.0 ;
    %load/vec4 v0x7fd068a166b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd068a17250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a166b0_0, 0;
T_5.2 ;
    %load/vec4 v0x7fd068a17250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7fd068a16160_0;
    %pad/u 32;
    %load/vec4 v0x7fd068a174e0_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %subi 4294967057, 0, 32;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a17250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd068a172e0_0, 0;
    %load/vec4 v0x7fd068a16f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd068a16930_0;
    %assign/vec4/off/d v0x7fd068a16d60_0, 4, 5;
    %load/vec4 v0x7fd068a16f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd068a16930_0;
    %assign/vec4/off/d v0x7fd068a16b40_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd068a16930_0, 0;
    %load/vec4 v0x7fd068a17430_0;
    %pad/u 17;
    %assign/vec4 v0x7fd068a16160_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fd068a16160_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x7fd068a16160_0, 0;
    %load/vec4 v0x7fd068a16f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd068a16930_0;
    %assign/vec4/off/d v0x7fd068a16d60_0, 4, 5;
    %load/vec4 v0x7fd068a16f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd068a16930_0;
    %assign/vec4/off/d v0x7fd068a16b40_0, 4, 5;
    %load/vec4 v0x7fd068a16930_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fd068a16930_0, 0;
T_5.7 ;
T_5.4 ;
    %load/vec4 v0x7fd068a172e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x7fd068a16160_0;
    %pad/u 32;
    %pushi/vec4 76560, 0, 32;
    %load/vec4 v0x7fd068a17430_0;
    %pad/u 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a172e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd068a163f0_0, 0;
    %load/vec4 v0x7fd068a16f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd068a169e0_0;
    %assign/vec4/off/d v0x7fd068a16e10_0, 4, 5;
    %load/vec4 v0x7fd068a16f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd068a169e0_0;
    %assign/vec4/off/d v0x7fd068a16cd0_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fd068a169e0_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7fd068a171c0_0, 0;
    %pushi/vec4 7, 0, 9;
    %assign/vec4 v0x7fd068a17130_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x7fd068a16160_0;
    %pad/u 32;
    %addi 240, 0, 32;
    %pad/u 17;
    %assign/vec4 v0x7fd068a16160_0, 0;
    %load/vec4 v0x7fd068a16f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd068a169e0_0;
    %assign/vec4/off/d v0x7fd068a16e10_0, 4, 5;
    %load/vec4 v0x7fd068a16f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd068a169e0_0;
    %assign/vec4/off/d v0x7fd068a16cd0_0, 4, 5;
    %load/vec4 v0x7fd068a169e0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x7fd068a169e0_0, 0;
T_5.11 ;
T_5.8 ;
    %load/vec4 v0x7fd068a163f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v0x7fd068a16d60_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65280, 0, 16;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 239, 0, 32;
    %load/vec4 v0x7fd068a171c0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x7fd068a17010_0, 0;
    %load/vec4 v0x7fd068a16b40_0;
    %assign/vec4 v0x7fd068a16d60_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7fd068a171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a163f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd068a16320_0, 0;
T_5.14 ;
    %load/vec4 v0x7fd068a171c0_0;
    %pad/u 32;
    %cmpi/e 232, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a163f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd068a171c0_0, 0;
T_5.16 ;
    %load/vec4 v0x7fd068a16d60_0;
    %parti/s 16, 0, 2;
    %cmpi/ne 65280, 0, 16;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0x7fd068a16d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fd068a16d60_0, 0;
    %load/vec4 v0x7fd068a171c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fd068a171c0_0, 0;
T_5.18 ;
T_5.12 ;
    %load/vec4 v0x7fd068a16320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %load/vec4 v0x7fd068a16d60_0;
    %parti/s 16, 224, 9;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v0x7fd068a171c0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fd068a16a90_0, 0;
    %load/vec4 v0x7fd068a16b40_0;
    %assign/vec4 v0x7fd068a16d60_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7fd068a171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a16320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd068a16480_0, 0;
T_5.22 ;
    %load/vec4 v0x7fd068a171c0_0;
    %pad/u 32;
    %cmpi/e 232, 0, 32;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a16320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd068a171c0_0, 0;
T_5.24 ;
    %load/vec4 v0x7fd068a16d60_0;
    %parti/s 16, 224, 9;
    %cmpi/ne 255, 0, 16;
    %jmp/0xz  T_5.26, 4;
    %load/vec4 v0x7fd068a16d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fd068a16d60_0, 0;
    %load/vec4 v0x7fd068a171c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fd068a171c0_0, 0;
T_5.26 ;
T_5.20 ;
    %load/vec4 v0x7fd068a16480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.28, 4;
    %load/vec4 v0x7fd068a16e10_0;
    %parti/s 16, 304, 10;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_5.30, 4;
    %load/vec4 v0x7fd068a17130_0;
    %assign/vec4 v0x7fd068a17380_0, 0;
    %load/vec4 v0x7fd068a16cd0_0;
    %assign/vec4 v0x7fd068a16e10_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x7fd068a17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a16480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd068a16290_0, 0;
T_5.30 ;
    %load/vec4 v0x7fd068a17130_0;
    %pad/u 32;
    %cmpi/e 312, 0, 32;
    %jmp/0xz  T_5.32, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a16480_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fd068a17130_0, 0;
T_5.32 ;
    %load/vec4 v0x7fd068a16e10_0;
    %parti/s 16, 304, 10;
    %cmpi/ne 255, 0, 16;
    %jmp/0xz  T_5.34, 4;
    %load/vec4 v0x7fd068a16e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fd068a16e10_0, 0;
    %load/vec4 v0x7fd068a17130_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fd068a17130_0, 0;
T_5.34 ;
T_5.28 ;
    %load/vec4 v0x7fd068a16290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.36, 4;
    %load/vec4 v0x7fd068a16e10_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65280, 0, 16;
    %jmp/0xz  T_5.38, 4;
    %pushi/vec4 319, 0, 32;
    %load/vec4 v0x7fd068a17130_0;
    %pad/u 32;
    %sub;
    %pad/u 9;
    %assign/vec4 v0x7fd068a16200_0, 0;
    %load/vec4 v0x7fd068a16cd0_0;
    %assign/vec4 v0x7fd068a16e10_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x7fd068a17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a16290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd068a16750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd068a165a0_0, 0;
T_5.38 ;
    %load/vec4 v0x7fd068a17130_0;
    %pad/u 32;
    %cmpi/e 312, 0, 32;
    %jmp/0xz  T_5.40, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a16290_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fd068a17130_0, 0;
T_5.40 ;
    %load/vec4 v0x7fd068a16e10_0;
    %parti/s 16, 0, 2;
    %cmpi/ne 65280, 0, 16;
    %jmp/0xz  T_5.42, 4;
    %load/vec4 v0x7fd068a16e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fd068a16e10_0, 0;
    %load/vec4 v0x7fd068a17130_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fd068a17130_0, 0;
T_5.42 ;
T_5.36 ;
    %load/vec4 v0x7fd068a16750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.44, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a165a0_0, 0;
T_5.44 ;
    %load/vec4 v0x7fd068a170a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.46, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd068a17010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd068a16a90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fd068a17380_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fd068a16200_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7fd068a16d60_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7fd068a16b40_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7fd068a16e10_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7fd068a16cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd068a16930_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fd068a169e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd068a165a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fd068a16160_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fd068a17130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd068a171c0_0, 0;
T_5.46 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd068a04670;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x7fd068a17830_0;
    %nor/r;
    %store/vec4 v0x7fd068a17830_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd068a04670;
T_7 ;
    %vpi_call/w 3 72 "$dumpfile", "sim/testbench_3.vcd" {0 0 0};
    %vpi_call/w 3 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd068a04670 {0 0 0};
    %vpi_call/w 3 74 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a17990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd068a17830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a17c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd068a17c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a17c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd068a17990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd068a17990_0, 0, 1;
    %delay 50000000, 0;
    %vpi_call/w 3 88 "$display", "Right: %d , Left: %d , Top: %d , Bot: %d ", v0x7fd068a17bc0_0, v0x7fd068a17a60_0, v0x7fd068a17d60_0, v0x7fd068a177a0_0 {0 0 0};
    %vpi_call/w 3 90 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 91 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/testbench_3.sv";
    "src/xilinx_single_port_ram_read_first.v";
    "src/find_corners.sv";
