=========================================================================================================
Auto created by the td v5.0.43066
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Tue Jul 19 23:15:11 2022
=========================================================================================================


Top Model:                CortexM0_SoC                                                    
Device:                   eagle_s20                                                       
Timing Constraint File:                                                                   
STA Level:                Detail                                                          

=========================================================================================================
Timing constraint:        clock: DeriveClock                                              
Clock = DeriveClock, period 20ns, rising at 0ns, falling at 10ns

17132 endpoints analyzed totally, and 932245162 paths analyzed
9 errors detected : 9 setup errors (TNS = -630.003), 0 hold errors (TNS = 0.000)
Minimum period is 30.123ns
---------------------------------------------------------------------------------------------------------

Paths for end point FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5 (48096076 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -10.123 ns                                                       
 Start Point:             u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5.b[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         30.007ns  (logic 9.324ns, net 20.683ns, 31% logic)              
 Logic Levels:            23                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.q[0]                  clk2q                   0.146 r     0.146
 u_logic/_al_u708|u_logic/_al_u2324.c[1] (u_logic/U9ypw6)    net  (fanout = 47)      1.335 r     1.481      ../rtl/topmodule/cortexm0ds_logic.v(1614)
 u_logic/_al_u708|u_logic/_al_u2324.f[1]                     cell                    0.251 r     1.732
 u_logic/_al_u2451|u_logic/_al_u2549.b[0] (u_logic/Ya1ju6_lutinv) net  (fanout = 6)       0.799 r     2.531      ../rtl/topmodule/cortexm0ds_logic.v(802)
 u_logic/_al_u2451|u_logic/_al_u2549.f[0]                    cell                    0.333 r     2.864
 u_logic/_al_u2551|u_logic/R3vpw6_reg.a[1] (u_logic/_al_u2549_o) net  (fanout = 1)       0.608 r     3.472                    
 u_logic/_al_u2551|u_logic/R3vpw6_reg.f[1]                   cell                    0.424 r     3.896
 u_logic/_al_u2552.a[1] (u_logic/_al_u2551_o)                net  (fanout = 2)       0.603 r     4.499                    
 u_logic/_al_u2552.fx[0]                                     cell                    0.618 r     5.117
 u_logic/_al_u2556|u_logic/_al_u2555.a[1] (u_logic/_al_u2552_o) net  (fanout = 1)       0.568 r     5.685                    
 u_logic/_al_u2556|u_logic/_al_u2555.f[1]                    cell                    0.424 r     6.109
 u_logic/_al_u2563|u_logic/_al_u641.a[1] (u_logic/_al_u2556_o) net  (fanout = 1)       0.594 r     6.703                    
 u_logic/_al_u2563|u_logic/_al_u641.f[1]                     cell                    0.424 r     7.127
 u_logic/_al_u2564|u_logic/_al_u411.d[1] (u_logic/_al_u2563_o) net  (fanout = 3)       0.757 r     7.884                    
 u_logic/_al_u2564|u_logic/_al_u411.f[1]                     cell                    0.262 r     8.146
 u_logic/_al_u2565|u_logic/_al_u2847.d[1] (u_logic/_al_u2564_o) net  (fanout = 4)       0.319 r     8.465                    
 u_logic/_al_u2565|u_logic/_al_u2847.f[1]                    cell                    0.262 r     8.727
 u_logic/_al_u2566|u_logic/J0iax6_reg.d[1] (u_logic/_al_u2565_o) net  (fanout = 3)       0.309 r     9.036                    
 u_logic/_al_u2566|u_logic/J0iax6_reg.f[1]                   cell                    0.262 r     9.298
 u_logic/_al_u2641|u_logic/_al_u4457.d[1] (u_logic/_al_u2566_o) net  (fanout = 8)       0.713 r    10.011                    
 u_logic/_al_u2641|u_logic/_al_u4457.f[1]                    cell                    0.205 r    10.216
 u_logic/_al_u2643|u_logic/_al_u954.d[1] (u_logic/Vtzhu6)    net  (fanout = 3)       0.459 r    10.675      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2643|u_logic/_al_u954.f[1]                     cell                    0.205 r    10.880
 u_logic/add2/ucin_al_u4809.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       0.820 r    11.700      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4809.fco                              cell (ADDER)            0.836 r    12.536
 u_logic/add2/u3_al_u4810.fci (u_logic/add2/c3)              net  (fanout = 1)       0.000 f    12.536      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u3_al_u4810.fx[1]                              cell                    0.453 r    12.989
 u_logic/_al_u2517|u_logic/_al_u2533.d[1] (u_logic/N5fpw6[7]) net  (fanout = 1)       0.465 r    13.454      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2517|u_logic/_al_u2533.f[1]                    cell                    0.262 r    13.716
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.d[1] (u_logic/_al_u2517_o) net  (fanout = 1)       0.672 r    14.388                    
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.f[1]                   cell                    0.205 r    14.593
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.b[1] (u_logic/_al_u2518_o) net  (fanout = 11)      1.201 r    15.794                    
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.f[1]    cell                    0.431 r    16.225
 FM_HW/_al_u3810|FM_HW/_al_u668.c[0] (HADDR[8])              net  (fanout = 436)     2.601 r    18.826      ../rtl/topmodule/CortexM0_SoC.v(64)
 FM_HW/_al_u3810|FM_HW/_al_u668.f[0]                         cell                    0.348 r    19.174
 FM_HW/_al_u2914|FM_HW/_al_u2383.b[1] (FM_HW/_al_u668_o)     net  (fanout = 78)      3.814 r    22.988                    
 FM_HW/_al_u2914|FM_HW/_al_u2383.f[1]                        cell                    0.431 r    23.419
 FM_HW/_al_u2919.a[1] (FM_HW/_al_u2914_o)                    net  (fanout = 2)       0.612 r    24.031                    
 FM_HW/_al_u2919.fx[0]                                       cell                    0.618 r    24.649
 FM_HW/_al_u2387|FM_HW/_al_u2923.b[0] (FM_HW/_al_u2919_o)    net  (fanout = 1)       0.508 r    25.157                    
 FM_HW/_al_u2387|FM_HW/_al_u2923.f[0]                        cell                    0.431 r    25.588
 FM_HW/_al_u2944.a[1] (FM_HW/_al_u2923_o)                    net  (fanout = 2)       0.657 r    26.245                    
 FM_HW/_al_u2944.fx[0]                                       cell                    0.618 r    26.863
 scan_unit/reg2_b15|scan_unit/reg2_b29.a[1] (FM_HW/_al_u2944_o) net  (fanout = 1)       1.596 r    28.459                    
 scan_unit/reg2_b15|scan_unit/reg2_b29.f[1]                  cell                    0.424 r    28.883
 FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5.b[0] (FM_HW/_al_u2987_o) net  (fanout = 1)       0.673 r    29.556      ../rtl/demodulation/FM_HW.v(24)
 FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5               path2reg0               0.451      30.007
 Arrival time                                                                       30.007                  (23 lvl)      

 FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5.clk                                   0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -10.123ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -10.123 ns                                                       
 Start Point:             u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5.b[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         30.007ns  (logic 9.324ns, net 20.683ns, 31% logic)              
 Logic Levels:            23                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.q[0]                  clk2q                   0.146 r     0.146
 u_logic/_al_u708|u_logic/_al_u2324.c[1] (u_logic/U9ypw6)    net  (fanout = 47)      1.335 r     1.481      ../rtl/topmodule/cortexm0ds_logic.v(1614)
 u_logic/_al_u708|u_logic/_al_u2324.f[1]                     cell                    0.251 r     1.732
 u_logic/_al_u2451|u_logic/_al_u2549.b[0] (u_logic/Ya1ju6_lutinv) net  (fanout = 6)       0.799 r     2.531      ../rtl/topmodule/cortexm0ds_logic.v(802)
 u_logic/_al_u2451|u_logic/_al_u2549.f[0]                    cell                    0.333 r     2.864
 u_logic/_al_u2551|u_logic/R3vpw6_reg.a[1] (u_logic/_al_u2549_o) net  (fanout = 1)       0.608 r     3.472                    
 u_logic/_al_u2551|u_logic/R3vpw6_reg.f[1]                   cell                    0.424 r     3.896
 u_logic/_al_u2552.a[1] (u_logic/_al_u2551_o)                net  (fanout = 2)       0.603 r     4.499                    
 u_logic/_al_u2552.fx[0]                                     cell                    0.618 r     5.117
 u_logic/_al_u2556|u_logic/_al_u2555.a[1] (u_logic/_al_u2552_o) net  (fanout = 1)       0.568 r     5.685                    
 u_logic/_al_u2556|u_logic/_al_u2555.f[1]                    cell                    0.424 r     6.109
 u_logic/_al_u2563|u_logic/_al_u641.a[1] (u_logic/_al_u2556_o) net  (fanout = 1)       0.594 r     6.703                    
 u_logic/_al_u2563|u_logic/_al_u641.f[1]                     cell                    0.424 r     7.127
 u_logic/_al_u2564|u_logic/_al_u411.d[1] (u_logic/_al_u2563_o) net  (fanout = 3)       0.757 r     7.884                    
 u_logic/_al_u2564|u_logic/_al_u411.f[1]                     cell                    0.262 r     8.146
 u_logic/_al_u2565|u_logic/_al_u2847.d[1] (u_logic/_al_u2564_o) net  (fanout = 4)       0.319 r     8.465                    
 u_logic/_al_u2565|u_logic/_al_u2847.f[1]                    cell                    0.262 r     8.727
 u_logic/_al_u2566|u_logic/J0iax6_reg.d[1] (u_logic/_al_u2565_o) net  (fanout = 3)       0.309 r     9.036                    
 u_logic/_al_u2566|u_logic/J0iax6_reg.f[1]                   cell                    0.262 r     9.298
 u_logic/_al_u2641|u_logic/_al_u4457.d[1] (u_logic/_al_u2566_o) net  (fanout = 8)       0.713 r    10.011                    
 u_logic/_al_u2641|u_logic/_al_u4457.f[1]                    cell                    0.205 r    10.216
 u_logic/_al_u2643|u_logic/_al_u954.d[1] (u_logic/Vtzhu6)    net  (fanout = 3)       0.459 r    10.675      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2643|u_logic/_al_u954.f[1]                     cell                    0.205 r    10.880
 u_logic/add2/ucin_al_u4809.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       0.820 r    11.700      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4809.fco                              cell (ADDER)            0.836 r    12.536
 u_logic/add2/u3_al_u4810.fci (u_logic/add2/c3)              net  (fanout = 1)       0.000 f    12.536      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u3_al_u4810.fx[1]                              cell                    0.453 r    12.989
 u_logic/_al_u2517|u_logic/_al_u2533.d[1] (u_logic/N5fpw6[7]) net  (fanout = 1)       0.465 r    13.454      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2517|u_logic/_al_u2533.f[1]                    cell                    0.262 r    13.716
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.d[1] (u_logic/_al_u2517_o) net  (fanout = 1)       0.672 r    14.388                    
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.f[1]                   cell                    0.205 r    14.593
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.b[1] (u_logic/_al_u2518_o) net  (fanout = 11)      1.201 r    15.794                    
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.f[1]    cell                    0.431 r    16.225
 FM_HW/_al_u3810|FM_HW/_al_u668.c[0] (HADDR[8])              net  (fanout = 436)     2.601 r    18.826      ../rtl/topmodule/CortexM0_SoC.v(64)
 FM_HW/_al_u3810|FM_HW/_al_u668.f[0]                         cell                    0.348 r    19.174
 FM_HW/_al_u2914|FM_HW/_al_u2383.b[1] (FM_HW/_al_u668_o)     net  (fanout = 78)      3.814 r    22.988                    
 FM_HW/_al_u2914|FM_HW/_al_u2383.f[1]                        cell                    0.431 r    23.419
 FM_HW/_al_u2919.a[0] (FM_HW/_al_u2914_o)                    net  (fanout = 2)       0.612 r    24.031                    
 FM_HW/_al_u2919.fx[0]                                       cell                    0.618 r    24.649
 FM_HW/_al_u2387|FM_HW/_al_u2923.b[0] (FM_HW/_al_u2919_o)    net  (fanout = 1)       0.508 r    25.157                    
 FM_HW/_al_u2387|FM_HW/_al_u2923.f[0]                        cell                    0.431 r    25.588
 FM_HW/_al_u2944.a[1] (FM_HW/_al_u2923_o)                    net  (fanout = 2)       0.657 r    26.245                    
 FM_HW/_al_u2944.fx[0]                                       cell                    0.618 r    26.863
 scan_unit/reg2_b15|scan_unit/reg2_b29.a[1] (FM_HW/_al_u2944_o) net  (fanout = 1)       1.596 r    28.459                    
 scan_unit/reg2_b15|scan_unit/reg2_b29.f[1]                  cell                    0.424 r    28.883
 FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5.b[0] (FM_HW/_al_u2987_o) net  (fanout = 1)       0.673 r    29.556      ../rtl/demodulation/FM_HW.v(24)
 FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5               path2reg0               0.451      30.007
 Arrival time                                                                       30.007                  (23 lvl)      

 FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5.clk                                   0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -10.123ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -10.123 ns                                                       
 Start Point:             u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5.b[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         30.007ns  (logic 9.324ns, net 20.683ns, 31% logic)              
 Logic Levels:            23                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.q[0]                  clk2q                   0.146 r     0.146
 u_logic/_al_u708|u_logic/_al_u2324.c[1] (u_logic/U9ypw6)    net  (fanout = 47)      1.335 r     1.481      ../rtl/topmodule/cortexm0ds_logic.v(1614)
 u_logic/_al_u708|u_logic/_al_u2324.f[1]                     cell                    0.251 r     1.732
 u_logic/_al_u2451|u_logic/_al_u2549.b[0] (u_logic/Ya1ju6_lutinv) net  (fanout = 6)       0.799 r     2.531      ../rtl/topmodule/cortexm0ds_logic.v(802)
 u_logic/_al_u2451|u_logic/_al_u2549.f[0]                    cell                    0.333 r     2.864
 u_logic/_al_u2551|u_logic/R3vpw6_reg.a[1] (u_logic/_al_u2549_o) net  (fanout = 1)       0.608 r     3.472                    
 u_logic/_al_u2551|u_logic/R3vpw6_reg.f[1]                   cell                    0.424 r     3.896
 u_logic/_al_u2552.a[1] (u_logic/_al_u2551_o)                net  (fanout = 2)       0.603 r     4.499                    
 u_logic/_al_u2552.fx[0]                                     cell                    0.618 r     5.117
 u_logic/_al_u2556|u_logic/_al_u2555.a[1] (u_logic/_al_u2552_o) net  (fanout = 1)       0.568 r     5.685                    
 u_logic/_al_u2556|u_logic/_al_u2555.f[1]                    cell                    0.424 r     6.109
 u_logic/_al_u2563|u_logic/_al_u641.a[1] (u_logic/_al_u2556_o) net  (fanout = 1)       0.594 r     6.703                    
 u_logic/_al_u2563|u_logic/_al_u641.f[1]                     cell                    0.424 r     7.127
 u_logic/_al_u2564|u_logic/_al_u411.d[1] (u_logic/_al_u2563_o) net  (fanout = 3)       0.757 r     7.884                    
 u_logic/_al_u2564|u_logic/_al_u411.f[1]                     cell                    0.262 r     8.146
 u_logic/_al_u2565|u_logic/_al_u2847.d[1] (u_logic/_al_u2564_o) net  (fanout = 4)       0.319 r     8.465                    
 u_logic/_al_u2565|u_logic/_al_u2847.f[1]                    cell                    0.262 r     8.727
 u_logic/_al_u2566|u_logic/J0iax6_reg.d[1] (u_logic/_al_u2565_o) net  (fanout = 3)       0.309 r     9.036                    
 u_logic/_al_u2566|u_logic/J0iax6_reg.f[1]                   cell                    0.262 r     9.298
 u_logic/_al_u2641|u_logic/_al_u4457.d[1] (u_logic/_al_u2566_o) net  (fanout = 8)       0.713 r    10.011                    
 u_logic/_al_u2641|u_logic/_al_u4457.f[1]                    cell                    0.205 r    10.216
 u_logic/_al_u2643|u_logic/_al_u954.d[1] (u_logic/Vtzhu6)    net  (fanout = 3)       0.459 r    10.675      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2643|u_logic/_al_u954.f[1]                     cell                    0.205 r    10.880
 u_logic/add2/ucin_al_u4809.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       0.820 r    11.700      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4809.fco                              cell (ADDER)            0.836 r    12.536
 u_logic/add2/u3_al_u4810.fci (u_logic/add2/c3)              net  (fanout = 1)       0.000 f    12.536      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u3_al_u4810.fx[1]                              cell                    0.453 r    12.989
 u_logic/_al_u2517|u_logic/_al_u2533.d[1] (u_logic/N5fpw6[7]) net  (fanout = 1)       0.465 r    13.454      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2517|u_logic/_al_u2533.f[1]                    cell                    0.262 r    13.716
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.d[1] (u_logic/_al_u2517_o) net  (fanout = 1)       0.672 r    14.388                    
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.f[1]                   cell                    0.205 r    14.593
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.b[1] (u_logic/_al_u2518_o) net  (fanout = 11)      1.201 r    15.794                    
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.f[1]    cell                    0.431 r    16.225
 FM_HW/_al_u3810|FM_HW/_al_u668.c[0] (HADDR[8])              net  (fanout = 436)     2.601 r    18.826      ../rtl/topmodule/CortexM0_SoC.v(64)
 FM_HW/_al_u3810|FM_HW/_al_u668.f[0]                         cell                    0.348 r    19.174
 FM_HW/_al_u2914|FM_HW/_al_u2383.b[1] (FM_HW/_al_u668_o)     net  (fanout = 78)      3.814 r    22.988                    
 FM_HW/_al_u2914|FM_HW/_al_u2383.f[1]                        cell                    0.431 r    23.419
 FM_HW/_al_u2919.a[1] (FM_HW/_al_u2914_o)                    net  (fanout = 2)       0.612 r    24.031                    
 FM_HW/_al_u2919.fx[0]                                       cell                    0.618 r    24.649
 FM_HW/_al_u2387|FM_HW/_al_u2923.b[0] (FM_HW/_al_u2919_o)    net  (fanout = 1)       0.508 r    25.157                    
 FM_HW/_al_u2387|FM_HW/_al_u2923.f[0]                        cell                    0.431 r    25.588
 FM_HW/_al_u2944.a[0] (FM_HW/_al_u2923_o)                    net  (fanout = 2)       0.657 r    26.245                    
 FM_HW/_al_u2944.fx[0]                                       cell                    0.618 r    26.863
 scan_unit/reg2_b15|scan_unit/reg2_b29.a[1] (FM_HW/_al_u2944_o) net  (fanout = 1)       1.596 r    28.459                    
 scan_unit/reg2_b15|scan_unit/reg2_b29.f[1]                  cell                    0.424 r    28.883
 FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5.b[0] (FM_HW/_al_u2987_o) net  (fanout = 1)       0.673 r    29.556      ../rtl/demodulation/FM_HW.v(24)
 FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5               path2reg0               0.451      30.007
 Arrival time                                                                       30.007                  (23 lvl)      

 FM_HW/_al_u3394|FM_HW/FM_Dump_Data_IQ/reg0_b5.clk                                   0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -10.123ns          

---------------------------------------------------------------------------------------------------------

Paths for end point FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7 (41516211 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -9.884 ns                                                        
 Start Point:             u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7.a[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         29.768ns  (logic 9.317ns, net 20.451ns, 31% logic)              
 Logic Levels:            23                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.q[0]                  clk2q                   0.146 r     0.146
 u_logic/_al_u708|u_logic/_al_u2324.c[1] (u_logic/U9ypw6)    net  (fanout = 47)      1.335 r     1.481      ../rtl/topmodule/cortexm0ds_logic.v(1614)
 u_logic/_al_u708|u_logic/_al_u2324.f[1]                     cell                    0.251 r     1.732
 u_logic/_al_u2451|u_logic/_al_u2549.b[0] (u_logic/Ya1ju6_lutinv) net  (fanout = 6)       0.799 r     2.531      ../rtl/topmodule/cortexm0ds_logic.v(802)
 u_logic/_al_u2451|u_logic/_al_u2549.f[0]                    cell                    0.333 r     2.864
 u_logic/_al_u2551|u_logic/R3vpw6_reg.a[1] (u_logic/_al_u2549_o) net  (fanout = 1)       0.608 r     3.472                    
 u_logic/_al_u2551|u_logic/R3vpw6_reg.f[1]                   cell                    0.424 r     3.896
 u_logic/_al_u2552.a[1] (u_logic/_al_u2551_o)                net  (fanout = 2)       0.603 r     4.499                    
 u_logic/_al_u2552.fx[0]                                     cell                    0.618 r     5.117
 u_logic/_al_u2556|u_logic/_al_u2555.a[1] (u_logic/_al_u2552_o) net  (fanout = 1)       0.568 r     5.685                    
 u_logic/_al_u2556|u_logic/_al_u2555.f[1]                    cell                    0.424 r     6.109
 u_logic/_al_u2563|u_logic/_al_u641.a[1] (u_logic/_al_u2556_o) net  (fanout = 1)       0.594 r     6.703                    
 u_logic/_al_u2563|u_logic/_al_u641.f[1]                     cell                    0.424 r     7.127
 u_logic/_al_u2564|u_logic/_al_u411.d[1] (u_logic/_al_u2563_o) net  (fanout = 3)       0.757 r     7.884                    
 u_logic/_al_u2564|u_logic/_al_u411.f[1]                     cell                    0.262 r     8.146
 u_logic/_al_u2565|u_logic/_al_u2847.d[1] (u_logic/_al_u2564_o) net  (fanout = 4)       0.319 r     8.465                    
 u_logic/_al_u2565|u_logic/_al_u2847.f[1]                    cell                    0.262 r     8.727
 u_logic/_al_u2566|u_logic/J0iax6_reg.d[1] (u_logic/_al_u2565_o) net  (fanout = 3)       0.309 r     9.036                    
 u_logic/_al_u2566|u_logic/J0iax6_reg.f[1]                   cell                    0.262 r     9.298
 u_logic/_al_u2641|u_logic/_al_u4457.d[1] (u_logic/_al_u2566_o) net  (fanout = 8)       0.713 r    10.011                    
 u_logic/_al_u2641|u_logic/_al_u4457.f[1]                    cell                    0.205 r    10.216
 u_logic/_al_u2643|u_logic/_al_u954.d[1] (u_logic/Vtzhu6)    net  (fanout = 3)       0.459 r    10.675      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2643|u_logic/_al_u954.f[1]                     cell                    0.205 r    10.880
 u_logic/add2/ucin_al_u4809.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       0.820 r    11.700      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4809.fco                              cell (ADDER)            0.836 r    12.536
 u_logic/add2/u3_al_u4810.fci (u_logic/add2/c3)              net  (fanout = 1)       0.000 f    12.536      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u3_al_u4810.fx[1]                              cell                    0.453 r    12.989
 u_logic/_al_u2517|u_logic/_al_u2533.d[1] (u_logic/N5fpw6[7]) net  (fanout = 1)       0.465 r    13.454      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2517|u_logic/_al_u2533.f[1]                    cell                    0.262 r    13.716
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.d[1] (u_logic/_al_u2517_o) net  (fanout = 1)       0.672 r    14.388                    
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.f[1]                   cell                    0.205 r    14.593
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.b[1] (u_logic/_al_u2518_o) net  (fanout = 11)      1.201 r    15.794                    
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.f[1]    cell                    0.431 r    16.225
 FM_HW/_al_u3810|FM_HW/_al_u668.c[0] (HADDR[8])              net  (fanout = 436)     2.601 r    18.826      ../rtl/topmodule/CortexM0_SoC.v(64)
 FM_HW/_al_u3810|FM_HW/_al_u668.f[0]                         cell                    0.348 r    19.174
 FM_HW/_al_u2046|FM_HW/_al_u3360.b[1] (FM_HW/_al_u668_o)     net  (fanout = 78)      2.960 r    22.134                    
 FM_HW/_al_u2046|FM_HW/_al_u3360.f[1]                        cell                    0.431 r    22.565
 FM_HW/_al_u2051|FM_HW/_al_u3361.a[1] (FM_HW/_al_u2046_o)    net  (fanout = 1)       0.631 r    23.196                    
 FM_HW/_al_u2051|FM_HW/_al_u3361.f[1]                        cell                    0.424 r    23.620
 FM_HW/_al_u2058.b[1] (FM_HW/_al_u2051_o)                    net  (fanout = 2)       0.631 r    24.251                    
 FM_HW/_al_u2058.fx[0]                                       cell                    0.543 r    24.794
 FM_HW/_al_u2079.a[1] (FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_do_mux_b7/B4_8) net  (fanout = 2)       1.095 r    25.889                    
 FM_HW/_al_u2079.fx[0]                                       cell                    0.618 r    26.507
 scan_unit/reg2_b15|scan_unit/reg2_b29.a[0] (FM_HW/_al_u2079_o) net  (fanout = 1)       1.459 r    27.966                    
 scan_unit/reg2_b15|scan_unit/reg2_b29.f[0]                  cell                    0.424 r    28.390
 FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7.a[0] (FM_HW/_al_u2123_o) net  (fanout = 1)       0.852 r    29.242      ../rtl/demodulation/FM_HW.v(24)
 FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7               path2reg0               0.526      29.768
 Arrival time                                                                       29.768                  (23 lvl)      

 FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7.clk                                   0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -9.884ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -9.884 ns                                                        
 Start Point:             u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7.a[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         29.768ns  (logic 9.317ns, net 20.451ns, 31% logic)              
 Logic Levels:            23                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.q[0]                  clk2q                   0.146 r     0.146
 u_logic/_al_u708|u_logic/_al_u2324.c[1] (u_logic/U9ypw6)    net  (fanout = 47)      1.335 r     1.481      ../rtl/topmodule/cortexm0ds_logic.v(1614)
 u_logic/_al_u708|u_logic/_al_u2324.f[1]                     cell                    0.251 r     1.732
 u_logic/_al_u2451|u_logic/_al_u2549.b[0] (u_logic/Ya1ju6_lutinv) net  (fanout = 6)       0.799 r     2.531      ../rtl/topmodule/cortexm0ds_logic.v(802)
 u_logic/_al_u2451|u_logic/_al_u2549.f[0]                    cell                    0.333 r     2.864
 u_logic/_al_u2551|u_logic/R3vpw6_reg.a[1] (u_logic/_al_u2549_o) net  (fanout = 1)       0.608 r     3.472                    
 u_logic/_al_u2551|u_logic/R3vpw6_reg.f[1]                   cell                    0.424 r     3.896
 u_logic/_al_u2552.a[1] (u_logic/_al_u2551_o)                net  (fanout = 2)       0.603 r     4.499                    
 u_logic/_al_u2552.fx[0]                                     cell                    0.618 r     5.117
 u_logic/_al_u2556|u_logic/_al_u2555.a[1] (u_logic/_al_u2552_o) net  (fanout = 1)       0.568 r     5.685                    
 u_logic/_al_u2556|u_logic/_al_u2555.f[1]                    cell                    0.424 r     6.109
 u_logic/_al_u2563|u_logic/_al_u641.a[1] (u_logic/_al_u2556_o) net  (fanout = 1)       0.594 r     6.703                    
 u_logic/_al_u2563|u_logic/_al_u641.f[1]                     cell                    0.424 r     7.127
 u_logic/_al_u2564|u_logic/_al_u411.d[1] (u_logic/_al_u2563_o) net  (fanout = 3)       0.757 r     7.884                    
 u_logic/_al_u2564|u_logic/_al_u411.f[1]                     cell                    0.262 r     8.146
 u_logic/_al_u2565|u_logic/_al_u2847.d[1] (u_logic/_al_u2564_o) net  (fanout = 4)       0.319 r     8.465                    
 u_logic/_al_u2565|u_logic/_al_u2847.f[1]                    cell                    0.262 r     8.727
 u_logic/_al_u2566|u_logic/J0iax6_reg.d[1] (u_logic/_al_u2565_o) net  (fanout = 3)       0.309 r     9.036                    
 u_logic/_al_u2566|u_logic/J0iax6_reg.f[1]                   cell                    0.262 r     9.298
 u_logic/_al_u2641|u_logic/_al_u4457.d[1] (u_logic/_al_u2566_o) net  (fanout = 8)       0.713 r    10.011                    
 u_logic/_al_u2641|u_logic/_al_u4457.f[1]                    cell                    0.205 r    10.216
 u_logic/_al_u2643|u_logic/_al_u954.d[1] (u_logic/Vtzhu6)    net  (fanout = 3)       0.459 r    10.675      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2643|u_logic/_al_u954.f[1]                     cell                    0.205 r    10.880
 u_logic/add2/ucin_al_u4809.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       0.820 r    11.700      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4809.fco                              cell (ADDER)            0.836 r    12.536
 u_logic/add2/u3_al_u4810.fci (u_logic/add2/c3)              net  (fanout = 1)       0.000 f    12.536      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u3_al_u4810.fx[1]                              cell                    0.453 r    12.989
 u_logic/_al_u2517|u_logic/_al_u2533.d[1] (u_logic/N5fpw6[7]) net  (fanout = 1)       0.465 r    13.454      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2517|u_logic/_al_u2533.f[1]                    cell                    0.262 r    13.716
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.d[1] (u_logic/_al_u2517_o) net  (fanout = 1)       0.672 r    14.388                    
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.f[1]                   cell                    0.205 r    14.593
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.b[1] (u_logic/_al_u2518_o) net  (fanout = 11)      1.201 r    15.794                    
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.f[1]    cell                    0.431 r    16.225
 FM_HW/_al_u3810|FM_HW/_al_u668.c[0] (HADDR[8])              net  (fanout = 436)     2.601 r    18.826      ../rtl/topmodule/CortexM0_SoC.v(64)
 FM_HW/_al_u3810|FM_HW/_al_u668.f[0]                         cell                    0.348 r    19.174
 FM_HW/_al_u2046|FM_HW/_al_u3360.b[1] (FM_HW/_al_u668_o)     net  (fanout = 78)      2.960 r    22.134                    
 FM_HW/_al_u2046|FM_HW/_al_u3360.f[1]                        cell                    0.431 r    22.565
 FM_HW/_al_u2051|FM_HW/_al_u3361.a[1] (FM_HW/_al_u2046_o)    net  (fanout = 1)       0.631 r    23.196                    
 FM_HW/_al_u2051|FM_HW/_al_u3361.f[1]                        cell                    0.424 r    23.620
 FM_HW/_al_u2058.b[0] (FM_HW/_al_u2051_o)                    net  (fanout = 2)       0.631 r    24.251                    
 FM_HW/_al_u2058.fx[0]                                       cell                    0.543 r    24.794
 FM_HW/_al_u2079.a[1] (FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_do_mux_b7/B4_8) net  (fanout = 2)       1.095 r    25.889                    
 FM_HW/_al_u2079.fx[0]                                       cell                    0.618 r    26.507
 scan_unit/reg2_b15|scan_unit/reg2_b29.a[0] (FM_HW/_al_u2079_o) net  (fanout = 1)       1.459 r    27.966                    
 scan_unit/reg2_b15|scan_unit/reg2_b29.f[0]                  cell                    0.424 r    28.390
 FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7.a[0] (FM_HW/_al_u2123_o) net  (fanout = 1)       0.852 r    29.242      ../rtl/demodulation/FM_HW.v(24)
 FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7               path2reg0               0.526      29.768
 Arrival time                                                                       29.768                  (23 lvl)      

 FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7.clk                                   0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -9.884ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -9.884 ns                                                        
 Start Point:             u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7.a[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         29.768ns  (logic 9.317ns, net 20.451ns, 31% logic)              
 Logic Levels:            23                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.q[0]                  clk2q                   0.146 r     0.146
 u_logic/_al_u708|u_logic/_al_u2324.c[1] (u_logic/U9ypw6)    net  (fanout = 47)      1.335 r     1.481      ../rtl/topmodule/cortexm0ds_logic.v(1614)
 u_logic/_al_u708|u_logic/_al_u2324.f[1]                     cell                    0.251 r     1.732
 u_logic/_al_u2451|u_logic/_al_u2549.b[0] (u_logic/Ya1ju6_lutinv) net  (fanout = 6)       0.799 r     2.531      ../rtl/topmodule/cortexm0ds_logic.v(802)
 u_logic/_al_u2451|u_logic/_al_u2549.f[0]                    cell                    0.333 r     2.864
 u_logic/_al_u2551|u_logic/R3vpw6_reg.a[1] (u_logic/_al_u2549_o) net  (fanout = 1)       0.608 r     3.472                    
 u_logic/_al_u2551|u_logic/R3vpw6_reg.f[1]                   cell                    0.424 r     3.896
 u_logic/_al_u2552.a[1] (u_logic/_al_u2551_o)                net  (fanout = 2)       0.603 r     4.499                    
 u_logic/_al_u2552.fx[0]                                     cell                    0.618 r     5.117
 u_logic/_al_u2556|u_logic/_al_u2555.a[1] (u_logic/_al_u2552_o) net  (fanout = 1)       0.568 r     5.685                    
 u_logic/_al_u2556|u_logic/_al_u2555.f[1]                    cell                    0.424 r     6.109
 u_logic/_al_u2563|u_logic/_al_u641.a[1] (u_logic/_al_u2556_o) net  (fanout = 1)       0.594 r     6.703                    
 u_logic/_al_u2563|u_logic/_al_u641.f[1]                     cell                    0.424 r     7.127
 u_logic/_al_u2564|u_logic/_al_u411.d[1] (u_logic/_al_u2563_o) net  (fanout = 3)       0.757 r     7.884                    
 u_logic/_al_u2564|u_logic/_al_u411.f[1]                     cell                    0.262 r     8.146
 u_logic/_al_u2565|u_logic/_al_u2847.d[1] (u_logic/_al_u2564_o) net  (fanout = 4)       0.319 r     8.465                    
 u_logic/_al_u2565|u_logic/_al_u2847.f[1]                    cell                    0.262 r     8.727
 u_logic/_al_u2566|u_logic/J0iax6_reg.d[1] (u_logic/_al_u2565_o) net  (fanout = 3)       0.309 r     9.036                    
 u_logic/_al_u2566|u_logic/J0iax6_reg.f[1]                   cell                    0.262 r     9.298
 u_logic/_al_u2641|u_logic/_al_u4457.d[1] (u_logic/_al_u2566_o) net  (fanout = 8)       0.713 r    10.011                    
 u_logic/_al_u2641|u_logic/_al_u4457.f[1]                    cell                    0.205 r    10.216
 u_logic/_al_u2643|u_logic/_al_u954.d[1] (u_logic/Vtzhu6)    net  (fanout = 3)       0.459 r    10.675      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2643|u_logic/_al_u954.f[1]                     cell                    0.205 r    10.880
 u_logic/add2/ucin_al_u4809.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       0.820 r    11.700      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4809.fco                              cell (ADDER)            0.836 r    12.536
 u_logic/add2/u3_al_u4810.fci (u_logic/add2/c3)              net  (fanout = 1)       0.000 f    12.536      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u3_al_u4810.fx[1]                              cell                    0.453 r    12.989
 u_logic/_al_u2517|u_logic/_al_u2533.d[1] (u_logic/N5fpw6[7]) net  (fanout = 1)       0.465 r    13.454      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2517|u_logic/_al_u2533.f[1]                    cell                    0.262 r    13.716
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.d[1] (u_logic/_al_u2517_o) net  (fanout = 1)       0.672 r    14.388                    
 u_logic/_al_u2518|u_logic/Vpgbx6_reg.f[1]                   cell                    0.205 r    14.593
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.b[1] (u_logic/_al_u2518_o) net  (fanout = 11)      1.201 r    15.794                    
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.f[1]    cell                    0.431 r    16.225
 FM_HW/_al_u3810|FM_HW/_al_u668.c[0] (HADDR[8])              net  (fanout = 436)     2.601 r    18.826      ../rtl/topmodule/CortexM0_SoC.v(64)
 FM_HW/_al_u3810|FM_HW/_al_u668.f[0]                         cell                    0.348 r    19.174
 FM_HW/_al_u2046|FM_HW/_al_u3360.b[1] (FM_HW/_al_u668_o)     net  (fanout = 78)      2.960 r    22.134                    
 FM_HW/_al_u2046|FM_HW/_al_u3360.f[1]                        cell                    0.431 r    22.565
 FM_HW/_al_u2051|FM_HW/_al_u3361.a[1] (FM_HW/_al_u2046_o)    net  (fanout = 1)       0.631 r    23.196                    
 FM_HW/_al_u2051|FM_HW/_al_u3361.f[1]                        cell                    0.424 r    23.620
 FM_HW/_al_u2058.b[1] (FM_HW/_al_u2051_o)                    net  (fanout = 2)       0.631 r    24.251                    
 FM_HW/_al_u2058.fx[0]                                       cell                    0.543 r    24.794
 FM_HW/_al_u2079.a[0] (FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_do_mux_b7/B4_8) net  (fanout = 2)       1.095 r    25.889                    
 FM_HW/_al_u2079.fx[0]                                       cell                    0.618 r    26.507
 scan_unit/reg2_b15|scan_unit/reg2_b29.a[0] (FM_HW/_al_u2079_o) net  (fanout = 1)       1.459 r    27.966                    
 scan_unit/reg2_b15|scan_unit/reg2_b29.f[0]                  cell                    0.424 r    28.390
 FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7.a[0] (FM_HW/_al_u2123_o) net  (fanout = 1)       0.852 r    29.242      ../rtl/demodulation/FM_HW.v(24)
 FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7               path2reg0               0.526      29.768
 Arrival time                                                                       29.768                  (23 lvl)      

 FM_HW/_al_u3595|FM_HW/FM_Dump_Data_IQ/reg0_b7.clk                                   0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -9.884ns          

---------------------------------------------------------------------------------------------------------

Paths for end point FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0 (45834844 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -9.343 ns                                                        
 Start Point:             u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0.c[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         29.227ns  (logic 9.224ns, net 20.003ns, 31% logic)              
 Logic Levels:            23                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.q[0]                  clk2q                   0.146 r     0.146
 u_logic/_al_u708|u_logic/_al_u2324.c[1] (u_logic/U9ypw6)    net  (fanout = 47)      1.335 r     1.481      ../rtl/topmodule/cortexm0ds_logic.v(1614)
 u_logic/_al_u708|u_logic/_al_u2324.f[1]                     cell                    0.251 r     1.732
 u_logic/_al_u2451|u_logic/_al_u2549.b[0] (u_logic/Ya1ju6_lutinv) net  (fanout = 6)       0.799 r     2.531      ../rtl/topmodule/cortexm0ds_logic.v(802)
 u_logic/_al_u2451|u_logic/_al_u2549.f[0]                    cell                    0.333 r     2.864
 u_logic/_al_u2551|u_logic/R3vpw6_reg.a[1] (u_logic/_al_u2549_o) net  (fanout = 1)       0.608 r     3.472                    
 u_logic/_al_u2551|u_logic/R3vpw6_reg.f[1]                   cell                    0.424 r     3.896
 u_logic/_al_u2552.a[1] (u_logic/_al_u2551_o)                net  (fanout = 2)       0.603 r     4.499                    
 u_logic/_al_u2552.fx[0]                                     cell                    0.618 r     5.117
 u_logic/_al_u2556|u_logic/_al_u2555.a[1] (u_logic/_al_u2552_o) net  (fanout = 1)       0.568 r     5.685                    
 u_logic/_al_u2556|u_logic/_al_u2555.f[1]                    cell                    0.424 r     6.109
 u_logic/_al_u2563|u_logic/_al_u641.a[1] (u_logic/_al_u2556_o) net  (fanout = 1)       0.594 r     6.703                    
 u_logic/_al_u2563|u_logic/_al_u641.f[1]                     cell                    0.424 r     7.127
 u_logic/_al_u2564|u_logic/_al_u411.d[1] (u_logic/_al_u2563_o) net  (fanout = 3)       0.757 r     7.884                    
 u_logic/_al_u2564|u_logic/_al_u411.f[1]                     cell                    0.262 r     8.146
 u_logic/_al_u2565|u_logic/_al_u2847.d[1] (u_logic/_al_u2564_o) net  (fanout = 4)       0.319 r     8.465                    
 u_logic/_al_u2565|u_logic/_al_u2847.f[1]                    cell                    0.262 r     8.727
 u_logic/_al_u2566|u_logic/J0iax6_reg.d[1] (u_logic/_al_u2565_o) net  (fanout = 3)       0.309 r     9.036                    
 u_logic/_al_u2566|u_logic/J0iax6_reg.f[1]                   cell                    0.262 r     9.298
 u_logic/_al_u2641|u_logic/_al_u4457.d[1] (u_logic/_al_u2566_o) net  (fanout = 8)       0.713 r    10.011                    
 u_logic/_al_u2641|u_logic/_al_u4457.f[1]                    cell                    0.205 r    10.216
 u_logic/_al_u2643|u_logic/_al_u954.d[1] (u_logic/Vtzhu6)    net  (fanout = 3)       0.459 r    10.675      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2643|u_logic/_al_u954.f[1]                     cell                    0.205 r    10.880
 u_logic/add2/ucin_al_u4809.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       0.820 r    11.700      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4809.fx[1]                            cell                    1.157 r    12.857
 u_logic/_al_u2521|u_logic/_al_u2614.d[0] (u_logic/N5fpw6[3]) net  (fanout = 1)       0.754 r    13.611      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2521|u_logic/_al_u2614.f[0]                    cell                    0.205 r    13.816
 u_logic/_al_u2615|u_logic/_al_u2597.d[1] (u_logic/_al_u2614_o) net  (fanout = 1)       0.456 r    14.272                    
 u_logic/_al_u2615|u_logic/_al_u2597.f[1]                    cell                    0.205 r    14.477
 u_logic/_al_u4348|RAMDATA_Interface/reg0_b2.b[0] (u_logic/_al_u2615_o) net  (fanout = 12)      0.935 r    15.412                    
 u_logic/_al_u4348|RAMDATA_Interface/reg0_b2.f[0]            cell                    0.431 r    15.843
 FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_r443_c0_m0.c[0] (HADDR[4]) net  (fanout = 4135)     5.162 r    21.005      ../rtl/topmodule/CortexM0_SoC.v(64)
 FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_r443_c0_m0.f[0]         cell                    0.251 r    21.256
 FM_HW/_al_u3138|FM_HW/_al_u1898.b[0] (FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_do_i443_000) net  (fanout = 1)       0.594 r    21.850                    
 FM_HW/_al_u3138|FM_HW/_al_u1898.f[0]                        cell                    0.431 r    22.281
 FM_HW/_al_u1899|FM_HW/_al_u2369.c[1] (FM_HW/_al_u1898_o)    net  (fanout = 1)       0.459 r    22.740                    
 FM_HW/_al_u1899|FM_HW/_al_u2369.f[1]                        cell                    0.348 r    23.088
 FM_HW/_al_u1902|FM_HW/_al_u1577.a[1] (FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_do_mux_b0/B1_110) net  (fanout = 1)       0.456 r    23.544                    
 FM_HW/_al_u1902|FM_HW/_al_u1577.f[1]                        cell                    0.424 r    23.968
 FM_HW/_al_u3146|FM_HW/_al_u1907.a[0] (FM_HW/_al_u1902_o)    net  (fanout = 1)       0.594 r    24.562                    
 FM_HW/_al_u3146|FM_HW/_al_u1907.f[0]                        cell                    0.424 r    24.986
 FM_HW/_al_u1908.c[1] (FM_HW/_al_u1907_o)                    net  (fanout = 2)       0.794 r    25.780                    
 FM_HW/_al_u1908.fx[0]                                       cell                    0.448 r    26.228
 FM_HW/_al_u1950.a[1] (FM_HW/_al_u1908_o)                    net  (fanout = 2)       0.859 r    27.087                    
 FM_HW/_al_u1950.fx[0]                                       cell                    0.618 r    27.705
 FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0.c[0] (FM_HW/_al_u1950_o) net  (fanout = 1)       1.056 r    28.761      ../rtl/demodulation/FM_HW.v(24)
 FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0               path2reg0               0.466      29.227
 Arrival time                                                                       29.227                  (23 lvl)      

 FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0.clk                                   0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -9.343ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -9.343 ns                                                        
 Start Point:             u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0.c[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         29.227ns  (logic 9.224ns, net 20.003ns, 31% logic)              
 Logic Levels:            23                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.q[0]                  clk2q                   0.146 r     0.146
 u_logic/_al_u708|u_logic/_al_u2324.c[1] (u_logic/U9ypw6)    net  (fanout = 47)      1.335 r     1.481      ../rtl/topmodule/cortexm0ds_logic.v(1614)
 u_logic/_al_u708|u_logic/_al_u2324.f[1]                     cell                    0.251 r     1.732
 u_logic/_al_u2451|u_logic/_al_u2549.b[0] (u_logic/Ya1ju6_lutinv) net  (fanout = 6)       0.799 r     2.531      ../rtl/topmodule/cortexm0ds_logic.v(802)
 u_logic/_al_u2451|u_logic/_al_u2549.f[0]                    cell                    0.333 r     2.864
 u_logic/_al_u2551|u_logic/R3vpw6_reg.a[1] (u_logic/_al_u2549_o) net  (fanout = 1)       0.608 r     3.472                    
 u_logic/_al_u2551|u_logic/R3vpw6_reg.f[1]                   cell                    0.424 r     3.896
 u_logic/_al_u2552.a[1] (u_logic/_al_u2551_o)                net  (fanout = 2)       0.603 r     4.499                    
 u_logic/_al_u2552.fx[0]                                     cell                    0.618 r     5.117
 u_logic/_al_u2556|u_logic/_al_u2555.a[1] (u_logic/_al_u2552_o) net  (fanout = 1)       0.568 r     5.685                    
 u_logic/_al_u2556|u_logic/_al_u2555.f[1]                    cell                    0.424 r     6.109
 u_logic/_al_u2563|u_logic/_al_u641.a[1] (u_logic/_al_u2556_o) net  (fanout = 1)       0.594 r     6.703                    
 u_logic/_al_u2563|u_logic/_al_u641.f[1]                     cell                    0.424 r     7.127
 u_logic/_al_u2564|u_logic/_al_u411.d[1] (u_logic/_al_u2563_o) net  (fanout = 3)       0.757 r     7.884                    
 u_logic/_al_u2564|u_logic/_al_u411.f[1]                     cell                    0.262 r     8.146
 u_logic/_al_u2565|u_logic/_al_u2847.d[1] (u_logic/_al_u2564_o) net  (fanout = 4)       0.319 r     8.465                    
 u_logic/_al_u2565|u_logic/_al_u2847.f[1]                    cell                    0.262 r     8.727
 u_logic/_al_u2566|u_logic/J0iax6_reg.d[1] (u_logic/_al_u2565_o) net  (fanout = 3)       0.309 r     9.036                    
 u_logic/_al_u2566|u_logic/J0iax6_reg.f[1]                   cell                    0.262 r     9.298
 u_logic/_al_u2641|u_logic/_al_u4457.d[1] (u_logic/_al_u2566_o) net  (fanout = 8)       0.713 r    10.011                    
 u_logic/_al_u2641|u_logic/_al_u4457.f[1]                    cell                    0.205 r    10.216
 u_logic/_al_u2643|u_logic/_al_u954.d[1] (u_logic/Vtzhu6)    net  (fanout = 3)       0.459 r    10.675      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2643|u_logic/_al_u954.f[1]                     cell                    0.205 r    10.880
 u_logic/add2/ucin_al_u4809.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       0.820 r    11.700      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4809.fx[1]                            cell                    1.157 r    12.857
 u_logic/_al_u2521|u_logic/_al_u2614.d[0] (u_logic/N5fpw6[3]) net  (fanout = 1)       0.754 r    13.611      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2521|u_logic/_al_u2614.f[0]                    cell                    0.205 r    13.816
 u_logic/_al_u2615|u_logic/_al_u2597.d[1] (u_logic/_al_u2614_o) net  (fanout = 1)       0.456 r    14.272                    
 u_logic/_al_u2615|u_logic/_al_u2597.f[1]                    cell                    0.205 r    14.477
 u_logic/_al_u4348|RAMDATA_Interface/reg0_b2.b[0] (u_logic/_al_u2615_o) net  (fanout = 12)      0.935 r    15.412                    
 u_logic/_al_u4348|RAMDATA_Interface/reg0_b2.f[0]            cell                    0.431 r    15.843
 FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_r443_c0_m0.c[0] (HADDR[4]) net  (fanout = 4135)     5.162 r    21.005      ../rtl/topmodule/CortexM0_SoC.v(64)
 FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_r443_c0_m0.f[0]         cell                    0.251 r    21.256
 FM_HW/_al_u3138|FM_HW/_al_u1898.b[0] (FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_do_i443_000) net  (fanout = 1)       0.594 r    21.850                    
 FM_HW/_al_u3138|FM_HW/_al_u1898.f[0]                        cell                    0.431 r    22.281
 FM_HW/_al_u1899|FM_HW/_al_u2369.c[1] (FM_HW/_al_u1898_o)    net  (fanout = 1)       0.459 r    22.740                    
 FM_HW/_al_u1899|FM_HW/_al_u2369.f[1]                        cell                    0.348 r    23.088
 FM_HW/_al_u1902|FM_HW/_al_u1577.a[1] (FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_do_mux_b0/B1_110) net  (fanout = 1)       0.456 r    23.544                    
 FM_HW/_al_u1902|FM_HW/_al_u1577.f[1]                        cell                    0.424 r    23.968
 FM_HW/_al_u3146|FM_HW/_al_u1907.a[0] (FM_HW/_al_u1902_o)    net  (fanout = 1)       0.594 r    24.562                    
 FM_HW/_al_u3146|FM_HW/_al_u1907.f[0]                        cell                    0.424 r    24.986
 FM_HW/_al_u1908.c[0] (FM_HW/_al_u1907_o)                    net  (fanout = 2)       0.794 r    25.780                    
 FM_HW/_al_u1908.fx[0]                                       cell                    0.448 r    26.228
 FM_HW/_al_u1950.a[1] (FM_HW/_al_u1908_o)                    net  (fanout = 2)       0.859 r    27.087                    
 FM_HW/_al_u1950.fx[0]                                       cell                    0.618 r    27.705
 FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0.c[0] (FM_HW/_al_u1950_o) net  (fanout = 1)       1.056 r    28.761      ../rtl/demodulation/FM_HW.v(24)
 FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0               path2reg0               0.466      29.227
 Arrival time                                                                       29.227                  (23 lvl)      

 FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0.clk                                   0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -9.343ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -9.343 ns                                                        
 Start Point:             u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0.c[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         29.227ns  (logic 9.224ns, net 20.003ns, 31% logic)              
 Logic Levels:            23                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/Wkipw6_reg|u_logic/U9ypw6_reg.q[0]                  clk2q                   0.146 r     0.146
 u_logic/_al_u708|u_logic/_al_u2324.c[1] (u_logic/U9ypw6)    net  (fanout = 47)      1.335 r     1.481      ../rtl/topmodule/cortexm0ds_logic.v(1614)
 u_logic/_al_u708|u_logic/_al_u2324.f[1]                     cell                    0.251 r     1.732
 u_logic/_al_u2451|u_logic/_al_u2549.b[0] (u_logic/Ya1ju6_lutinv) net  (fanout = 6)       0.799 r     2.531      ../rtl/topmodule/cortexm0ds_logic.v(802)
 u_logic/_al_u2451|u_logic/_al_u2549.f[0]                    cell                    0.333 r     2.864
 u_logic/_al_u2551|u_logic/R3vpw6_reg.a[1] (u_logic/_al_u2549_o) net  (fanout = 1)       0.608 r     3.472                    
 u_logic/_al_u2551|u_logic/R3vpw6_reg.f[1]                   cell                    0.424 r     3.896
 u_logic/_al_u2552.a[1] (u_logic/_al_u2551_o)                net  (fanout = 2)       0.603 r     4.499                    
 u_logic/_al_u2552.fx[0]                                     cell                    0.618 r     5.117
 u_logic/_al_u2556|u_logic/_al_u2555.a[1] (u_logic/_al_u2552_o) net  (fanout = 1)       0.568 r     5.685                    
 u_logic/_al_u2556|u_logic/_al_u2555.f[1]                    cell                    0.424 r     6.109
 u_logic/_al_u2563|u_logic/_al_u641.a[1] (u_logic/_al_u2556_o) net  (fanout = 1)       0.594 r     6.703                    
 u_logic/_al_u2563|u_logic/_al_u641.f[1]                     cell                    0.424 r     7.127
 u_logic/_al_u2564|u_logic/_al_u411.d[1] (u_logic/_al_u2563_o) net  (fanout = 3)       0.757 r     7.884                    
 u_logic/_al_u2564|u_logic/_al_u411.f[1]                     cell                    0.262 r     8.146
 u_logic/_al_u2565|u_logic/_al_u2847.d[1] (u_logic/_al_u2564_o) net  (fanout = 4)       0.319 r     8.465                    
 u_logic/_al_u2565|u_logic/_al_u2847.f[1]                    cell                    0.262 r     8.727
 u_logic/_al_u2566|u_logic/J0iax6_reg.d[1] (u_logic/_al_u2565_o) net  (fanout = 3)       0.309 r     9.036                    
 u_logic/_al_u2566|u_logic/J0iax6_reg.f[1]                   cell                    0.262 r     9.298
 u_logic/_al_u2641|u_logic/_al_u4457.d[1] (u_logic/_al_u2566_o) net  (fanout = 8)       0.713 r    10.011                    
 u_logic/_al_u2641|u_logic/_al_u4457.f[1]                    cell                    0.205 r    10.216
 u_logic/_al_u2643|u_logic/_al_u954.d[1] (u_logic/Vtzhu6)    net  (fanout = 3)       0.459 r    10.675      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2643|u_logic/_al_u954.f[1]                     cell                    0.205 r    10.880
 u_logic/add2/ucin_al_u4809.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       0.820 r    11.700      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4809.fx[1]                            cell                    1.157 r    12.857
 u_logic/_al_u2521|u_logic/_al_u2614.d[0] (u_logic/N5fpw6[3]) net  (fanout = 1)       0.754 r    13.611      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2521|u_logic/_al_u2614.f[0]                    cell                    0.205 r    13.816
 u_logic/_al_u2615|u_logic/_al_u2597.d[1] (u_logic/_al_u2614_o) net  (fanout = 1)       0.456 r    14.272                    
 u_logic/_al_u2615|u_logic/_al_u2597.f[1]                    cell                    0.205 r    14.477
 u_logic/_al_u4348|RAMDATA_Interface/reg0_b2.b[0] (u_logic/_al_u2615_o) net  (fanout = 12)      0.935 r    15.412                    
 u_logic/_al_u4348|RAMDATA_Interface/reg0_b2.f[0]            cell                    0.431 r    15.843
 FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_r443_c0_m0.c[0] (HADDR[4]) net  (fanout = 4135)     5.162 r    21.005      ../rtl/topmodule/CortexM0_SoC.v(64)
 FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_r443_c0_m0.f[0]         cell                    0.251 r    21.256
 FM_HW/_al_u3138|FM_HW/_al_u1898.b[0] (FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_do_i443_000) net  (fanout = 1)       0.594 r    21.850                    
 FM_HW/_al_u3138|FM_HW/_al_u1898.f[0]                        cell                    0.431 r    22.281
 FM_HW/_al_u1899|FM_HW/_al_u2369.c[1] (FM_HW/_al_u1898_o)    net  (fanout = 1)       0.459 r    22.740                    
 FM_HW/_al_u1899|FM_HW/_al_u2369.f[1]                        cell                    0.348 r    23.088
 FM_HW/_al_u1902|FM_HW/_al_u1577.a[1] (FM_HW/FM_Dump_Data_IQ/al_ram_mem_IQ_do_mux_b0/B1_110) net  (fanout = 1)       0.456 r    23.544                    
 FM_HW/_al_u1902|FM_HW/_al_u1577.f[1]                        cell                    0.424 r    23.968
 FM_HW/_al_u3146|FM_HW/_al_u1907.a[0] (FM_HW/_al_u1902_o)    net  (fanout = 1)       0.594 r    24.562                    
 FM_HW/_al_u3146|FM_HW/_al_u1907.f[0]                        cell                    0.424 r    24.986
 FM_HW/_al_u1908.c[1] (FM_HW/_al_u1907_o)                    net  (fanout = 2)       0.794 r    25.780                    
 FM_HW/_al_u1908.fx[0]                                       cell                    0.448 r    26.228
 FM_HW/_al_u1950.a[0] (FM_HW/_al_u1908_o)                    net  (fanout = 2)       0.859 r    27.087                    
 FM_HW/_al_u1950.fx[0]                                       cell                    0.618 r    27.705
 FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0.c[0] (FM_HW/_al_u1950_o) net  (fanout = 1)       1.056 r    28.761      ../rtl/demodulation/FM_HW.v(24)
 FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0               path2reg0               0.466      29.227
 Arrival time                                                                       29.227                  (23 lvl)      

 FM_HW/_al_u1512|FM_HW/FM_Dump_Data_IQ/reg0_b0.clk                                   0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -9.343ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point UART_TX/FIFO/al_ram_mem_c1_l (95 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.284 ns                                                        
 Start Point:             UART_TX/FIFO/reg1_b1|UART_TX/FIFO/reg1_b3.clk (rising edge triggered by clock DeriveClock)
 End Point:               UART_TX/FIFO/al_ram_mem_c1_l.d[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.418ns  (logic 0.137ns, net 0.281ns, 32% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 UART_TX/FIFO/reg1_b1|UART_TX/FIFO/reg1_b3.clk               clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 UART_TX/FIFO/reg1_b1|UART_TX/FIFO/reg1_b3.q[0]              clk2q                   0.137 r     0.137
 UART_TX/FIFO/al_ram_mem_c1_l.d[0] (UART_TX/FIFO/wp[3])      net  (fanout = 5)       0.281 r     0.418      ../rtl/peripherals/FIFO.v(17)
 UART_TX/FIFO/al_ram_mem_c1_l                                                        0.000       0.418
 Arrival time                                                                        0.418                  (1 lvl)       

 UART_TX/FIFO/al_ram_mem_c1_l.clk                                                    0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.284ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.092 ns                                                        
 Start Point:             _al_u240|UART_Interface/wr_en_reg_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               UART_TX/FIFO/al_ram_mem_c1_l.d[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         1.226ns  (logic 0.295ns, net 0.931ns, 24% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 _al_u240|UART_Interface/wr_en_reg_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 _al_u240|UART_Interface/wr_en_reg_reg.q[0]                  clk2q                   0.137 r     0.137
 _al_u121|UART_RX/counter_en_reg.d[1] (UART_Interface/wr_en_reg) net  (fanout = 9)       0.670 r     0.807      ../rtl/AHBsubordinate/AHBlite_UART.v(43)
 _al_u121|UART_RX/counter_en_reg.f[1]                        cell                    0.158 r     0.965
 UART_TX/FIFO/al_ram_mem_c1_l.d[1] (UART_TX_data[7])         net  (fanout = 1)       0.261 r     1.226      ../rtl/topmodule/CortexM0_SoC.v(497)
 UART_TX/FIFO/al_ram_mem_c1_l                                                        0.000       1.226
 Arrival time                                                                        1.226                  (2 lvl)       

 UART_TX/FIFO/al_ram_mem_c1_l.clk                                                    0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.092ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      3.031 ns                                                        
 Start Point:             u_logic/_al_u3982|u_logic/Wvgax6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               UART_TX/FIFO/al_ram_mem_c1_l.d[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         3.165ns  (logic 0.515ns, net 2.650ns, 16% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u3982|u_logic/Wvgax6_reg.clk                    clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u3982|u_logic/Wvgax6_reg.q[0]                   clk2q                   0.137 r     0.137
 u_logic/_al_u4365|u_logic/Yqzax6_reg.c[0] (u_logic/Wvgax6)  net  (fanout = 45)      1.330 r     1.467      ../rtl/topmodule/cortexm0ds_logic.v(1645)
 u_logic/_al_u4365|u_logic/Yqzax6_reg.f[0]                   cell                    0.189 r     1.656
 _al_u121|UART_RX/counter_en_reg.c[1] (HWDATA[7])            net  (fanout = 21)      1.059 r     2.715      ../rtl/topmodule/CortexM0_SoC.v(70)
 _al_u121|UART_RX/counter_en_reg.f[1]                        cell                    0.189 r     2.904
 UART_TX/FIFO/al_ram_mem_c1_l.d[1] (UART_TX_data[7])         net  (fanout = 1)       0.261 r     3.165      ../rtl/topmodule/CortexM0_SoC.v(497)
 UART_TX/FIFO/al_ram_mem_c1_l                                                        0.000       3.165
 Arrival time                                                                        3.165                  (3 lvl)       

 UART_TX/FIFO/al_ram_mem_c1_l.clk                                                    0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.031ns          

---------------------------------------------------------------------------------------------------------

Paths for end point RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006 (12 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.293 ns                                                        
 Start Point:             RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.clk (rising edge triggered by clock DeriveClock)
 End Point:               RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006.addra[7] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.493ns  (logic 0.137ns, net 0.356ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.clk     clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.q[1]    clk2q                   0.137 r     0.137
 RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006.addra[7] (RAMDATA_WADDR[6]) net  (fanout = 16)      0.356 r     0.493      ../rtl/topmodule/CortexM0_SoC.v(430)
 RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006          (EMB)                  0.000       0.493
 Arrival time                                                                        0.493                  (0 lvl)       

 RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006.clka                            0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.200       0.200
 clock uncertainty                                                                   0.000       0.200
 clock recovergence pessimism                                                        0.000       0.200
 Required time                                                                       0.200            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.293ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.351 ns                                                        
 Start Point:             u_logic/_al_u2784|RAMDATA_Interface/reg0_b8.clk (rising edge triggered by clock DeriveClock)
 End Point:               RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006.addra[9] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.551ns  (logic 0.137ns, net 0.414ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u2784|RAMDATA_Interface/reg0_b8.clk             clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u2784|RAMDATA_Interface/reg0_b8.q[0]            clk2q                   0.137 r     0.137
 RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006.addra[9] (RAMDATA_WADDR[8]) net  (fanout = 16)      0.414 r     0.551      ../rtl/topmodule/CortexM0_SoC.v(430)
 RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006          (EMB)                  0.000       0.551
 Arrival time                                                                        0.551                  (0 lvl)       

 RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006.clka                            0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.200       0.200
 clock uncertainty                                                                   0.000       0.200
 clock recovergence pessimism                                                        0.000       0.200
 Required time                                                                       0.200            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.351ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.414 ns                                                        
 Start Point:             RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.clk (rising edge triggered by clock DeriveClock)
 End Point:               RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006.addra[5] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.614ns  (logic 0.137ns, net 0.477ns, 22% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.clk     clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b4.q[0]    clk2q                   0.137 r     0.137
 RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006.addra[5] (RAMDATA_WADDR[4]) net  (fanout = 16)      0.477 r     0.614      ../rtl/topmodule/CortexM0_SoC.v(430)
 RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006          (EMB)                  0.000       0.614
 Arrival time                                                                        0.614                  (0 lvl)       

 RAM_DATA/ram_mem_unify_al_u30_4096x8_sub_000000_006.clka                            0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.200       0.200
 clock uncertainty                                                                   0.000       0.200
 clock recovergence pessimism                                                        0.000       0.200
 Required time                                                                       0.200            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.414ns          

---------------------------------------------------------------------------------------------------------

Paths for end point UART_TX/FIFO/al_ram_mem_c1_l (94 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.295 ns                                                        
 Start Point:             UART_TX/FIFO/reg1_b0|UART_TX/FIFO/reg1_b2.clk (rising edge triggered by clock DeriveClock)
 End Point:               UART_TX/FIFO/al_ram_mem_c1_l.c[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.429ns  (logic 0.137ns, net 0.292ns, 31% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 UART_TX/FIFO/reg1_b0|UART_TX/FIFO/reg1_b2.clk               clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 UART_TX/FIFO/reg1_b0|UART_TX/FIFO/reg1_b2.q[0]              clk2q                   0.137 r     0.137
 UART_TX/FIFO/al_ram_mem_c1_l.c[0] (UART_TX/FIFO/wp[2])      net  (fanout = 6)       0.292 r     0.429      ../rtl/peripherals/FIFO.v(17)
 UART_TX/FIFO/al_ram_mem_c1_l                                                        0.000       0.429
 Arrival time                                                                        0.429                  (1 lvl)       

 UART_TX/FIFO/al_ram_mem_c1_l.clk                                                    0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.295ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.299 ns                                                        
 Start Point:             _al_u240|UART_Interface/wr_en_reg_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               UART_TX/FIFO/al_ram_mem_c1_l.c[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         1.433ns  (logic 0.361ns, net 1.072ns, 25% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 _al_u240|UART_Interface/wr_en_reg_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 _al_u240|UART_Interface/wr_en_reg_reg.q[0]                  clk2q                   0.137 r     0.137
 _al_u123|UART_RX/reg2_b5.d[1] (UART_Interface/wr_en_reg)    net  (fanout = 9)       0.811 r     0.948      ../rtl/AHBsubordinate/AHBlite_UART.v(43)
 _al_u123|UART_RX/reg2_b5.f[1]                               cell                    0.224 r     1.172
 UART_TX/FIFO/al_ram_mem_c1_l.c[1] (UART_TX_data[6])         net  (fanout = 1)       0.261 r     1.433      ../rtl/topmodule/CortexM0_SoC.v(497)
 UART_TX/FIFO/al_ram_mem_c1_l                                                        0.000       1.433
 Arrival time                                                                        1.433                  (2 lvl)       

 UART_TX/FIFO/al_ram_mem_c1_l.clk                                                    0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.299ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      2.761 ns                                                        
 Start Point:             u_logic/_al_u3982|u_logic/Wvgax6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               UART_TX/FIFO/al_ram_mem_c1_l.c[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         2.895ns  (logic 0.658ns, net 2.237ns, 22% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u3982|u_logic/Wvgax6_reg.clk                    clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u3982|u_logic/Wvgax6_reg.q[0]                   clk2q                   0.137 r     0.137
 u_logic/_al_u3441|u_logic/Z9abx6_reg.d[0] (u_logic/Wvgax6)  net  (fanout = 45)      0.802 r     0.939      ../rtl/topmodule/cortexm0ds_logic.v(1645)
 u_logic/_al_u3441|u_logic/Z9abx6_reg.f[0]                   cell                    0.224 r     1.163
 _al_u123|UART_RX/reg2_b5.c[1] (HWDATA[6])                   net  (fanout = 21)      1.174 r     2.337      ../rtl/topmodule/CortexM0_SoC.v(70)
 _al_u123|UART_RX/reg2_b5.f[1]                               cell                    0.297 r     2.634
 UART_TX/FIFO/al_ram_mem_c1_l.c[1] (UART_TX_data[6])         net  (fanout = 1)       0.261 r     2.895      ../rtl/topmodule/CortexM0_SoC.v(497)
 UART_TX/FIFO/al_ram_mem_c1_l                                                        0.000       2.895
 Arrival time                                                                        2.895                  (3 lvl)       

 UART_TX/FIFO/al_ram_mem_c1_l.clk                                                    0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.761ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_logic/_al_u3646|u_logic/X5ibx6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.782 ns                                                       
 Start Point:             u_logic/_al_u1562|cpuresetn_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u3646|u_logic/X5ibx6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         2.918ns  (logic 0.289ns, net 2.629ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u1562|cpuresetn_reg.clk                         clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u1562|cpuresetn_reg.q[0]                        clk2q                   0.146 r     0.146
 u_logic/_al_u3646|u_logic/X5ibx6_reg.sr (cpuresetn)         net  (fanout = 312)     2.629 r     2.775      ../rtl/topmodule/CortexM0_SoC.v(82)
 u_logic/_al_u3646|u_logic/X5ibx6_reg                        path2reg                0.143       2.918
 Arrival time                                                                        2.918                  (0 lvl)       

 u_logic/_al_u3646|u_logic/X5ibx6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell recovery                                                                      -0.300      19.700
 clock uncertainty                                                                  -0.000      19.700
 clock recovergence pessimism                                                        0.000      19.700
 Required time                                                                      19.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.782ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/_al_u2354|u_logic/O4hax6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.894 ns                                                       
 Start Point:             u_logic/_al_u1562|cpuresetn_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u2354|u_logic/O4hax6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         2.806ns  (logic 0.289ns, net 2.517ns, 10% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u1562|cpuresetn_reg.clk                         clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u1562|cpuresetn_reg.q[0]                        clk2q                   0.146 r     0.146
 u_logic/_al_u2354|u_logic/O4hax6_reg.sr (cpuresetn)         net  (fanout = 312)     2.517 r     2.663      ../rtl/topmodule/CortexM0_SoC.v(82)
 u_logic/_al_u2354|u_logic/O4hax6_reg                        path2reg                0.143       2.806
 Arrival time                                                                        2.806                  (0 lvl)       

 u_logic/_al_u2354|u_logic/O4hax6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell recovery                                                                      -0.300      19.700
 clock uncertainty                                                                  -0.000      19.700
 clock recovergence pessimism                                                        0.000      19.700
 Required time                                                                      19.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.894ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/_al_u4735|u_logic/Knhax6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.894 ns                                                       
 Start Point:             u_logic/_al_u1562|cpuresetn_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u4735|u_logic/Knhax6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         2.806ns  (logic 0.289ns, net 2.517ns, 10% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u1562|cpuresetn_reg.clk                         clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u1562|cpuresetn_reg.q[0]                        clk2q                   0.146 r     0.146
 u_logic/_al_u4735|u_logic/Knhax6_reg.sr (cpuresetn)         net  (fanout = 312)     2.517 r     2.663      ../rtl/topmodule/CortexM0_SoC.v(82)
 u_logic/_al_u4735|u_logic/Knhax6_reg                        path2reg                0.143       2.806
 Arrival time                                                                        2.806                  (0 lvl)       

 u_logic/_al_u4735|u_logic/Knhax6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell recovery                                                                      -0.300      19.700
 clock uncertainty                                                                  -0.000      19.700
 clock recovergence pessimism                                                        0.000      19.700
 Required time                                                                      19.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.894ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_logic/I5xax6_reg|u_logic/R9yax6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.281 ns                                                        
 Start Point:             u_logic/_al_u1562|cpuresetn_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/I5xax6_reg|u_logic/R9yax6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.581ns  (logic 0.246ns, net 0.335ns, 42% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u1562|cpuresetn_reg.clk                         clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u1562|cpuresetn_reg.q[0]                        clk2q                   0.137 r     0.137
 u_logic/I5xax6_reg|u_logic/R9yax6_reg.sr (cpuresetn)        net  (fanout = 312)     0.335 r     0.472      ../rtl/topmodule/CortexM0_SoC.v(82)
 u_logic/I5xax6_reg|u_logic/R9yax6_reg                       path2reg                0.109       0.581
 Arrival time                                                                        0.581                  (0 lvl)       

 u_logic/I5xax6_reg|u_logic/R9yax6_reg.clk                                           0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell removal                                                                        0.300       0.300
 clock uncertainty                                                                   0.000       0.300
 clock recovergence pessimism                                                        0.000       0.300
 Required time                                                                       0.300            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.281ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/_al_u2275|u_logic/Yzspw6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.314 ns                                                        
 Start Point:             u_logic/_al_u1562|cpuresetn_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u2275|u_logic/Yzspw6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.614ns  (logic 0.246ns, net 0.368ns, 40% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u1562|cpuresetn_reg.clk                         clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u1562|cpuresetn_reg.q[0]                        clk2q                   0.137 r     0.137
 u_logic/_al_u2275|u_logic/Yzspw6_reg.sr (cpuresetn)         net  (fanout = 312)     0.368 r     0.505      ../rtl/topmodule/CortexM0_SoC.v(82)
 u_logic/_al_u2275|u_logic/Yzspw6_reg                        path2reg                0.109       0.614
 Arrival time                                                                        0.614                  (0 lvl)       

 u_logic/_al_u2275|u_logic/Yzspw6_reg.clk                                            0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell removal                                                                        0.300       0.300
 clock uncertainty                                                                   0.000       0.300
 clock recovergence pessimism                                                        0.000       0.300
 Required time                                                                       0.300            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/_al_u3169|u_logic/C1wpw6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.461 ns                                                        
 Start Point:             u_logic/_al_u1562|cpuresetn_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u3169|u_logic/C1wpw6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.761ns  (logic 0.246ns, net 0.515ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u1562|cpuresetn_reg.clk                         clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u1562|cpuresetn_reg.q[0]                        clk2q                   0.137 r     0.137
 u_logic/_al_u3169|u_logic/C1wpw6_reg.sr (cpuresetn)         net  (fanout = 312)     0.515 r     0.652      ../rtl/topmodule/CortexM0_SoC.v(82)
 u_logic/_al_u3169|u_logic/C1wpw6_reg                        path2reg                0.109       0.761
 Arrival time                                                                        0.761                  (0 lvl)       

 u_logic/_al_u3169|u_logic/C1wpw6_reg.clk                                            0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell removal                                                                        0.300       0.300
 clock uncertainty                                                                   0.000       0.300
 clock recovergence pessimism                                                        0.000       0.300
 Required time                                                                       0.300            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.461ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 932245162 (STA coverage = 92.12%)
Timing violations: 9 setup errors, and 0 hold errors.
Minimal setup slack: -10.123, minimal hold slack: 0.281

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  DeriveClock (50.0MHz)                         30.123ns          33MHz        0.000ns      2544     -630.003ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 13 clock net(s): 
	CW_CLK_MSI
	FM_Display/clk_1KHz
	FM_HW/ADC_CLK
	FM_HW/CW_CLK
	FM_HW/EOC
	FM_HW/FM_Demodulation/EOC_Count_Demodulate
	FM_HW/FM_RSSI_SCAN/EOC_Count_Demodulate
	FM_HW/clk_PWM1
	FM_HW/clk_fm_demo_sampling
	MSI_REFCLK_pad
	clk_pad
	scan_unit/scan_clk
	u_logic/SWCLKTCK_pad

---------------------------------------------------------------------------------------------------------
