
2_Test_Capteur2532.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c4c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000eec  08005dfc  08005dfc  00006dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ce8  08006ce8  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006ce8  08006ce8  00007ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006cf0  08006cf0  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006cf0  08006cf0  00007cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006cf4  08006cf4  00007cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006cf8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008060  2**0
                  CONTENTS
 10 .bss          000004a8  20000060  20000060  00008060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000508  20000508  00008060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c994  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000219c  00000000  00000000  00014a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b10  00000000  00000000  00016bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000087b  00000000  00000000  000176d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023eb0  00000000  00000000  00017f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d17e  00000000  00000000  0003bdfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d79d2  00000000  00000000  00048f79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012094b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000031e8  00000000  00000000  00120990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00123b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005de4 	.word	0x08005de4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	08005de4 	.word	0x08005de4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <fpc_hal_init>:
static uint8_t uart_rx_fifo[DMA_BUF_SIZE];

extern volatile bool fpc2530_irq_active;

fpc_result_t fpc_hal_init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;

	/* Clear IDLE Flag */
	__HAL_UART_CLEAR_FLAG(&huart6, UART_IT_IDLE);
 8000596:	4b11      	ldr	r3, [pc, #68]	@ (80005dc <fpc_hal_init+0x4c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a11      	ldr	r2, [pc, #68]	@ (80005e0 <fpc_hal_init+0x50>)
 800059c:	601a      	str	r2, [r3, #0]
	/* Enable UART IDLE interrupt */
	__HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 800059e:	4b0f      	ldr	r3, [pc, #60]	@ (80005dc <fpc_hal_init+0x4c>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	68da      	ldr	r2, [r3, #12]
 80005a4:	4b0d      	ldr	r3, [pc, #52]	@ (80005dc <fpc_hal_init+0x4c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f042 0210 	orr.w	r2, r2, #16
 80005ac:	60da      	str	r2, [r3, #12]

	/* Start UART RX */
	status = HAL_UART_Receive_DMA(&huart6, uart_rx_fifo, DMA_BUF_SIZE);
 80005ae:	2280      	movs	r2, #128	@ 0x80
 80005b0:	490c      	ldr	r1, [pc, #48]	@ (80005e4 <fpc_hal_init+0x54>)
 80005b2:	480a      	ldr	r0, [pc, #40]	@ (80005dc <fpc_hal_init+0x4c>)
 80005b4:	f003 fe1f 	bl	80041f6 <HAL_UART_Receive_DMA>
 80005b8:	4603      	mov	r3, r0
 80005ba:	71fb      	strb	r3, [r7, #7]

	if (status != HAL_OK) {
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d004      	beq.n	80005cc <fpc_hal_init+0x3c>
		fpc_sample_logf("DMA RX Start Failed! Status: %d\r\n", status);
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	4619      	mov	r1, r3
 80005c6:	4808      	ldr	r0, [pc, #32]	@ (80005e8 <fpc_hal_init+0x58>)
 80005c8:	f000 f878 	bl	80006bc <fpc_sample_logf>
	}

	hal_set_if_config(HAL_IF_CONFIG_UART);
 80005cc:	2001      	movs	r0, #1
 80005ce:	f001 f8bf 	bl	8001750 <hal_set_if_config>
    return FPC_RESULT_OK;
 80005d2:	2300      	movs	r3, #0
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	200001f0 	.word	0x200001f0
 80005e0:	efffffef 	.word	0xefffffef
 80005e4:	2000007c 	.word	0x2000007c
 80005e8:	08005dfc 	.word	0x08005dfc

080005ec <fpc_hal_tx>:

fpc_result_t fpc_hal_tx(uint8_t *data, size_t len, uint32_t timeout, int flush)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000600:	480f      	ldr	r0, [pc, #60]	@ (8000640 <fpc_hal_tx+0x54>)
 8000602:	f002 ff59 	bl	80034b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 8000606:	2201      	movs	r2, #1
 8000608:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800060c:	480c      	ldr	r0, [pc, #48]	@ (8000640 <fpc_hal_tx+0x54>)
 800060e:	f002 ff53 	bl	80034b8 <HAL_GPIO_WritePin>
	HAL_Delay(2); // min delay between cs toggle
 8000612:	2002      	movs	r0, #2
 8000614:	f002 f854 	bl	80026c0 <HAL_Delay>

	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart6, data, (uint16_t)len, timeout);
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	b29a      	uxth	r2, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	68f9      	ldr	r1, [r7, #12]
 8000620:	4808      	ldr	r0, [pc, #32]	@ (8000644 <fpc_hal_tx+0x58>)
 8000622:	f003 fcc6 	bl	8003fb2 <HAL_UART_Transmit>
 8000626:	4603      	mov	r3, r0
 8000628:	75fb      	strb	r3, [r7, #23]
	return (status == HAL_OK) ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 800062a:	7dfb      	ldrb	r3, [r7, #23]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d101      	bne.n	8000634 <fpc_hal_tx+0x48>
 8000630:	2300      	movs	r3, #0
 8000632:	e000      	b.n	8000636 <fpc_hal_tx+0x4a>
 8000634:	230b      	movs	r3, #11
}
 8000636:	4618      	mov	r0, r3
 8000638:	3718      	adds	r7, #24
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40020c00 	.word	0x40020c00
 8000644:	200001f0 	.word	0x200001f0

08000648 <fpc_hal_rx>:

fpc_result_t fpc_hal_rx(uint8_t *data, size_t len, uint32_t timeout)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_UART_Receive(&huart6, data, (uint16_t)len, timeout);
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	b29a      	uxth	r2, r3
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	68f9      	ldr	r1, [r7, #12]
 800065c:	4807      	ldr	r0, [pc, #28]	@ (800067c <fpc_hal_rx+0x34>)
 800065e:	f003 fd33 	bl	80040c8 <HAL_UART_Receive>
 8000662:	4603      	mov	r3, r0
 8000664:	75fb      	strb	r3, [r7, #23]
	   return (status == HAL_OK) ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 8000666:	7dfb      	ldrb	r3, [r7, #23]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d101      	bne.n	8000670 <fpc_hal_rx+0x28>
 800066c:	2300      	movs	r3, #0
 800066e:	e000      	b.n	8000672 <fpc_hal_rx+0x2a>
 8000670:	230b      	movs	r3, #11
}
 8000672:	4618      	mov	r0, r3
 8000674:	3718      	adds	r7, #24
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	200001f0 	.word	0x200001f0

08000680 <fpc_hal_data_available>:

int fpc_hal_data_available(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
	return (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE) != RESET);
 8000684:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <fpc_hal_data_available+0x24>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f003 0320 	and.w	r3, r3, #32
 800068e:	2b20      	cmp	r3, #32
 8000690:	bf0c      	ite	eq
 8000692:	2301      	moveq	r3, #1
 8000694:	2300      	movne	r3, #0
 8000696:	b2db      	uxtb	r3, r3
}
 8000698:	4618      	mov	r0, r3
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	200001f0 	.word	0x200001f0

080006a8 <fpc_hal_wfi>:

fpc_result_t fpc_hal_wfi(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
    __WFI();
 80006ac:	bf30      	wfi
    return FPC_RESULT_OK;
 80006ae:	2300      	movs	r3, #0
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
	...

080006bc <fpc_sample_logf>:

void fpc_sample_logf(const char *format, ...)
{
 80006bc:	b40f      	push	{r0, r1, r2, r3}
 80006be:	b580      	push	{r7, lr}
 80006c0:	b0c2      	sub	sp, #264	@ 0x108
 80006c2:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list arglist;

	va_start(arglist, format);
 80006c4:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80006c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80006cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80006d0:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), format, arglist);
 80006d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80006d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80006da:	f107 0008 	add.w	r0, r7, #8
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80006e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006e8:	f004 ff9c 	bl	8005624 <vsniprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 80006ec:	f107 0308 	add.w	r3, r7, #8
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff fd7d 	bl	80001f0 <strlen>
 80006f6:	4603      	mov	r3, r0
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	f107 0108 	add.w	r1, r7, #8
 80006fe:	2364      	movs	r3, #100	@ 0x64
 8000700:	4805      	ldr	r0, [pc, #20]	@ (8000718 <fpc_sample_logf+0x5c>)
 8000702:	f003 fc56 	bl	8003fb2 <HAL_UART_Transmit>

	va_end(arglist);
}
 8000706:	bf00      	nop
 8000708:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800070c:	46bd      	mov	sp, r7
 800070e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000712:	b004      	add	sp, #16
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	200001a8 	.word	0x200001a8

0800071c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART6) {
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <HAL_UART_RxCpltCallback+0x2c>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d107      	bne.n	800073e <HAL_UART_RxCpltCallback+0x22>
		uint8_t received_byte = uart_rx_fifo[0];
 800072e:	4b07      	ldr	r3, [pc, #28]	@ (800074c <HAL_UART_RxCpltCallback+0x30>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	73fb      	strb	r3, [r7, #15]

		fpc_sample_logf("DMA Received: %d\r\n", received_byte);
 8000734:	7bfb      	ldrb	r3, [r7, #15]
 8000736:	4619      	mov	r1, r3
 8000738:	4805      	ldr	r0, [pc, #20]	@ (8000750 <HAL_UART_RxCpltCallback+0x34>)
 800073a:	f7ff ffbf 	bl	80006bc <fpc_sample_logf>
	}
}
 800073e:	bf00      	nop
 8000740:	3710      	adds	r7, #16
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40011400 	.word	0x40011400
 800074c:	2000007c 	.word	0x2000007c
 8000750:	08005e20 	.word	0x08005e20

08000754 <get_id_type_str_>:
static fpc_cmd_callbacks_t cmd_callbacks;

/* Helper Functions */

char *get_id_type_str_(uint16_t id_type)
{
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	80fb      	strh	r3, [r7, #6]
    switch (id_type) {
 800075e:	88fb      	ldrh	r3, [r7, #6]
 8000760:	f244 0245 	movw	r2, #16453	@ 0x4045
 8000764:	4293      	cmp	r3, r2
 8000766:	d01a      	beq.n	800079e <get_id_type_str_+0x4a>
 8000768:	f244 0245 	movw	r2, #16453	@ 0x4045
 800076c:	4293      	cmp	r3, r2
 800076e:	dc18      	bgt.n	80007a2 <get_id_type_str_+0x4e>
 8000770:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000774:	4293      	cmp	r3, r2
 8000776:	d010      	beq.n	800079a <get_id_type_str_+0x46>
 8000778:	f243 0234 	movw	r2, #12340	@ 0x3034
 800077c:	4293      	cmp	r3, r2
 800077e:	dc10      	bgt.n	80007a2 <get_id_type_str_+0x4e>
 8000780:	f241 0212 	movw	r2, #4114	@ 0x1012
 8000784:	4293      	cmp	r3, r2
 8000786:	d004      	beq.n	8000792 <get_id_type_str_+0x3e>
 8000788:	f242 0223 	movw	r2, #8227	@ 0x2023
 800078c:	4293      	cmp	r3, r2
 800078e:	d002      	beq.n	8000796 <get_id_type_str_+0x42>
 8000790:	e007      	b.n	80007a2 <get_id_type_str_+0x4e>
    case ID_TYPE_NONE: return "ID.None";
 8000792:	4b07      	ldr	r3, [pc, #28]	@ (80007b0 <get_id_type_str_+0x5c>)
 8000794:	e006      	b.n	80007a4 <get_id_type_str_+0x50>
    case ID_TYPE_ALL: return "ID.All";
 8000796:	4b07      	ldr	r3, [pc, #28]	@ (80007b4 <get_id_type_str_+0x60>)
 8000798:	e004      	b.n	80007a4 <get_id_type_str_+0x50>
    case ID_TYPE_SPECIFIED: return "ID.Specified";
 800079a:	4b07      	ldr	r3, [pc, #28]	@ (80007b8 <get_id_type_str_+0x64>)
 800079c:	e002      	b.n	80007a4 <get_id_type_str_+0x50>
    case ID_TYPE_GENERATE_NEW: return "ID.Generate";
 800079e:	4b07      	ldr	r3, [pc, #28]	@ (80007bc <get_id_type_str_+0x68>)
 80007a0:	e000      	b.n	80007a4 <get_id_type_str_+0x50>
    }
    return "ID.Unknown";
 80007a2:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <get_id_type_str_+0x6c>)
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	370c      	adds	r7, #12
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	08005e34 	.word	0x08005e34
 80007b4:	08005e3c 	.word	0x08005e3c
 80007b8:	08005e44 	.word	0x08005e44
 80007bc:	08005e54 	.word	0x08005e54
 80007c0:	08005e60 	.word	0x08005e60

080007c4 <get_event_str_>:

char *get_event_str_(uint16_t evt)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	4603      	mov	r3, r0
 80007cc:	80fb      	strh	r3, [r7, #6]
    switch (evt) {
 80007ce:	88fb      	ldrh	r3, [r7, #6]
 80007d0:	2b06      	cmp	r3, #6
 80007d2:	d81d      	bhi.n	8000810 <get_event_str_+0x4c>
 80007d4:	a201      	add	r2, pc, #4	@ (adr r2, 80007dc <get_event_str_+0x18>)
 80007d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007da:	bf00      	nop
 80007dc:	080007f9 	.word	0x080007f9
 80007e0:	080007fd 	.word	0x080007fd
 80007e4:	08000811 	.word	0x08000811
 80007e8:	08000801 	.word	0x08000801
 80007ec:	08000805 	.word	0x08000805
 80007f0:	08000809 	.word	0x08000809
 80007f4:	0800080d 	.word	0x0800080d
    case EVENT_NONE: return "Evt.None";
 80007f8:	4b09      	ldr	r3, [pc, #36]	@ (8000820 <get_event_str_+0x5c>)
 80007fa:	e00a      	b.n	8000812 <get_event_str_+0x4e>
    case EVENT_IDLE: return "Evt.Idle";
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <get_event_str_+0x60>)
 80007fe:	e008      	b.n	8000812 <get_event_str_+0x4e>
    case EVENT_FINGER_DETECT: return "Evt.FingerDetect";
 8000800:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <get_event_str_+0x64>)
 8000802:	e006      	b.n	8000812 <get_event_str_+0x4e>
    case EVENT_FINGER_LOST: return "Evt.FingerLost";
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <get_event_str_+0x68>)
 8000806:	e004      	b.n	8000812 <get_event_str_+0x4e>
    case EVENT_IMAGE_READY: return "Evt.ImageCaptured";
 8000808:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <get_event_str_+0x6c>)
 800080a:	e002      	b.n	8000812 <get_event_str_+0x4e>
    case EVENT_CMD_FAILED: return "Evt.Failure";
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <get_event_str_+0x70>)
 800080e:	e000      	b.n	8000812 <get_event_str_+0x4e>
    }
    return "Evt.Unknown";
 8000810:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <get_event_str_+0x74>)
}
 8000812:	4618      	mov	r0, r3
 8000814:	370c      	adds	r7, #12
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	08005e6c 	.word	0x08005e6c
 8000824:	08005e78 	.word	0x08005e78
 8000828:	08005e84 	.word	0x08005e84
 800082c:	08005e98 	.word	0x08005e98
 8000830:	08005ea8 	.word	0x08005ea8
 8000834:	08005ebc 	.word	0x08005ebc
 8000838:	08005ec8 	.word	0x08005ec8

0800083c <get_enroll_feedback_str_>:

char *get_enroll_feedback_str_(uint8_t feedback)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
    switch (feedback) {
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	3b01      	subs	r3, #1
 800084a:	2b06      	cmp	r3, #6
 800084c:	d81e      	bhi.n	800088c <get_enroll_feedback_str_+0x50>
 800084e:	a201      	add	r2, pc, #4	@ (adr r2, 8000854 <get_enroll_feedback_str_+0x18>)
 8000850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000854:	08000871 	.word	0x08000871
 8000858:	08000875 	.word	0x08000875
 800085c:	08000879 	.word	0x08000879
 8000860:	0800087d 	.word	0x0800087d
 8000864:	08000881 	.word	0x08000881
 8000868:	08000885 	.word	0x08000885
 800086c:	08000889 	.word	0x08000889
    case ENROLL_FEEDBACK_DONE: return "Done";
 8000870:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <get_enroll_feedback_str_+0x60>)
 8000872:	e00d      	b.n	8000890 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS: return "Progress";
 8000874:	4b0a      	ldr	r3, [pc, #40]	@ (80008a0 <get_enroll_feedback_str_+0x64>)
 8000876:	e00b      	b.n	8000890 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_QUALITY: return "Reject.LowQuality";
 8000878:	4b0a      	ldr	r3, [pc, #40]	@ (80008a4 <get_enroll_feedback_str_+0x68>)
 800087a:	e009      	b.n	8000890 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_COVERAGE: return "Reject.LowCoverage";
 800087c:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <get_enroll_feedback_str_+0x6c>)
 800087e:	e007      	b.n	8000890 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_MOBILITY: return "Reject.LowMobility";
 8000880:	4b0a      	ldr	r3, [pc, #40]	@ (80008ac <get_enroll_feedback_str_+0x70>)
 8000882:	e005      	b.n	8000890 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_OTHER: return "Reject.Other";
 8000884:	4b0a      	ldr	r3, [pc, #40]	@ (80008b0 <get_enroll_feedback_str_+0x74>)
 8000886:	e003      	b.n	8000890 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS_IMMOBILE: return "Progress.Immobile";
 8000888:	4b0a      	ldr	r3, [pc, #40]	@ (80008b4 <get_enroll_feedback_str_+0x78>)
 800088a:	e001      	b.n	8000890 <get_enroll_feedback_str_+0x54>
    default:
        break;
 800088c:	bf00      	nop
    }
    return "Unknown";
 800088e:	4b0a      	ldr	r3, [pc, #40]	@ (80008b8 <get_enroll_feedback_str_+0x7c>)
}
 8000890:	4618      	mov	r0, r3
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr
 800089c:	08005ed4 	.word	0x08005ed4
 80008a0:	08005edc 	.word	0x08005edc
 80008a4:	08005ee8 	.word	0x08005ee8
 80008a8:	08005efc 	.word	0x08005efc
 80008ac:	08005f10 	.word	0x08005f10
 80008b0:	08005f24 	.word	0x08005f24
 80008b4:	08005f34 	.word	0x08005f34
 80008b8:	08005f48 	.word	0x08005f48

080008bc <get_gesture_str_>:

char *get_gesture_str_(uint8_t gesture)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
    switch (gesture) {
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b06      	cmp	r3, #6
 80008ca:	d81f      	bhi.n	800090c <get_gesture_str_+0x50>
 80008cc:	a201      	add	r2, pc, #4	@ (adr r2, 80008d4 <get_gesture_str_+0x18>)
 80008ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008d2:	bf00      	nop
 80008d4:	080008f1 	.word	0x080008f1
 80008d8:	080008f5 	.word	0x080008f5
 80008dc:	080008f9 	.word	0x080008f9
 80008e0:	080008fd 	.word	0x080008fd
 80008e4:	08000901 	.word	0x08000901
 80008e8:	08000905 	.word	0x08000905
 80008ec:	08000909 	.word	0x08000909
    case CMD_NAV_EVENT_NONE: return "None";
 80008f0:	4b0a      	ldr	r3, [pc, #40]	@ (800091c <get_gesture_str_+0x60>)
 80008f2:	e00d      	b.n	8000910 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_UP: return "Gesture.Up";
 80008f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <get_gesture_str_+0x64>)
 80008f6:	e00b      	b.n	8000910 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_DOWN: return "Gesture.Down";
 80008f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000924 <get_gesture_str_+0x68>)
 80008fa:	e009      	b.n	8000910 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_RIGHT: return "Gesture.Right";
 80008fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <get_gesture_str_+0x6c>)
 80008fe:	e007      	b.n	8000910 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_LEFT: return "Gesture.Left";
 8000900:	4b0a      	ldr	r3, [pc, #40]	@ (800092c <get_gesture_str_+0x70>)
 8000902:	e005      	b.n	8000910 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_PRESS: return "Gesture.Press";
 8000904:	4b0a      	ldr	r3, [pc, #40]	@ (8000930 <get_gesture_str_+0x74>)
 8000906:	e003      	b.n	8000910 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_LONG_PRESS: return "Gesture.LongPress";
 8000908:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <get_gesture_str_+0x78>)
 800090a:	e001      	b.n	8000910 <get_gesture_str_+0x54>
    default:
        break;
 800090c:	bf00      	nop
    }
    return "Unknown";
 800090e:	4b0a      	ldr	r3, [pc, #40]	@ (8000938 <get_gesture_str_+0x7c>)
}
 8000910:	4618      	mov	r0, r3
 8000912:	370c      	adds	r7, #12
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	08005f50 	.word	0x08005f50
 8000920:	08005f58 	.word	0x08005f58
 8000924:	08005f64 	.word	0x08005f64
 8000928:	08005f74 	.word	0x08005f74
 800092c:	08005f84 	.word	0x08005f84
 8000930:	08005f94 	.word	0x08005f94
 8000934:	08005fa4 	.word	0x08005fa4
 8000938:	08005f48 	.word	0x08005f48

0800093c <get_gpio_state_str_>:

char *get_gpio_state_str_(uint8_t state)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d004      	beq.n	8000956 <get_gpio_state_str_+0x1a>
 800094c:	2b01      	cmp	r3, #1
 800094e:	d004      	beq.n	800095a <get_gpio_state_str_+0x1e>
    case GPIO_CONTROL_STATE_RESET: return "State.Reset";
    case GPIO_CONTROL_STATE_SET: return "State.Set";
    default:
        break;
 8000950:	bf00      	nop
    }
    return "Unknown";
 8000952:	4b05      	ldr	r3, [pc, #20]	@ (8000968 <get_gpio_state_str_+0x2c>)
 8000954:	e002      	b.n	800095c <get_gpio_state_str_+0x20>
    case GPIO_CONTROL_STATE_RESET: return "State.Reset";
 8000956:	4b05      	ldr	r3, [pc, #20]	@ (800096c <get_gpio_state_str_+0x30>)
 8000958:	e000      	b.n	800095c <get_gpio_state_str_+0x20>
    case GPIO_CONTROL_STATE_SET: return "State.Set";
 800095a:	4b05      	ldr	r3, [pc, #20]	@ (8000970 <get_gpio_state_str_+0x34>)
}
 800095c:	4618      	mov	r0, r3
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr
 8000968:	08005f48 	.word	0x08005f48
 800096c:	08005fb8 	.word	0x08005fb8
 8000970:	08005fc4 	.word	0x08005fc4

08000974 <fpc_send_request>:
 * @param cmd Command Header with payload.
 *
 * @return Result Code
 */
static fpc_result_t fpc_send_request(fpc_cmd_hdr_t *cmd, size_t size)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800097e:	2300      	movs	r3, #0
 8000980:	82fb      	strh	r3, [r7, #22]
    fpc_frame_hdr_t frame = {0};
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]

    if (!cmd) {
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d104      	bne.n	800099c <fpc_send_request+0x28>
        fpc_sample_logf("Invalid command");
 8000992:	4816      	ldr	r0, [pc, #88]	@ (80009ec <fpc_send_request+0x78>)
 8000994:	f7ff fe92 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000998:	230c      	movs	r3, #12
 800099a:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 800099c:	8afb      	ldrh	r3, [r7, #22]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d112      	bne.n	80009c8 <fpc_send_request+0x54>
        frame.version = FPC_FRAME_PROTOCOL_VERSION;
 80009a2:	2304      	movs	r3, #4
 80009a4:	81bb      	strh	r3, [r7, #12]
        frame.type = FPC_FRAME_TYPE_CMD_REQUEST;
 80009a6:	2311      	movs	r3, #17
 80009a8:	81fb      	strh	r3, [r7, #14]
        frame.flags = FPC_FRAME_FLAG_SENDER_HOST;
 80009aa:	2310      	movs	r3, #16
 80009ac:	823b      	strh	r3, [r7, #16]
        frame.payload_size = (uint16_t)size;
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	827b      	strh	r3, [r7, #18]

        /* Send frame header. */
        result = fpc_hal_tx((uint8_t*)&frame, sizeof(fpc_frame_hdr_t), TIMEOUT, 0);
 80009b4:	f107 000c 	add.w	r0, r7, #12
 80009b8:	2300      	movs	r3, #0
 80009ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009be:	2108      	movs	r1, #8
 80009c0:	f7ff fe14 	bl	80005ec <fpc_hal_tx>
 80009c4:	4603      	mov	r3, r0
 80009c6:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 80009c8:	8afb      	ldrh	r3, [r7, #22]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d108      	bne.n	80009e0 <fpc_send_request+0x6c>
        /* Send payload. */
        result = fpc_hal_tx((uint8_t*)cmd, size, TIMEOUT, 1);
 80009ce:	2301      	movs	r3, #1
 80009d0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009d4:	6839      	ldr	r1, [r7, #0]
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f7ff fe08 	bl	80005ec <fpc_hal_tx>
 80009dc:	4603      	mov	r3, r0
 80009de:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 80009e0:	8afb      	ldrh	r3, [r7, #22]
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3718      	adds	r7, #24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	08005fd0 	.word	0x08005fd0

080009f0 <fpc_cmd_version_request>:
    return result;
}


fpc_result_t fpc_cmd_version_request(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 80009f6:	2300      	movs	r3, #0
 80009f8:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Version Command Request has no payload */
    cmd.cmd_id = CMD_VERSION;
 80009fa:	2341      	movs	r3, #65	@ 0x41
 80009fc:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 80009fe:	2311      	movs	r3, #17
 8000a00:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_VERSION	");
 8000a02:	4807      	ldr	r0, [pc, #28]	@ (8000a20 <fpc_cmd_version_request+0x30>)
 8000a04:	f7ff fe5a 	bl	80006bc <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000a08:	463b      	mov	r3, r7
 8000a0a:	2104      	movs	r1, #4
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff ffb1 	bl	8000974 <fpc_send_request>
 8000a12:	4603      	mov	r3, r0
 8000a14:	80fb      	strh	r3, [r7, #6]

    return result;
 8000a16:	88fb      	ldrh	r3, [r7, #6]
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	08005ff0 	.word	0x08005ff0

08000a24 <fpc_cmd_enroll_request>:


fpc_result_t fpc_cmd_enroll_request(fpc_id_type_t *id)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b086      	sub	sp, #24
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_enroll_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_GENERATE_NEW) {
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	881b      	ldrh	r3, [r3, #0]
 8000a34:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d00a      	beq.n	8000a52 <fpc_cmd_enroll_request+0x2e>
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	881b      	ldrh	r3, [r3, #0]
 8000a40:	f244 0245 	movw	r2, #16453	@ 0x4045
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d004      	beq.n	8000a52 <fpc_cmd_enroll_request+0x2e>
        fpc_sample_logf("Enroll Request: Invalid parameter");
 8000a48:	4815      	ldr	r0, [pc, #84]	@ (8000aa0 <fpc_cmd_enroll_request+0x7c>)
 8000a4a:	f7ff fe37 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000a4e:	230c      	movs	r3, #12
 8000a50:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000a52:	8afb      	ldrh	r3, [r7, #22]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d11d      	bne.n	8000a94 <fpc_cmd_enroll_request+0x70>
        cmd_req.cmd.cmd_id = CMD_ENROLL;
 8000a58:	2354      	movs	r3, #84	@ 0x54
 8000a5a:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000a5c:	2311      	movs	r3, #17
 8000a5e:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	881b      	ldrh	r3, [r3, #0]
 8000a64:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	885b      	ldrh	r3, [r3, #2]
 8000a6a:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf(">>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	881b      	ldrh	r3, [r3, #0]
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff fe6f 	bl	8000754 <get_id_type_str_>
 8000a76:	4601      	mov	r1, r0
            get_id_type_str_(id->type), id->id);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4809      	ldr	r0, [pc, #36]	@ (8000aa4 <fpc_cmd_enroll_request+0x80>)
 8000a80:	f7ff fe1c 	bl	80006bc <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_enroll_request_t));
 8000a84:	f107 030c 	add.w	r3, r7, #12
 8000a88:	2108      	movs	r1, #8
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff ff72 	bl	8000974 <fpc_send_request>
 8000a90:	4603      	mov	r3, r0
 8000a92:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000a94:	8afb      	ldrh	r3, [r7, #22]
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3718      	adds	r7, #24
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	08006004 	.word	0x08006004
 8000aa4:	08006028 	.word	0x08006028

08000aa8 <fpc_cmd_identify_request>:


fpc_result_t fpc_cmd_identify_request(fpc_id_type_t *id, uint16_t tag)
{
 8000aa8:	b590      	push	{r4, r7, lr}
 8000aaa:	b087      	sub	sp, #28
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	807b      	strh	r3, [r7, #2]
    fpc_result_t result = FPC_RESULT_OK;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_identify_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	881b      	ldrh	r3, [r3, #0]
 8000abc:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d00a      	beq.n	8000ada <fpc_cmd_identify_request+0x32>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	881b      	ldrh	r3, [r3, #0]
 8000ac8:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d004      	beq.n	8000ada <fpc_cmd_identify_request+0x32>
        fpc_sample_logf("Identify: Invalid parameter");
 8000ad0:	4816      	ldr	r0, [pc, #88]	@ (8000b2c <fpc_cmd_identify_request+0x84>)
 8000ad2:	f7ff fdf3 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000ada:	8afb      	ldrh	r3, [r7, #22]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d120      	bne.n	8000b22 <fpc_cmd_identify_request+0x7a>
        cmd_req.cmd.cmd_id = CMD_IDENTIFY;
 8000ae0:	2355      	movs	r3, #85	@ 0x55
 8000ae2:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000ae4:	2311      	movs	r3, #17
 8000ae6:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	881b      	ldrh	r3, [r3, #0]
 8000aec:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	885b      	ldrh	r3, [r3, #2]
 8000af2:	827b      	strh	r3, [r7, #18]
        cmd_req.tag = tag;
 8000af4:	887b      	ldrh	r3, [r7, #2]
 8000af6:	82bb      	strh	r3, [r7, #20]

        fpc_sample_logf(">>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
 8000af8:	887c      	ldrh	r4, [r7, #2]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	881b      	ldrh	r3, [r3, #0]
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff fe28 	bl	8000754 <get_id_type_str_>
 8000b04:	4602      	mov	r2, r0
            tag, get_id_type_str_(id->type), id->id);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
 8000b0a:	4621      	mov	r1, r4
 8000b0c:	4808      	ldr	r0, [pc, #32]	@ (8000b30 <fpc_cmd_identify_request+0x88>)
 8000b0e:	f7ff fdd5 	bl	80006bc <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_identify_request_t));
 8000b12:	f107 030c 	add.w	r3, r7, #12
 8000b16:	210a      	movs	r1, #10
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff ff2b 	bl	8000974 <fpc_send_request>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000b22:	8afb      	ldrh	r3, [r7, #22]
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	371c      	adds	r7, #28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd90      	pop	{r4, r7, pc}
 8000b2c:	08006050 	.word	0x08006050
 8000b30:	0800606c 	.word	0x0800606c

08000b34 <fpc_cmd_abort>:


fpc_result_t fpc_cmd_abort(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Abort Command Request has no payload */
    cmd.cmd_id = CMD_ABORT;
 8000b3e:	2352      	movs	r3, #82	@ 0x52
 8000b40:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000b42:	2311      	movs	r3, #17
 8000b44:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_ABORT");
 8000b46:	4807      	ldr	r0, [pc, #28]	@ (8000b64 <fpc_cmd_abort+0x30>)
 8000b48:	f7ff fdb8 	bl	80006bc <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000b4c:	463b      	mov	r3, r7
 8000b4e:	2104      	movs	r1, #4
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff ff0f 	bl	8000974 <fpc_send_request>
 8000b56:	4603      	mov	r3, r0
 8000b58:	80fb      	strh	r3, [r7, #6]

    return result;
 8000b5a:	88fb      	ldrh	r3, [r7, #6]
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	0800609c 	.word	0x0800609c

08000b68 <fpc_cmd_list_templates_request>:


fpc_result_t fpc_cmd_list_templates_request(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* List Template Command Request has no payload */
    cmd.cmd_id = CMD_LIST_TEMPLATES;
 8000b72:	2360      	movs	r3, #96	@ 0x60
 8000b74:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000b76:	2311      	movs	r3, #17
 8000b78:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_LIST_TEMPLATES");
 8000b7a:	4807      	ldr	r0, [pc, #28]	@ (8000b98 <fpc_cmd_list_templates_request+0x30>)
 8000b7c:	f7ff fd9e 	bl	80006bc <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000b80:	463b      	mov	r3, r7
 8000b82:	2104      	movs	r1, #4
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff fef5 	bl	8000974 <fpc_send_request>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	80fb      	strh	r3, [r7, #6]

    return result;
 8000b8e:	88fb      	ldrh	r3, [r7, #6]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	080060ac 	.word	0x080060ac

08000b9c <fpc_cmd_delete_template_request>:


fpc_result_t fpc_cmd_delete_template_request(fpc_id_type_t *id)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_delete_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d00a      	beq.n	8000bca <fpc_cmd_delete_template_request+0x2e>
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	881b      	ldrh	r3, [r3, #0]
 8000bb8:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d004      	beq.n	8000bca <fpc_cmd_delete_template_request+0x2e>
        fpc_sample_logf("Delete Tpl: Invalid parameter");
 8000bc0:	4815      	ldr	r0, [pc, #84]	@ (8000c18 <fpc_cmd_delete_template_request+0x7c>)
 8000bc2:	f7ff fd7b 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000bc6:	230c      	movs	r3, #12
 8000bc8:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000bca:	8afb      	ldrh	r3, [r7, #22]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d11d      	bne.n	8000c0c <fpc_cmd_delete_template_request+0x70>
        cmd_req.cmd.cmd_id = CMD_DELETE_TEMPLATE;
 8000bd0:	2361      	movs	r3, #97	@ 0x61
 8000bd2:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000bd4:	2311      	movs	r3, #17
 8000bd6:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	881b      	ldrh	r3, [r3, #0]
 8000bdc:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	885b      	ldrh	r3, [r3, #2]
 8000be2:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf(">>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	881b      	ldrh	r3, [r3, #0]
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff fdb3 	bl	8000754 <get_id_type_str_>
 8000bee:	4601      	mov	r1, r0
            get_id_type_str_(id->type), id->id);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4809      	ldr	r0, [pc, #36]	@ (8000c1c <fpc_cmd_delete_template_request+0x80>)
 8000bf8:	f7ff fd60 	bl	80006bc <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_template_delete_request_t));
 8000bfc:	f107 030c 	add.w	r3, r7, #12
 8000c00:	2108      	movs	r1, #8
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff feb6 	bl	8000974 <fpc_send_request>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000c0c:	8afb      	ldrh	r3, [r7, #22]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3718      	adds	r7, #24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	080060c4 	.word	0x080060c4
 8000c1c:	080060e4 	.word	0x080060e4

08000c20 <parse_cmd_status>:


/* Command Responses / Events */

static fpc_result_t parse_cmd_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_status_response_t *status;

    status = (fpc_cmd_status_response_t*)cmd_hdr;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000c32:	68bb      	ldr	r3, [r7, #8]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d104      	bne.n	8000c42 <parse_cmd_status+0x22>
        fpc_sample_logf("CMD_STATUS: Invalid parameter");
 8000c38:	4826      	ldr	r0, [pc, #152]	@ (8000cd4 <parse_cmd_status+0xb4>)
 8000c3a:	f7ff fd3f 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000c3e:	230c      	movs	r3, #12
 8000c40:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000c42:	89fb      	ldrh	r3, [r7, #14]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d109      	bne.n	8000c5c <parse_cmd_status+0x3c>
        if (size != sizeof(fpc_cmd_status_response_t)) {
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	2b0c      	cmp	r3, #12
 8000c4c:	d006      	beq.n	8000c5c <parse_cmd_status+0x3c>
            fpc_sample_logf("CMD_STATUS invalid size (%d vs %d)", size,
 8000c4e:	220c      	movs	r2, #12
 8000c50:	6839      	ldr	r1, [r7, #0]
 8000c52:	4821      	ldr	r0, [pc, #132]	@ (8000cd8 <parse_cmd_status+0xb8>)
 8000c54:	f7ff fd32 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000c58:	230c      	movs	r3, #12
 8000c5a:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000c5c:	89fb      	ldrh	r3, [r7, #14]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d117      	bne.n	8000c92 <parse_cmd_status+0x72>
        fpc_sample_logf("CMD_STATUS.event = %s (%04X)",
 8000c62:	68bb      	ldr	r3, [r7, #8]
 8000c64:	889b      	ldrh	r3, [r3, #4]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff fdac 	bl	80007c4 <get_event_str_>
 8000c6c:	4601      	mov	r1, r0
            get_event_str_(status->event), status->event);
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_STATUS.event = %s (%04X)",
 8000c72:	461a      	mov	r2, r3
 8000c74:	4819      	ldr	r0, [pc, #100]	@ (8000cdc <parse_cmd_status+0xbc>)
 8000c76:	f7ff fd21 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_STATUS.state = %04X", status->state);
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	88db      	ldrh	r3, [r3, #6]
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4817      	ldr	r0, [pc, #92]	@ (8000ce0 <parse_cmd_status+0xc0>)
 8000c82:	f7ff fd1b 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_STATUS.error = %d", status->app_fail_code);
 8000c86:	68bb      	ldr	r3, [r7, #8]
 8000c88:	891b      	ldrh	r3, [r3, #8]
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4815      	ldr	r0, [pc, #84]	@ (8000ce4 <parse_cmd_status+0xc4>)
 8000c8e:	f7ff fd15 	bl	80006bc <fpc_sample_logf>
    }

    if ((status->app_fail_code != 0) && cmd_callbacks.on_error) {
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	891b      	ldrh	r3, [r3, #8]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d00a      	beq.n	8000cb0 <parse_cmd_status+0x90>
 8000c9a:	4b13      	ldr	r3, [pc, #76]	@ (8000ce8 <parse_cmd_status+0xc8>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d006      	beq.n	8000cb0 <parse_cmd_status+0x90>
        cmd_callbacks.on_error(status->app_fail_code);
 8000ca2:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <parse_cmd_status+0xc8>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	8912      	ldrh	r2, [r2, #8]
 8000caa:	4610      	mov	r0, r2
 8000cac:	4798      	blx	r3
 8000cae:	e00b      	b.n	8000cc8 <parse_cmd_status+0xa8>
    }
    else if (cmd_callbacks.on_status) {
 8000cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce8 <parse_cmd_status+0xc8>)
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d007      	beq.n	8000cc8 <parse_cmd_status+0xa8>
        cmd_callbacks.on_status(status->event, status->state);
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce8 <parse_cmd_status+0xc8>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	68ba      	ldr	r2, [r7, #8]
 8000cbe:	8890      	ldrh	r0, [r2, #4]
 8000cc0:	68ba      	ldr	r2, [r7, #8]
 8000cc2:	88d2      	ldrh	r2, [r2, #6]
 8000cc4:	4611      	mov	r1, r2
 8000cc6:	4798      	blx	r3
    }

    return result;
 8000cc8:	89fb      	ldrh	r3, [r7, #14]
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3710      	adds	r7, #16
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	0800627c 	.word	0x0800627c
 8000cd8:	0800629c 	.word	0x0800629c
 8000cdc:	080062c0 	.word	0x080062c0
 8000ce0:	080062e0 	.word	0x080062e0
 8000ce4:	080062f8 	.word	0x080062f8
 8000ce8:	200000fc 	.word	0x200000fc

08000cec <parse_cmd_version>:


static fpc_result_t parse_cmd_version(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_version_response_t *ver;
    size_t full_size = 0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	613b      	str	r3, [r7, #16]

    ver = (fpc_cmd_version_response_t*)cmd_hdr;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	60fb      	str	r3, [r7, #12]

    if (!ver) {
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d104      	bne.n	8000d12 <parse_cmd_version+0x26>
        fpc_sample_logf("CMD_VERSION: Invalid parameter");
 8000d08:	4824      	ldr	r0, [pc, #144]	@ (8000d9c <parse_cmd_version+0xb0>)
 8000d0a:	f7ff fcd7 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000d0e:	230c      	movs	r3, #12
 8000d10:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000d12:	8afb      	ldrh	r3, [r7, #22]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d10e      	bne.n	8000d36 <parse_cmd_version+0x4a>
        /* The full size of the command must include the length of the
           version string (unset array) */
        full_size = sizeof(fpc_cmd_version_response_t) +
            ver->version_str_len;
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	8a5b      	ldrh	r3, [r3, #18]
        full_size = sizeof(fpc_cmd_version_response_t) +
 8000d1c:	3314      	adds	r3, #20
 8000d1e:	613b      	str	r3, [r7, #16]

        if (size != full_size) {
 8000d20:	683a      	ldr	r2, [r7, #0]
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d006      	beq.n	8000d36 <parse_cmd_version+0x4a>
            fpc_sample_logf("CMD_VERSION invalid size (%d vs %d)", size, full_size);
 8000d28:	693a      	ldr	r2, [r7, #16]
 8000d2a:	6839      	ldr	r1, [r7, #0]
 8000d2c:	481c      	ldr	r0, [pc, #112]	@ (8000da0 <parse_cmd_version+0xb4>)
 8000d2e:	f7ff fcc5 	bl	80006bc <fpc_sample_logf>
            result = FPC_RESULT_INVALID_PARAM;
 8000d32:	230c      	movs	r3, #12
 8000d34:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000d36:	8afb      	ldrh	r3, [r7, #22]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d120      	bne.n	8000d7e <parse_cmd_version+0x92>
        fpc_sample_logf("CMD_VERSION.fw_id = %d", ver->fw_id);
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	7c1b      	ldrb	r3, [r3, #16]
 8000d40:	4619      	mov	r1, r3
 8000d42:	4818      	ldr	r0, [pc, #96]	@ (8000da4 <parse_cmd_version+0xb8>)
 8000d44:	f7ff fcba 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.unique_id = %08X %08X %08X",
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	6859      	ldr	r1, [r3, #4]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	689a      	ldr	r2, [r3, #8]
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	4814      	ldr	r0, [pc, #80]	@ (8000da8 <parse_cmd_version+0xbc>)
 8000d56:	f7ff fcb1 	bl	80006bc <fpc_sample_logf>
            ver->mcu_unique_id[0],
            ver->mcu_unique_id[1],
            ver->mcu_unique_id[2]);
        fpc_sample_logf("CMD_VERSION.fuse_level = %d", ver->fw_fuse_level);
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	7c5b      	ldrb	r3, [r3, #17]
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4812      	ldr	r0, [pc, #72]	@ (8000dac <parse_cmd_version+0xc0>)
 8000d62:	f7ff fcab 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.version_str_len = %d", ver->version_str_len);
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	8a5b      	ldrh	r3, [r3, #18]
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4810      	ldr	r0, [pc, #64]	@ (8000db0 <parse_cmd_version+0xc4>)
 8000d6e:	f7ff fca5 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.version = %s", ver->version_str);
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	3314      	adds	r3, #20
 8000d76:	4619      	mov	r1, r3
 8000d78:	480e      	ldr	r0, [pc, #56]	@ (8000db4 <parse_cmd_version+0xc8>)
 8000d7a:	f7ff fc9f 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_version) {
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <parse_cmd_version+0xcc>)
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d005      	beq.n	8000d92 <parse_cmd_version+0xa6>
        cmd_callbacks.on_version(ver->version_str);
 8000d86:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <parse_cmd_version+0xcc>)
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	68fa      	ldr	r2, [r7, #12]
 8000d8c:	3214      	adds	r2, #20
 8000d8e:	4610      	mov	r0, r2
 8000d90:	4798      	blx	r3
    }

    return result;
 8000d92:	8afb      	ldrh	r3, [r7, #22]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	08006310 	.word	0x08006310
 8000da0:	08006330 	.word	0x08006330
 8000da4:	08006354 	.word	0x08006354
 8000da8:	0800636c 	.word	0x0800636c
 8000dac:	08006394 	.word	0x08006394
 8000db0:	080063b0 	.word	0x080063b0
 8000db4:	080063d4 	.word	0x080063d4
 8000db8:	200000fc 	.word	0x200000fc

08000dbc <parse_cmd_enroll_status>:


static fpc_result_t parse_cmd_enroll_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_enroll_status_response_t *status;

    status = (fpc_cmd_enroll_status_response_t*)cmd_hdr;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d104      	bne.n	8000dde <parse_cmd_enroll_status+0x22>
        fpc_sample_logf("CMD_ENROLL: Invalid parameter");
 8000dd4:	481d      	ldr	r0, [pc, #116]	@ (8000e4c <parse_cmd_enroll_status+0x90>)
 8000dd6:	f7ff fc71 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000dda:	230c      	movs	r3, #12
 8000ddc:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000dde:	89fb      	ldrh	r3, [r7, #14]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d109      	bne.n	8000df8 <parse_cmd_enroll_status+0x3c>
        if (size != sizeof(fpc_cmd_enroll_status_response_t)) {
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	2b08      	cmp	r3, #8
 8000de8:	d006      	beq.n	8000df8 <parse_cmd_enroll_status+0x3c>
            fpc_sample_logf("CMD_ENROLL invalid size (%d vs %d)", size,
 8000dea:	2208      	movs	r2, #8
 8000dec:	6839      	ldr	r1, [r7, #0]
 8000dee:	4818      	ldr	r0, [pc, #96]	@ (8000e50 <parse_cmd_enroll_status+0x94>)
 8000df0:	f7ff fc64 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_enroll_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000df4:	230c      	movs	r3, #12
 8000df6:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000df8:	89fb      	ldrh	r3, [r7, #14]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d115      	bne.n	8000e2a <parse_cmd_enroll_status+0x6e>
        fpc_sample_logf("CMD_ENROLL.id = %d", status->id);
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	889b      	ldrh	r3, [r3, #4]
 8000e02:	4619      	mov	r1, r3
 8000e04:	4813      	ldr	r0, [pc, #76]	@ (8000e54 <parse_cmd_enroll_status+0x98>)
 8000e06:	f7ff fc59 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_ENROLL.feedback = %s",
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	799b      	ldrb	r3, [r3, #6]
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff fd14 	bl	800083c <get_enroll_feedback_str_>
 8000e14:	4603      	mov	r3, r0
 8000e16:	4619      	mov	r1, r3
 8000e18:	480f      	ldr	r0, [pc, #60]	@ (8000e58 <parse_cmd_enroll_status+0x9c>)
 8000e1a:	f7ff fc4f 	bl	80006bc <fpc_sample_logf>
            get_enroll_feedback_str_(status->feedback));
        fpc_sample_logf("CMD_ENROLL.samples_remaining = %d", status->samples_remaining);
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	79db      	ldrb	r3, [r3, #7]
 8000e22:	4619      	mov	r1, r3
 8000e24:	480d      	ldr	r0, [pc, #52]	@ (8000e5c <parse_cmd_enroll_status+0xa0>)
 8000e26:	f7ff fc49 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_enroll) {
 8000e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e60 <parse_cmd_enroll_status+0xa4>)
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d007      	beq.n	8000e42 <parse_cmd_enroll_status+0x86>
        cmd_callbacks.on_enroll(status->feedback, status->samples_remaining);
 8000e32:	4b0b      	ldr	r3, [pc, #44]	@ (8000e60 <parse_cmd_enroll_status+0xa4>)
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	68ba      	ldr	r2, [r7, #8]
 8000e38:	7990      	ldrb	r0, [r2, #6]
 8000e3a:	68ba      	ldr	r2, [r7, #8]
 8000e3c:	79d2      	ldrb	r2, [r2, #7]
 8000e3e:	4611      	mov	r1, r2
 8000e40:	4798      	blx	r3
    }

    return result;
 8000e42:	89fb      	ldrh	r3, [r7, #14]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3710      	adds	r7, #16
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	080063f0 	.word	0x080063f0
 8000e50:	08006410 	.word	0x08006410
 8000e54:	08006434 	.word	0x08006434
 8000e58:	08006448 	.word	0x08006448
 8000e5c:	08006464 	.word	0x08006464
 8000e60:	200000fc 	.word	0x200000fc

08000e64 <parse_cmd_identify>:


static fpc_result_t parse_cmd_identify(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_identify_status_response_t *id_res;

    id_res = (fpc_cmd_identify_status_response_t*)cmd_hdr;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	60bb      	str	r3, [r7, #8]

    if (!id_res) {
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d104      	bne.n	8000e86 <parse_cmd_identify+0x22>
        fpc_sample_logf("CMD_IDENTIFY: Invalid parameter");
 8000e7c:	4829      	ldr	r0, [pc, #164]	@ (8000f24 <parse_cmd_identify+0xc0>)
 8000e7e:	f7ff fc1d 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000e82:	230c      	movs	r3, #12
 8000e84:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000e86:	89fb      	ldrh	r3, [r7, #14]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d109      	bne.n	8000ea0 <parse_cmd_identify+0x3c>
        if (size != sizeof(fpc_cmd_identify_status_response_t)) {
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	2b0c      	cmp	r3, #12
 8000e90:	d006      	beq.n	8000ea0 <parse_cmd_identify+0x3c>
            fpc_sample_logf("CMD_IDENTIFY invalid size (%d vs %d)", size,
 8000e92:	220c      	movs	r2, #12
 8000e94:	6839      	ldr	r1, [r7, #0]
 8000e96:	4824      	ldr	r0, [pc, #144]	@ (8000f28 <parse_cmd_identify+0xc4>)
 8000e98:	f7ff fc10 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_identify_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000e9c:	230c      	movs	r3, #12
 8000e9e:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000ea0:	89fb      	ldrh	r3, [r7, #14]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d124      	bne.n	8000ef0 <parse_cmd_identify+0x8c>
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
            (id_res->match == IDENTIFY_RESULT_MATCH) ? "MATCH" : "No Match", id_res->match);
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
 8000eaa:	f246 12ec 	movw	r2, #25068	@ 0x61ec
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d101      	bne.n	8000eb6 <parse_cmd_identify+0x52>
 8000eb2:	491e      	ldr	r1, [pc, #120]	@ (8000f2c <parse_cmd_identify+0xc8>)
 8000eb4:	e000      	b.n	8000eb8 <parse_cmd_identify+0x54>
 8000eb6:	491e      	ldr	r1, [pc, #120]	@ (8000f30 <parse_cmd_identify+0xcc>)
            (id_res->match == IDENTIFY_RESULT_MATCH) ? "MATCH" : "No Match", id_res->match);
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	481d      	ldr	r0, [pc, #116]	@ (8000f34 <parse_cmd_identify+0xd0>)
 8000ec0:	f7ff fbfc 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.id_type = %s", get_id_type_str_(id_res->tpl_id.type));
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	88db      	ldrh	r3, [r3, #6]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff fc43 	bl	8000754 <get_id_type_str_>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4819      	ldr	r0, [pc, #100]	@ (8000f38 <parse_cmd_identify+0xd4>)
 8000ed4:	f7ff fbf2 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.id = %d", id_res->tpl_id.id);
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	891b      	ldrh	r3, [r3, #8]
 8000edc:	4619      	mov	r1, r3
 8000ede:	4817      	ldr	r0, [pc, #92]	@ (8000f3c <parse_cmd_identify+0xd8>)
 8000ee0:	f7ff fbec 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.tag = %d", id_res->tag);
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	895b      	ldrh	r3, [r3, #10]
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4815      	ldr	r0, [pc, #84]	@ (8000f40 <parse_cmd_identify+0xdc>)
 8000eec:	f7ff fbe6 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_identify) {
 8000ef0:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <parse_cmd_identify+0xe0>)
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d00f      	beq.n	8000f18 <parse_cmd_identify+0xb4>
        cmd_callbacks.on_identify(id_res->match == IDENTIFY_RESULT_MATCH, id_res->tpl_id.id);
 8000ef8:	4b12      	ldr	r3, [pc, #72]	@ (8000f44 <parse_cmd_identify+0xe0>)
 8000efa:	691b      	ldr	r3, [r3, #16]
 8000efc:	68ba      	ldr	r2, [r7, #8]
 8000efe:	8892      	ldrh	r2, [r2, #4]
 8000f00:	f246 11ec 	movw	r1, #25068	@ 0x61ec
 8000f04:	428a      	cmp	r2, r1
 8000f06:	bf0c      	ite	eq
 8000f08:	2201      	moveq	r2, #1
 8000f0a:	2200      	movne	r2, #0
 8000f0c:	b2d2      	uxtb	r2, r2
 8000f0e:	4610      	mov	r0, r2
 8000f10:	68ba      	ldr	r2, [r7, #8]
 8000f12:	8912      	ldrh	r2, [r2, #8]
 8000f14:	4611      	mov	r1, r2
 8000f16:	4798      	blx	r3
    }

    return result;
 8000f18:	89fb      	ldrh	r3, [r7, #14]
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	08006488 	.word	0x08006488
 8000f28:	080064a8 	.word	0x080064a8
 8000f2c:	080064d0 	.word	0x080064d0
 8000f30:	080064d8 	.word	0x080064d8
 8000f34:	080064e4 	.word	0x080064e4
 8000f38:	08006508 	.word	0x08006508
 8000f3c:	08006524 	.word	0x08006524
 8000f40:	0800653c 	.word	0x0800653c
 8000f44:	200000fc 	.word	0x200000fc

08000f48 <parse_cmd_list_templates>:


static fpc_result_t parse_cmd_list_templates(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000f52:	2300      	movs	r3, #0
 8000f54:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_info_response_t *list;
    size_t total_pl_size = 0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	613b      	str	r3, [r7, #16]
    uint16_t i;

    list = (fpc_cmd_template_info_response_t*)cmd_hdr;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	60fb      	str	r3, [r7, #12]

    if (!list) {
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d104      	bne.n	8000f6e <parse_cmd_list_templates+0x26>
        fpc_sample_logf("CMD_LIST_TEMPLATES: Invalid parameter");
 8000f64:	4823      	ldr	r0, [pc, #140]	@ (8000ff4 <parse_cmd_list_templates+0xac>)
 8000f66:	f7ff fba9 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000f6a:	230c      	movs	r3, #12
 8000f6c:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000f6e:	8afb      	ldrh	r3, [r7, #22]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d10f      	bne.n	8000f94 <parse_cmd_list_templates+0x4c>
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
            (sizeof(uint16_t) * list->number_of_templates);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	889b      	ldrh	r3, [r3, #4]
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
 8000f78:	3303      	adds	r3, #3
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	613b      	str	r3, [r7, #16]

        if (size != total_pl_size) {
 8000f7e:	683a      	ldr	r2, [r7, #0]
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d006      	beq.n	8000f94 <parse_cmd_list_templates+0x4c>
            fpc_sample_logf("CMD_LIST_TEMPLATES invalid size (%d vs %d)", size,
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	6839      	ldr	r1, [r7, #0]
 8000f8a:	481b      	ldr	r0, [pc, #108]	@ (8000ff8 <parse_cmd_list_templates+0xb0>)
 8000f8c:	f7ff fb96 	bl	80006bc <fpc_sample_logf>
                total_pl_size);
            result = FPC_RESULT_INVALID_PARAM;
 8000f90:	230c      	movs	r3, #12
 8000f92:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000f94:	8afb      	ldrh	r3, [r7, #22]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d119      	bne.n	8000fce <parse_cmd_list_templates+0x86>
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d",
            list->number_of_templates);
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d",
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4816      	ldr	r0, [pc, #88]	@ (8000ffc <parse_cmd_list_templates+0xb4>)
 8000fa2:	f7ff fb8b 	bl	80006bc <fpc_sample_logf>

        for (i = 0; i < list->number_of_templates; i++) {
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	82bb      	strh	r3, [r7, #20]
 8000faa:	e00b      	b.n	8000fc4 <parse_cmd_list_templates+0x7c>
            fpc_sample_logf("CMD_LIST_TEMPLATES.id = %d", list->template_id_list[i]);
 8000fac:	8abb      	ldrh	r3, [r7, #20]
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	4413      	add	r3, r2
 8000fb4:	88db      	ldrh	r3, [r3, #6]
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4811      	ldr	r0, [pc, #68]	@ (8001000 <parse_cmd_list_templates+0xb8>)
 8000fba:	f7ff fb7f 	bl	80006bc <fpc_sample_logf>
        for (i = 0; i < list->number_of_templates; i++) {
 8000fbe:	8abb      	ldrh	r3, [r7, #20]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	82bb      	strh	r3, [r7, #20]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	889b      	ldrh	r3, [r3, #4]
 8000fc8:	8aba      	ldrh	r2, [r7, #20]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d3ee      	bcc.n	8000fac <parse_cmd_list_templates+0x64>
        }
    }

    if (cmd_callbacks.on_list_templates) {
 8000fce:	4b0d      	ldr	r3, [pc, #52]	@ (8001004 <parse_cmd_list_templates+0xbc>)
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d008      	beq.n	8000fe8 <parse_cmd_list_templates+0xa0>
        cmd_callbacks.on_list_templates(list->number_of_templates, list->template_id_list);
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <parse_cmd_list_templates+0xbc>)
 8000fd8:	695b      	ldr	r3, [r3, #20]
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	8892      	ldrh	r2, [r2, #4]
 8000fde:	4610      	mov	r0, r2
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	3206      	adds	r2, #6
 8000fe4:	4611      	mov	r1, r2
 8000fe6:	4798      	blx	r3
    }

    return result;
 8000fe8:	8afb      	ldrh	r3, [r7, #22]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3718      	adds	r7, #24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	08006554 	.word	0x08006554
 8000ff8:	0800657c 	.word	0x0800657c
 8000ffc:	080065a8 	.word	0x080065a8
 8001000:	080065cc 	.word	0x080065cc
 8001004:	200000fc 	.word	0x200000fc

08001008 <parse_cmd_navigation_event>:


static fpc_result_t parse_cmd_navigation_event(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8001012:	2300      	movs	r3, #0
 8001014:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_navigation_status_event_t *cmd_nav = (fpc_cmd_navigation_status_event_t*)cmd_hdr;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	60bb      	str	r3, [r7, #8]

    if (!cmd_nav) {
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d104      	bne.n	800102a <parse_cmd_navigation_event+0x22>
        fpc_sample_logf("CMD_NAVIGATION: Invalid parameter");
 8001020:	4817      	ldr	r0, [pc, #92]	@ (8001080 <parse_cmd_navigation_event+0x78>)
 8001022:	f7ff fb4b 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8001026:	230c      	movs	r3, #12
 8001028:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800102a:	89fb      	ldrh	r3, [r7, #14]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d109      	bne.n	8001044 <parse_cmd_navigation_event+0x3c>
        if (size != sizeof(fpc_cmd_navigation_status_event_t)) {
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	2b08      	cmp	r3, #8
 8001034:	d006      	beq.n	8001044 <parse_cmd_navigation_event+0x3c>
            fpc_sample_logf("CMD_NAVIGATION invalid size (%d vs %d)", size,
 8001036:	2208      	movs	r2, #8
 8001038:	6839      	ldr	r1, [r7, #0]
 800103a:	4812      	ldr	r0, [pc, #72]	@ (8001084 <parse_cmd_navigation_event+0x7c>)
 800103c:	f7ff fb3e 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_navigation_status_event_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001040:	230c      	movs	r3, #12
 8001042:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001044:	89fb      	ldrh	r3, [r7, #14]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d10a      	bne.n	8001060 <parse_cmd_navigation_event+0x58>
        fpc_sample_logf("CMD_NAVIGATION.gesture = %s", get_gesture_str_(cmd_nav->gesture));
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	889b      	ldrh	r3, [r3, #4]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff fc33 	bl	80008bc <get_gesture_str_>
 8001056:	4603      	mov	r3, r0
 8001058:	4619      	mov	r1, r3
 800105a:	480b      	ldr	r0, [pc, #44]	@ (8001088 <parse_cmd_navigation_event+0x80>)
 800105c:	f7ff fb2e 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_navigation) {
 8001060:	4b0a      	ldr	r3, [pc, #40]	@ (800108c <parse_cmd_navigation_event+0x84>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d005      	beq.n	8001074 <parse_cmd_navigation_event+0x6c>
        cmd_callbacks.on_navigation(cmd_nav->gesture);
 8001068:	4b08      	ldr	r3, [pc, #32]	@ (800108c <parse_cmd_navigation_event+0x84>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	68ba      	ldr	r2, [r7, #8]
 800106e:	8892      	ldrh	r2, [r2, #4]
 8001070:	4610      	mov	r0, r2
 8001072:	4798      	blx	r3
    }

    return result;
 8001074:	89fb      	ldrh	r3, [r7, #14]
}
 8001076:	4618      	mov	r0, r3
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	080065e8 	.word	0x080065e8
 8001084:	0800660c 	.word	0x0800660c
 8001088:	08006634 	.word	0x08006634
 800108c:	200000fc 	.word	0x200000fc

08001090 <parse_cmd_gpio_control>:


static fpc_result_t parse_cmd_gpio_control(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800109a:	2300      	movs	r3, #0
 800109c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_pinctrl_gpio_response_t *cmd_rsp = (fpc_cmd_pinctrl_gpio_response_t*)cmd_hdr;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d104      	bne.n	80010b2 <parse_cmd_gpio_control+0x22>
        fpc_sample_logf("CMD_GPIO_CONTROL: Invalid parameter");
 80010a8:	4816      	ldr	r0, [pc, #88]	@ (8001104 <parse_cmd_gpio_control+0x74>)
 80010aa:	f7ff fb07 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 80010ae:	230c      	movs	r3, #12
 80010b0:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80010b2:	89fb      	ldrh	r3, [r7, #14]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d109      	bne.n	80010cc <parse_cmd_gpio_control+0x3c>
        if (size != sizeof(fpc_cmd_pinctrl_gpio_response_t)) {
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	2b06      	cmp	r3, #6
 80010bc:	d006      	beq.n	80010cc <parse_cmd_gpio_control+0x3c>
            fpc_sample_logf("CMD_GPIO_CONTROL invalid size (%d vs %d)", size,
 80010be:	2206      	movs	r2, #6
 80010c0:	6839      	ldr	r1, [r7, #0]
 80010c2:	4811      	ldr	r0, [pc, #68]	@ (8001108 <parse_cmd_gpio_control+0x78>)
 80010c4:	f7ff fafa 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 80010c8:	230c      	movs	r3, #12
 80010ca:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80010cc:	89fb      	ldrh	r3, [r7, #14]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d109      	bne.n	80010e6 <parse_cmd_gpio_control+0x56>
        fpc_sample_logf("CMD_GPIO_CONTROL.state = %s", get_gpio_state_str_(cmd_rsp->state));
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	791b      	ldrb	r3, [r3, #4]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fc30 	bl	800093c <get_gpio_state_str_>
 80010dc:	4603      	mov	r3, r0
 80010de:	4619      	mov	r1, r3
 80010e0:	480a      	ldr	r0, [pc, #40]	@ (800110c <parse_cmd_gpio_control+0x7c>)
 80010e2:	f7ff faeb 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_gpio_control) {
 80010e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001110 <parse_cmd_gpio_control+0x80>)
 80010e8:	69db      	ldr	r3, [r3, #28]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d005      	beq.n	80010fa <parse_cmd_gpio_control+0x6a>
        cmd_callbacks.on_gpio_control(cmd_rsp->state);
 80010ee:	4b08      	ldr	r3, [pc, #32]	@ (8001110 <parse_cmd_gpio_control+0x80>)
 80010f0:	69db      	ldr	r3, [r3, #28]
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	7912      	ldrb	r2, [r2, #4]
 80010f6:	4610      	mov	r0, r2
 80010f8:	4798      	blx	r3
    }

    return result;
 80010fa:	89fb      	ldrh	r3, [r7, #14]
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	08006650 	.word	0x08006650
 8001108:	08006674 	.word	0x08006674
 800110c:	080066a0 	.word	0x080066a0
 8001110:	200000fc 	.word	0x200000fc

08001114 <parse_cmd_get_system_config>:


static fpc_result_t parse_cmd_get_system_config(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800111e:	2300      	movs	r3, #0
 8001120:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_get_config_response_t *cmd_cfg = (fpc_cmd_get_config_response_t*)cmd_hdr;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	60bb      	str	r3, [r7, #8]

    if (!cmd_cfg) {
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d104      	bne.n	8001136 <parse_cmd_get_system_config+0x22>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG: Invalid parameter");
 800112c:	483c      	ldr	r0, [pc, #240]	@ (8001220 <parse_cmd_get_system_config+0x10c>)
 800112e:	f7ff fac5 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8001132:	230c      	movs	r3, #12
 8001134:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001136:	89fb      	ldrh	r3, [r7, #14]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d109      	bne.n	8001150 <parse_cmd_get_system_config+0x3c>
        if (size < sizeof(fpc_cmd_get_config_response_t)) {
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	2b17      	cmp	r3, #23
 8001140:	d806      	bhi.n	8001150 <parse_cmd_get_system_config+0x3c>
            fpc_sample_logf("CMD_GET_SYSTEM_CONFIG invalid size (%d vs %d)", size,
 8001142:	2218      	movs	r2, #24
 8001144:	6839      	ldr	r1, [r7, #0]
 8001146:	4837      	ldr	r0, [pc, #220]	@ (8001224 <parse_cmd_get_system_config+0x110>)
 8001148:	f7ff fab8 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_get_config_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 800114c:	230c      	movs	r3, #12
 800114e:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001150:	89fb      	ldrh	r3, [r7, #14]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d155      	bne.n	8001202 <parse_cmd_get_system_config+0xee>
        fpc_sample_logf("%s Config:", cmd_cfg->config_type == 0 ? "Default" : "Custom");
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	889b      	ldrh	r3, [r3, #4]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <parse_cmd_get_system_config+0x4e>
 800115e:	4b32      	ldr	r3, [pc, #200]	@ (8001228 <parse_cmd_get_system_config+0x114>)
 8001160:	e000      	b.n	8001164 <parse_cmd_get_system_config+0x50>
 8001162:	4b32      	ldr	r3, [pc, #200]	@ (800122c <parse_cmd_get_system_config+0x118>)
 8001164:	4619      	mov	r1, r3
 8001166:	4832      	ldr	r0, [pc, #200]	@ (8001230 <parse_cmd_get_system_config+0x11c>)
 8001168:	f7ff faa8 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.ver = %d", cmd_cfg->cfg.version);
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	891b      	ldrh	r3, [r3, #8]
 8001170:	4619      	mov	r1, r3
 8001172:	4830      	ldr	r0, [pc, #192]	@ (8001234 <parse_cmd_get_system_config+0x120>)
 8001174:	f7ff faa2 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.sys_flags = %08X:", cmd_cfg->cfg.sys_flags);
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	4619      	mov	r1, r3
 800117e:	482e      	ldr	r0, [pc, #184]	@ (8001238 <parse_cmd_get_system_config+0x124>)
 8001180:	f7ff fa9c 	bl	80006bc <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_STATUS_EVT_AT_BOOT)
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	2b00      	cmp	r3, #0
 800118e:	d002      	beq.n	8001196 <parse_cmd_get_system_config+0x82>
            fpc_sample_logf(" - CFG_SYS_FLAG_STATUS_EVT_AT_BOOT");
 8001190:	482a      	ldr	r0, [pc, #168]	@ (800123c <parse_cmd_get_system_config+0x128>)
 8001192:	f7ff fa93 	bl	80006bc <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_UART_IN_STOP_MODE)
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	f003 0310 	and.w	r3, r3, #16
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d002      	beq.n	80011a8 <parse_cmd_get_system_config+0x94>
            fpc_sample_logf(" - CFG_SYS_FLAG_UART_IN_STOP_MODE");
 80011a2:	4827      	ldr	r0, [pc, #156]	@ (8001240 <parse_cmd_get_system_config+0x12c>)
 80011a4:	f7ff fa8a 	bl	80006bc <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_UART_IRQ_BEFORE_TX)
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	f003 0320 	and.w	r3, r3, #32
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <parse_cmd_get_system_config+0xa6>
            fpc_sample_logf(" - CFG_SYS_FLAG_UART_IRQ_BEFORE_TX");
 80011b4:	4823      	ldr	r0, [pc, #140]	@ (8001244 <parse_cmd_get_system_config+0x130>)
 80011b6:	f7ff fa81 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_irq_dly = %d ms",
            cmd_cfg->cfg.uart_delay_before_irq_ms);
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	7c1b      	ldrb	r3, [r3, #16]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_irq_dly = %d ms",
 80011be:	4619      	mov	r1, r3
 80011c0:	4821      	ldr	r0, [pc, #132]	@ (8001248 <parse_cmd_get_system_config+0x134>)
 80011c2:	f7ff fa7b 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_baudrate_idx = %d",
            cmd_cfg->cfg.uart_baudrate);
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	7c5b      	ldrb	r3, [r3, #17]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_baudrate_idx = %d",
 80011ca:	4619      	mov	r1, r3
 80011cc:	481f      	ldr	r0, [pc, #124]	@ (800124c <parse_cmd_get_system_config+0x138>)
 80011ce:	f7ff fa75 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.finger_scan_intv = %d ms",
            cmd_cfg->cfg.finger_scan_interval_ms);
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	895b      	ldrh	r3, [r3, #10]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.finger_scan_intv = %d ms",
 80011d6:	4619      	mov	r1, r3
 80011d8:	481d      	ldr	r0, [pc, #116]	@ (8001250 <parse_cmd_get_system_config+0x13c>)
 80011da:	f7ff fa6f 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_max_consecutive_fails = %d",
                 cmd_cfg->cfg.idfy_max_consecutive_fails);
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	7c9b      	ldrb	r3, [r3, #18]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_max_consecutive_fails = %d",
 80011e2:	4619      	mov	r1, r3
 80011e4:	481b      	ldr	r0, [pc, #108]	@ (8001254 <parse_cmd_get_system_config+0x140>)
 80011e6:	f7ff fa69 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_lockout_time_s = %d s",
            cmd_cfg->cfg.idfy_lockout_time_s);
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	7cdb      	ldrb	r3, [r3, #19]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_lockout_time_s = %d s",
 80011ee:	4619      	mov	r1, r3
 80011f0:	4819      	ldr	r0, [pc, #100]	@ (8001258 <parse_cmd_get_system_config+0x144>)
 80011f2:	f7ff fa63 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
                cmd_cfg->cfg.idle_time_before_sleep_ms);
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	8a9b      	ldrh	r3, [r3, #20]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
 80011fa:	4619      	mov	r1, r3
 80011fc:	4817      	ldr	r0, [pc, #92]	@ (800125c <parse_cmd_get_system_config+0x148>)
 80011fe:	f7ff fa5d 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_system_config_get) {
 8001202:	4b17      	ldr	r3, [pc, #92]	@ (8001260 <parse_cmd_get_system_config+0x14c>)
 8001204:	6a1b      	ldr	r3, [r3, #32]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d005      	beq.n	8001216 <parse_cmd_get_system_config+0x102>
        cmd_callbacks.on_system_config_get(&cmd_cfg->cfg);
 800120a:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <parse_cmd_get_system_config+0x14c>)
 800120c:	6a1b      	ldr	r3, [r3, #32]
 800120e:	68ba      	ldr	r2, [r7, #8]
 8001210:	3208      	adds	r2, #8
 8001212:	4610      	mov	r0, r2
 8001214:	4798      	blx	r3
    }

    return result;
 8001216:	89fb      	ldrh	r3, [r7, #14]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	080066bc 	.word	0x080066bc
 8001224:	080066e8 	.word	0x080066e8
 8001228:	08006718 	.word	0x08006718
 800122c:	08006720 	.word	0x08006720
 8001230:	08006728 	.word	0x08006728
 8001234:	08006734 	.word	0x08006734
 8001238:	08006754 	.word	0x08006754
 800123c:	0800677c 	.word	0x0800677c
 8001240:	080067a0 	.word	0x080067a0
 8001244:	080067c4 	.word	0x080067c4
 8001248:	080067e8 	.word	0x080067e8
 800124c:	08006814 	.word	0x08006814
 8001250:	08006844 	.word	0x08006844
 8001254:	08006874 	.word	0x08006874
 8001258:	080068ac 	.word	0x080068ac
 800125c:	080068e0 	.word	0x080068e0
 8001260:	200000fc 	.word	0x200000fc

08001264 <parse_cmd_bist>:


static fpc_result_t parse_cmd_bist(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800126e:	2300      	movs	r3, #0
 8001270:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_bist_response_t *cmd_rsp = (fpc_cmd_bist_response_t*)cmd_hdr;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d104      	bne.n	8001286 <parse_cmd_bist+0x22>
        fpc_sample_logf("CMD_BIST: Invalid parameter");
 800127c:	4817      	ldr	r0, [pc, #92]	@ (80012dc <parse_cmd_bist+0x78>)
 800127e:	f7ff fa1d 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8001282:	230c      	movs	r3, #12
 8001284:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001286:	89fb      	ldrh	r3, [r7, #14]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d109      	bne.n	80012a0 <parse_cmd_bist+0x3c>
        if (size < sizeof(fpc_cmd_bist_response_t)) {
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	2b07      	cmp	r3, #7
 8001290:	d806      	bhi.n	80012a0 <parse_cmd_bist+0x3c>
            fpc_sample_logf("CMD_BIST invalid size (%d vs %d)", size,
 8001292:	2206      	movs	r2, #6
 8001294:	6839      	ldr	r1, [r7, #0]
 8001296:	4812      	ldr	r0, [pc, #72]	@ (80012e0 <parse_cmd_bist+0x7c>)
 8001298:	f7ff fa10 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 800129c:	230c      	movs	r3, #12
 800129e:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80012a0:	89fb      	ldrh	r3, [r7, #14]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d10b      	bne.n	80012be <parse_cmd_bist+0x5a>
        fpc_sample_logf("CMD_BIST.sensor_test_result = %d", cmd_rsp->sensor_test_result);
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	889b      	ldrh	r3, [r3, #4]
 80012aa:	4619      	mov	r1, r3
 80012ac:	480d      	ldr	r0, [pc, #52]	@ (80012e4 <parse_cmd_bist+0x80>)
 80012ae:	f7ff fa05 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_BIST.test_verdict = %d", cmd_rsp->test_verdict);
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	88db      	ldrh	r3, [r3, #6]
 80012b6:	4619      	mov	r1, r3
 80012b8:	480b      	ldr	r0, [pc, #44]	@ (80012e8 <parse_cmd_bist+0x84>)
 80012ba:	f7ff f9ff 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_bist_done) {
 80012be:	4b0b      	ldr	r3, [pc, #44]	@ (80012ec <parse_cmd_bist+0x88>)
 80012c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d005      	beq.n	80012d2 <parse_cmd_bist+0x6e>
        cmd_callbacks.on_bist_done(cmd_rsp->test_verdict);
 80012c6:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <parse_cmd_bist+0x88>)
 80012c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	88d2      	ldrh	r2, [r2, #6]
 80012ce:	4610      	mov	r0, r2
 80012d0:	4798      	blx	r3
    }

    return result;
 80012d2:	89fb      	ldrh	r3, [r7, #14]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	08006918 	.word	0x08006918
 80012e0:	08006934 	.word	0x08006934
 80012e4:	08006958 	.word	0x08006958
 80012e8:	0800697c 	.word	0x0800697c
 80012ec:	200000fc 	.word	0x200000fc

080012f0 <parse_cmd>:


static fpc_result_t parse_cmd(uint8_t *frame_payload, size_t size)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80012fa:	2300      	movs	r3, #0
 80012fc:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_hdr_t *cmd_hdr;

    cmd_hdr = (fpc_cmd_hdr_t*)frame_payload;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	60bb      	str	r3, [r7, #8]

    if (!cmd_hdr) {
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d104      	bne.n	8001312 <parse_cmd+0x22>
        fpc_sample_logf("Parse Cmd: Invalid parameter");
 8001308:	4864      	ldr	r0, [pc, #400]	@ (800149c <parse_cmd+0x1ac>)
 800130a:	f7ff f9d7 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 800130e:	230c      	movs	r3, #12
 8001310:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001312:	89fb      	ldrh	r3, [r7, #14]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d10c      	bne.n	8001332 <parse_cmd+0x42>
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	885b      	ldrh	r3, [r3, #2]
 800131c:	2b13      	cmp	r3, #19
 800131e:	d008      	beq.n	8001332 <parse_cmd+0x42>
            cmd_hdr->type != FPC_FRAME_TYPE_CMD_RESPONSE) {
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	885b      	ldrh	r3, [r3, #2]
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 8001324:	2b12      	cmp	r3, #18
 8001326:	d004      	beq.n	8001332 <parse_cmd+0x42>
            fpc_sample_logf("Parse Cmd: Invalid parameter (type)");
 8001328:	485d      	ldr	r0, [pc, #372]	@ (80014a0 <parse_cmd+0x1b0>)
 800132a:	f7ff f9c7 	bl	80006bc <fpc_sample_logf>
            result = FPC_RESULT_INVALID_PARAM;
 800132e:	230c      	movs	r3, #12
 8001330:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001332:	89fb      	ldrh	r3, [r7, #14]
 8001334:	2b00      	cmp	r3, #0
 8001336:	f040 80ab 	bne.w	8001490 <parse_cmd+0x1a0>
        switch (cmd_hdr->cmd_id) {
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001342:	f000 808f 	beq.w	8001464 <parse_cmd+0x174>
 8001346:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800134a:	f300 809d 	bgt.w	8001488 <parse_cmd+0x198>
 800134e:	2b6a      	cmp	r3, #106	@ 0x6a
 8001350:	dc60      	bgt.n	8001414 <parse_cmd+0x124>
 8001352:	2b40      	cmp	r3, #64	@ 0x40
 8001354:	f2c0 8098 	blt.w	8001488 <parse_cmd+0x198>
 8001358:	3b40      	subs	r3, #64	@ 0x40
 800135a:	2b2a      	cmp	r3, #42	@ 0x2a
 800135c:	f200 8094 	bhi.w	8001488 <parse_cmd+0x198>
 8001360:	a201      	add	r2, pc, #4	@ (adr r2, 8001368 <parse_cmd+0x78>)
 8001362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001366:	bf00      	nop
 8001368:	0800141d 	.word	0x0800141d
 800136c:	08001429 	.word	0x08001429
 8001370:	08001489 	.word	0x08001489
 8001374:	08001489 	.word	0x08001489
 8001378:	0800147d 	.word	0x0800147d
 800137c:	08001489 	.word	0x08001489
 8001380:	08001489 	.word	0x08001489
 8001384:	08001489 	.word	0x08001489
 8001388:	08001489 	.word	0x08001489
 800138c:	08001489 	.word	0x08001489
 8001390:	08001489 	.word	0x08001489
 8001394:	08001489 	.word	0x08001489
 8001398:	08001489 	.word	0x08001489
 800139c:	08001489 	.word	0x08001489
 80013a0:	08001489 	.word	0x08001489
 80013a4:	08001489 	.word	0x08001489
 80013a8:	08001489 	.word	0x08001489
 80013ac:	08001489 	.word	0x08001489
 80013b0:	08001489 	.word	0x08001489
 80013b4:	08001489 	.word	0x08001489
 80013b8:	08001435 	.word	0x08001435
 80013bc:	08001441 	.word	0x08001441
 80013c0:	08001489 	.word	0x08001489
 80013c4:	08001489 	.word	0x08001489
 80013c8:	08001489 	.word	0x08001489
 80013cc:	08001489 	.word	0x08001489
 80013d0:	08001489 	.word	0x08001489
 80013d4:	08001489 	.word	0x08001489
 80013d8:	08001489 	.word	0x08001489
 80013dc:	08001489 	.word	0x08001489
 80013e0:	08001489 	.word	0x08001489
 80013e4:	08001489 	.word	0x08001489
 80013e8:	0800144d 	.word	0x0800144d
 80013ec:	08001489 	.word	0x08001489
 80013f0:	08001489 	.word	0x08001489
 80013f4:	08001489 	.word	0x08001489
 80013f8:	08001489 	.word	0x08001489
 80013fc:	08001489 	.word	0x08001489
 8001400:	08001489 	.word	0x08001489
 8001404:	08001489 	.word	0x08001489
 8001408:	08001489 	.word	0x08001489
 800140c:	08001489 	.word	0x08001489
 8001410:	08001471 	.word	0x08001471
 8001414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001418:	d01e      	beq.n	8001458 <parse_cmd+0x168>
 800141a:	e035      	b.n	8001488 <parse_cmd+0x198>
        case CMD_STATUS:
            return parse_cmd_status(cmd_hdr, size);
 800141c:	6839      	ldr	r1, [r7, #0]
 800141e:	68b8      	ldr	r0, [r7, #8]
 8001420:	f7ff fbfe 	bl	8000c20 <parse_cmd_status>
 8001424:	4603      	mov	r3, r0
 8001426:	e034      	b.n	8001492 <parse_cmd+0x1a2>
            break;
        case CMD_VERSION:
            return parse_cmd_version(cmd_hdr, size);
 8001428:	6839      	ldr	r1, [r7, #0]
 800142a:	68b8      	ldr	r0, [r7, #8]
 800142c:	f7ff fc5e 	bl	8000cec <parse_cmd_version>
 8001430:	4603      	mov	r3, r0
 8001432:	e02e      	b.n	8001492 <parse_cmd+0x1a2>
            break;
        case CMD_ENROLL:
            return parse_cmd_enroll_status(cmd_hdr, size);
 8001434:	6839      	ldr	r1, [r7, #0]
 8001436:	68b8      	ldr	r0, [r7, #8]
 8001438:	f7ff fcc0 	bl	8000dbc <parse_cmd_enroll_status>
 800143c:	4603      	mov	r3, r0
 800143e:	e028      	b.n	8001492 <parse_cmd+0x1a2>
            break;
        case CMD_IDENTIFY:
            return parse_cmd_identify(cmd_hdr, size);
 8001440:	6839      	ldr	r1, [r7, #0]
 8001442:	68b8      	ldr	r0, [r7, #8]
 8001444:	f7ff fd0e 	bl	8000e64 <parse_cmd_identify>
 8001448:	4603      	mov	r3, r0
 800144a:	e022      	b.n	8001492 <parse_cmd+0x1a2>
            break;
        case CMD_LIST_TEMPLATES:
            return parse_cmd_list_templates(cmd_hdr, size);
 800144c:	6839      	ldr	r1, [r7, #0]
 800144e:	68b8      	ldr	r0, [r7, #8]
 8001450:	f7ff fd7a 	bl	8000f48 <parse_cmd_list_templates>
 8001454:	4603      	mov	r3, r0
 8001456:	e01c      	b.n	8001492 <parse_cmd+0x1a2>
            break;
        case CMD_NAVIGATION:
            return parse_cmd_navigation_event(cmd_hdr, size);
 8001458:	6839      	ldr	r1, [r7, #0]
 800145a:	68b8      	ldr	r0, [r7, #8]
 800145c:	f7ff fdd4 	bl	8001008 <parse_cmd_navigation_event>
 8001460:	4603      	mov	r3, r0
 8001462:	e016      	b.n	8001492 <parse_cmd+0x1a2>
            break;
        case CMD_GPIO_CONTROL:
            return parse_cmd_gpio_control(cmd_hdr, size);
 8001464:	6839      	ldr	r1, [r7, #0]
 8001466:	68b8      	ldr	r0, [r7, #8]
 8001468:	f7ff fe12 	bl	8001090 <parse_cmd_gpio_control>
 800146c:	4603      	mov	r3, r0
 800146e:	e010      	b.n	8001492 <parse_cmd+0x1a2>
            break;
        case CMD_GET_SYSTEM_CONFIG:
            return parse_cmd_get_system_config(cmd_hdr, size);
 8001470:	6839      	ldr	r1, [r7, #0]
 8001472:	68b8      	ldr	r0, [r7, #8]
 8001474:	f7ff fe4e 	bl	8001114 <parse_cmd_get_system_config>
 8001478:	4603      	mov	r3, r0
 800147a:	e00a      	b.n	8001492 <parse_cmd+0x1a2>
            break;
        case CMD_BIST:
            return parse_cmd_bist(cmd_hdr, size);
 800147c:	6839      	ldr	r1, [r7, #0]
 800147e:	68b8      	ldr	r0, [r7, #8]
 8001480:	f7ff fef0 	bl	8001264 <parse_cmd_bist>
 8001484:	4603      	mov	r3, r0
 8001486:	e004      	b.n	8001492 <parse_cmd+0x1a2>
            break;
        default:
            fpc_sample_logf("Parse Cmd: Unexpected Command ID");
 8001488:	4806      	ldr	r0, [pc, #24]	@ (80014a4 <parse_cmd+0x1b4>)
 800148a:	f7ff f917 	bl	80006bc <fpc_sample_logf>
            break;
 800148e:	bf00      	nop
        };
    }

    return result;
 8001490:	89fb      	ldrh	r3, [r7, #14]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	08006998 	.word	0x08006998
 80014a0:	080069b8 	.word	0x080069b8
 80014a4:	080069dc 	.word	0x080069dc

080014a8 <fpc_host_sample_handle_rx_data>:


fpc_result_t fpc_host_sample_handle_rx_data(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
    fpc_result_t result;
    fpc_frame_hdr_t frame_hdr;
    uint8_t *frame_payload = NULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60bb      	str	r3, [r7, #8]

    /* Step 1: Read Frame Header */
    result = fpc_hal_rx((uint8_t*)&frame_hdr, sizeof(fpc_frame_hdr_t), TIMEOUT);
 80014b2:	463b      	mov	r3, r7
 80014b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014b8:	2108      	movs	r1, #8
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff f8c4 	bl	8000648 <fpc_hal_rx>
 80014c0:	4603      	mov	r3, r0
 80014c2:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
 80014c4:	89fb      	ldrh	r3, [r7, #14]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d112      	bne.n	80014f0 <fpc_host_sample_handle_rx_data+0x48>
        /* Sanity Check */
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 80014ca:	883b      	ldrh	r3, [r7, #0]
 80014cc:	2b04      	cmp	r3, #4
 80014ce:	d10a      	bne.n	80014e6 <fpc_host_sample_handle_rx_data+0x3e>
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 80014d0:	88bb      	ldrh	r3, [r7, #4]
 80014d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d005      	beq.n	80014e6 <fpc_host_sample_handle_rx_data+0x3e>
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 80014da:	887b      	ldrh	r3, [r7, #2]
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 80014dc:	2b12      	cmp	r3, #18
 80014de:	d007      	beq.n	80014f0 <fpc_host_sample_handle_rx_data+0x48>
             frame_hdr.type != FPC_FRAME_TYPE_CMD_EVENT)) {
 80014e0:	887b      	ldrh	r3, [r7, #2]
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 80014e2:	2b13      	cmp	r3, #19
 80014e4:	d004      	beq.n	80014f0 <fpc_host_sample_handle_rx_data+0x48>
            fpc_sample_logf("Sanity check of rx data failed\n");
 80014e6:	481f      	ldr	r0, [pc, #124]	@ (8001564 <fpc_host_sample_handle_rx_data+0xbc>)
 80014e8:	f7ff f8e8 	bl	80006bc <fpc_sample_logf>
            result = FPC_RESULT_IO_BAD_DATA;
 80014ec:	2321      	movs	r3, #33	@ 0x21
 80014ee:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80014f0:	89fb      	ldrh	r3, [r7, #14]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10d      	bne.n	8001512 <fpc_host_sample_handle_rx_data+0x6a>
        frame_payload = malloc(frame_hdr.payload_size);
 80014f6:	88fb      	ldrh	r3, [r7, #6]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f003 ffa9 	bl	8005450 <malloc>
 80014fe:	4603      	mov	r3, r0
 8001500:	60bb      	str	r3, [r7, #8]
        if (!frame_payload) {
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d104      	bne.n	8001512 <fpc_host_sample_handle_rx_data+0x6a>
            fpc_sample_logf("Failed to malloc\n");
 8001508:	4817      	ldr	r0, [pc, #92]	@ (8001568 <fpc_host_sample_handle_rx_data+0xc0>)
 800150a:	f7ff f8d7 	bl	80006bc <fpc_sample_logf>
            result = FPC_RESULT_OUT_OF_MEMORY;
 800150e:	230e      	movs	r3, #14
 8001510:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001512:	89fb      	ldrh	r3, [r7, #14]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d108      	bne.n	800152a <fpc_host_sample_handle_rx_data+0x82>
        /* Step 2: Read Frame Payload (Command) */
        result = fpc_hal_rx(frame_payload, frame_hdr.payload_size, TIMEOUT);
 8001518:	88fb      	ldrh	r3, [r7, #6]
 800151a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800151e:	4619      	mov	r1, r3
 8001520:	68b8      	ldr	r0, [r7, #8]
 8001522:	f7ff f891 	bl	8000648 <fpc_hal_rx>
 8001526:	4603      	mov	r3, r0
 8001528:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800152a:	89fb      	ldrh	r3, [r7, #14]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d106      	bne.n	800153e <fpc_host_sample_handle_rx_data+0x96>
        result = parse_cmd(frame_payload, frame_hdr.payload_size);
 8001530:	88fb      	ldrh	r3, [r7, #6]
 8001532:	4619      	mov	r1, r3
 8001534:	68b8      	ldr	r0, [r7, #8]
 8001536:	f7ff fedb 	bl	80012f0 <parse_cmd>
 800153a:	4603      	mov	r3, r0
 800153c:	81fb      	strh	r3, [r7, #14]
    }

    if (frame_payload) {
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d002      	beq.n	800154a <fpc_host_sample_handle_rx_data+0xa2>
        free(frame_payload);
 8001544:	68b8      	ldr	r0, [r7, #8]
 8001546:	f003 ff8b 	bl	8005460 <free>
    }

    if (result != FPC_RESULT_OK) {
 800154a:	89fb      	ldrh	r3, [r7, #14]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d004      	beq.n	800155a <fpc_host_sample_handle_rx_data+0xb2>
        fpc_sample_logf("Failed to handle RX data, error %d\r\n", result);
 8001550:	89fb      	ldrh	r3, [r7, #14]
 8001552:	4619      	mov	r1, r3
 8001554:	4805      	ldr	r0, [pc, #20]	@ (800156c <fpc_host_sample_handle_rx_data+0xc4>)
 8001556:	f7ff f8b1 	bl	80006bc <fpc_sample_logf>
    }

    return result;
 800155a:	89fb      	ldrh	r3, [r7, #14]
}
 800155c:	4618      	mov	r0, r3
 800155e:	3710      	adds	r7, #16
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	08006a00 	.word	0x08006a00
 8001568:	08006a20 	.word	0x08006a20
 800156c:	08006a34 	.word	0x08006a34

08001570 <fpc_host_sample_init>:


fpc_result_t fpc_host_sample_init(fpc_cmd_callbacks_t *callbacks)
{
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
    fpc_result_t result;

    if (callbacks) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d00b      	beq.n	8001596 <fpc_host_sample_init+0x26>
        cmd_callbacks = *callbacks;
 800157e:	4a0a      	ldr	r2, [pc, #40]	@ (80015a8 <fpc_host_sample_init+0x38>)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4614      	mov	r4, r2
 8001584:	461d      	mov	r5, r3
 8001586:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001588:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800158a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800158c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800158e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001592:	e884 0003 	stmia.w	r4, {r0, r1}
    }
    result = fpc_hal_init();
 8001596:	f7fe fffb 	bl	8000590 <fpc_hal_init>
 800159a:	4603      	mov	r3, r0
 800159c:	81fb      	strh	r3, [r7, #14]

    return result;
 800159e:	89fb      	ldrh	r3, [r7, #14]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bdb0      	pop	{r4, r5, r7, pc}
 80015a8:	200000fc 	.word	0x200000fc

080015ac <hal_check_button_pressed>:
static uint32_t button_down_start = 0;
static uint32_t button_down_time = 0;
static bool button_down = false;

uint32_t hal_check_button_pressed(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
	uint32_t button_time = button_down_time;
 80015b2:	4b0d      	ldr	r3, [pc, #52]	@ (80015e8 <hal_check_button_pressed+0x3c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	607b      	str	r3, [r7, #4]
	if (!button_down) {
 80015b8:	4b0c      	ldr	r3, [pc, #48]	@ (80015ec <hal_check_button_pressed+0x40>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	f083 0301 	eor.w	r3, r3, #1
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d002      	beq.n	80015cc <hal_check_button_pressed+0x20>
		button_down_time = 0;
 80015c6:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <hal_check_button_pressed+0x3c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
	}
	return button_down ? 0 : button_time;
 80015cc:	4b07      	ldr	r3, [pc, #28]	@ (80015ec <hal_check_button_pressed+0x40>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <hal_check_button_pressed+0x2c>
 80015d4:	2300      	movs	r3, #0
 80015d6:	e000      	b.n	80015da <hal_check_button_pressed+0x2e>
 80015d8:	687b      	ldr	r3, [r7, #4]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	2000012c 	.word	0x2000012c
 80015ec:	20000130 	.word	0x20000130

080015f0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_BUTTON_Pin) {
 80015fa:	88fb      	ldrh	r3, [r7, #6]
 80015fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001600:	d11c      	bne.n	800163c <HAL_GPIO_EXTI_Callback+0x4c>
        if (HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) == GPIO_PIN_SET) {
 8001602:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001606:	4817      	ldr	r0, [pc, #92]	@ (8001664 <HAL_GPIO_EXTI_Callback+0x74>)
 8001608:	f001 ff3e 	bl	8003488 <HAL_GPIO_ReadPin>
 800160c:	4603      	mov	r3, r0
 800160e:	2b01      	cmp	r3, #1
 8001610:	d10b      	bne.n	800162a <HAL_GPIO_EXTI_Callback+0x3a>
            button_down_time = HAL_GetTick() - button_down_start;
 8001612:	f001 f849 	bl	80026a8 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	4b13      	ldr	r3, [pc, #76]	@ (8001668 <HAL_GPIO_EXTI_Callback+0x78>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	4a13      	ldr	r2, [pc, #76]	@ (800166c <HAL_GPIO_EXTI_Callback+0x7c>)
 8001620:	6013      	str	r3, [r2, #0]
            button_down = false;
 8001622:	4b13      	ldr	r3, [pc, #76]	@ (8001670 <HAL_GPIO_EXTI_Callback+0x80>)
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
            fpc2530_irq_active = true;
        }
    }
}
 8001628:	e017      	b.n	800165a <HAL_GPIO_EXTI_Callback+0x6a>
            button_down_start = HAL_GetTick();
 800162a:	f001 f83d 	bl	80026a8 <HAL_GetTick>
 800162e:	4603      	mov	r3, r0
 8001630:	4a0d      	ldr	r2, [pc, #52]	@ (8001668 <HAL_GPIO_EXTI_Callback+0x78>)
 8001632:	6013      	str	r3, [r2, #0]
            button_down = true;
 8001634:	4b0e      	ldr	r3, [pc, #56]	@ (8001670 <HAL_GPIO_EXTI_Callback+0x80>)
 8001636:	2201      	movs	r2, #1
 8001638:	701a      	strb	r2, [r3, #0]
}
 800163a:	e00e      	b.n	800165a <HAL_GPIO_EXTI_Callback+0x6a>
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
 800163c:	88fb      	ldrh	r3, [r7, #6]
 800163e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001642:	d10a      	bne.n	800165a <HAL_GPIO_EXTI_Callback+0x6a>
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
 8001644:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001648:	480a      	ldr	r0, [pc, #40]	@ (8001674 <HAL_GPIO_EXTI_Callback+0x84>)
 800164a:	f001 ff1d 	bl	8003488 <HAL_GPIO_ReadPin>
 800164e:	4603      	mov	r3, r0
 8001650:	2b01      	cmp	r3, #1
 8001652:	d102      	bne.n	800165a <HAL_GPIO_EXTI_Callback+0x6a>
            fpc2530_irq_active = true;
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <HAL_GPIO_EXTI_Callback+0x88>)
 8001656:	2201      	movs	r2, #1
 8001658:	701a      	strb	r2, [r3, #0]
}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40020800 	.word	0x40020800
 8001668:	20000128 	.word	0x20000128
 800166c:	2000012c 	.word	0x2000012c
 8001670:	20000130 	.word	0x20000130
 8001674:	40021400 	.word	0x40021400
 8001678:	20000124 	.word	0x20000124

0800167c <hal_set_led_status>:
        button_down = true;
    }
}*/

void hal_set_led_status(hal_led_status_t status)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	71fb      	strb	r3, [r7, #7]
	switch(status) {
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	3b01      	subs	r3, #1
 800168a:	2b05      	cmp	r3, #5
 800168c:	d837      	bhi.n	80016fe <hal_set_led_status+0x82>
 800168e:	a201      	add	r2, pc, #4	@ (adr r2, 8001694 <hal_set_led_status+0x18>)
 8001690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001694:	080016ad 	.word	0x080016ad
 8001698:	080016b9 	.word	0x080016b9
 800169c:	080016d3 	.word	0x080016d3
 80016a0:	080016ff 	.word	0x080016ff
 80016a4:	080016ff 	.word	0x080016ff
 80016a8:	080016f1 	.word	0x080016f1
	        case HAL_LED_STATUS_MATCH:    // Blue LED
	            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80016ac:	2201      	movs	r2, #1
 80016ae:	2180      	movs	r1, #128	@ 0x80
 80016b0:	481b      	ldr	r0, [pc, #108]	@ (8001720 <hal_set_led_status+0xa4>)
 80016b2:	f001 ff01 	bl	80034b8 <HAL_GPIO_WritePin>
	            break;
 80016b6:	e02e      	b.n	8001716 <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_NO_MATCH:
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80016b8:	2180      	movs	r1, #128	@ 0x80
 80016ba:	4819      	ldr	r0, [pc, #100]	@ (8001720 <hal_set_led_status+0xa4>)
 80016bc:	f001 ff15 	bl	80034ea <HAL_GPIO_TogglePin>
	        	HAL_Delay(1000);
 80016c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016c4:	f000 fffc 	bl	80026c0 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80016c8:	2180      	movs	r1, #128	@ 0x80
 80016ca:	4815      	ldr	r0, [pc, #84]	@ (8001720 <hal_set_led_status+0xa4>)
 80016cc:	f001 ff0d 	bl	80034ea <HAL_GPIO_TogglePin>
	        	break;
 80016d0:	e021      	b.n	8001716 <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_WAITTOUCH:
	        	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80016d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016d6:	4812      	ldr	r0, [pc, #72]	@ (8001720 <hal_set_led_status+0xa4>)
 80016d8:	f001 ff07 	bl	80034ea <HAL_GPIO_TogglePin>
				HAL_Delay(1000);
 80016dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016e0:	f000 ffee 	bl	80026c0 <HAL_Delay>
				HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80016e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016e8:	480d      	ldr	r0, [pc, #52]	@ (8001720 <hal_set_led_status+0xa4>)
 80016ea:	f001 fefe 	bl	80034ea <HAL_GPIO_TogglePin>
				break;
 80016ee:	e012      	b.n	8001716 <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_ERROR:    // Red LED
	            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 80016f0:	2201      	movs	r2, #1
 80016f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016f6:	480a      	ldr	r0, [pc, #40]	@ (8001720 <hal_set_led_status+0xa4>)
 80016f8:	f001 fede 	bl	80034b8 <HAL_GPIO_WritePin>
	            break;
 80016fc:	e00b      	b.n	8001716 <hal_set_led_status+0x9a>
	        default:
	        	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	2180      	movs	r1, #128	@ 0x80
 8001702:	4807      	ldr	r0, [pc, #28]	@ (8001720 <hal_set_led_status+0xa4>)
 8001704:	f001 fed8 	bl	80034b8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001708:	2200      	movs	r2, #0
 800170a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800170e:	4804      	ldr	r0, [pc, #16]	@ (8001720 <hal_set_led_status+0xa4>)
 8001710:	f001 fed2 	bl	80034b8 <HAL_GPIO_WritePin>
	    }
}
 8001714:	bf00      	nop
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40020400 	.word	0x40020400

08001724 <hal_reset_device>:

void hal_reset_device(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 8001728:	2200      	movs	r2, #0
 800172a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800172e:	4807      	ldr	r0, [pc, #28]	@ (800174c <hal_reset_device+0x28>)
 8001730:	f001 fec2 	bl	80034b8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001734:	200a      	movs	r0, #10
 8001736:	f000 ffc3 	bl	80026c0 <HAL_Delay>
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_SET);
 800173a:	2201      	movs	r2, #1
 800173c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001740:	4802      	ldr	r0, [pc, #8]	@ (800174c <hal_reset_device+0x28>)
 8001742:	f001 feb9 	bl	80034b8 <HAL_GPIO_WritePin>
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40021000 	.word	0x40021000

08001750 <hal_set_if_config>:

void hal_set_if_config(hal_if_config_t config)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	71fb      	strb	r3, [r7, #7]
	switch(config) {
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d10c      	bne.n	800177a <hal_set_if_config+0x2a>
		case HAL_IF_CONFIG_UART:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 8001760:	2201      	movs	r2, #1
 8001762:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001766:	480d      	ldr	r0, [pc, #52]	@ (800179c <hal_set_if_config+0x4c>)
 8001768:	f001 fea6 	bl	80034b8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 800176c:	2200      	movs	r2, #0
 800176e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001772:	480b      	ldr	r0, [pc, #44]	@ (80017a0 <hal_set_if_config+0x50>)
 8001774:	f001 fea0 	bl	80034b8 <HAL_GPIO_WritePin>
			break;
 8001778:	e00c      	b.n	8001794 <hal_set_if_config+0x44>
		case HAL_IF_CONFIG_SPI:
		default:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001780:	4806      	ldr	r0, [pc, #24]	@ (800179c <hal_set_if_config+0x4c>)
 8001782:	f001 fe99 	bl	80034b8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800178c:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <hal_set_if_config+0x50>)
 800178e:	f001 fe93 	bl	80034b8 <HAL_GPIO_WritePin>
			break;
 8001792:	bf00      	nop
	}
}
 8001794:	bf00      	nop
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40021400 	.word	0x40021400
 80017a0:	40021000 	.word	0x40021000

080017a4 <process_state>:
    .on_identify = on_identify,
    .on_list_templates = on_list_templates
};

static void process_state(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b088      	sub	sp, #32
 80017a8:	af00      	add	r7, sp, #0
    app_state_t next_state = app_state;
 80017aa:	4b78      	ldr	r3, [pc, #480]	@ (800198c <process_state+0x1e8>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	77fb      	strb	r3, [r7, #31]

    switch(app_state) {
 80017b0:	4b76      	ldr	r3, [pc, #472]	@ (800198c <process_state+0x1e8>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	2b06      	cmp	r3, #6
 80017b6:	f200 80c8 	bhi.w	800194a <process_state+0x1a6>
 80017ba:	a201      	add	r2, pc, #4	@ (adr r2, 80017c0 <process_state+0x1c>)
 80017bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c0:	080017dd 	.word	0x080017dd
 80017c4:	080017f1 	.word	0x080017f1
 80017c8:	08001805 	.word	0x08001805
 80017cc:	0800186b 	.word	0x0800186b
 80017d0:	080018cd 	.word	0x080018cd
 80017d4:	080018f7 	.word	0x080018f7
 80017d8:	08001921 	.word	0x08001921
        case APP_STATE_WAIT_READY:
            if (device_ready) {
 80017dc:	4b6c      	ldr	r3, [pc, #432]	@ (8001990 <process_state+0x1ec>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f000 80b4 	beq.w	800194e <process_state+0x1aa>
                next_state = APP_STATE_WAIT_VERSION;
 80017e6:	2301      	movs	r3, #1
 80017e8:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_version_request();
 80017ea:	f7ff f901 	bl	80009f0 <fpc_cmd_version_request>
            }
            break;
 80017ee:	e0ae      	b.n	800194e <process_state+0x1aa>
        case APP_STATE_WAIT_VERSION:
            if (version_read) {
 80017f0:	4b68      	ldr	r3, [pc, #416]	@ (8001994 <process_state+0x1f0>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 80ac 	beq.w	8001952 <process_state+0x1ae>
                next_state = APP_STATE_WAIT_LIST_TEMPLATES;
 80017fa:	2302      	movs	r3, #2
 80017fc:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_list_templates_request();
 80017fe:	f7ff f9b3 	bl	8000b68 <fpc_cmd_list_templates_request>
            }
            break;
 8001802:	e0a6      	b.n	8001952 <process_state+0x1ae>
        case APP_STATE_WAIT_LIST_TEMPLATES:
            if (list_templates_done) {
 8001804:	4b64      	ldr	r3, [pc, #400]	@ (8001998 <process_state+0x1f4>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	f000 80a4 	beq.w	8001956 <process_state+0x1b2>
                if (n_templates_on_device < N_FINGERS_TO_ENROLL) {
 800180e:	4b63      	ldr	r3, [pc, #396]	@ (800199c <process_state+0x1f8>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2b01      	cmp	r3, #1
 8001814:	dc18      	bgt.n	8001848 <process_state+0xa4>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001816:	f244 0345 	movw	r3, #16453	@ 0x4045
 800181a:	833b      	strh	r3, [r7, #24]
 800181c:	2300      	movs	r3, #0
 800181e:	837b      	strh	r3, [r7, #26]
                    n_fingers_to_enroll = N_FINGERS_TO_ENROLL - n_templates_on_device;
 8001820:	4b5e      	ldr	r3, [pc, #376]	@ (800199c <process_state+0x1f8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f1c3 0302 	rsb	r3, r3, #2
 8001828:	4a5d      	ldr	r2, [pc, #372]	@ (80019a0 <process_state+0x1fc>)
 800182a:	6013      	str	r3, [r2, #0]
                    fpc_sample_logf("\nStarting enroll %d fingers\r\n", n_fingers_to_enroll);
 800182c:	4b5c      	ldr	r3, [pc, #368]	@ (80019a0 <process_state+0x1fc>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4619      	mov	r1, r3
 8001832:	485c      	ldr	r0, [pc, #368]	@ (80019a4 <process_state+0x200>)
 8001834:	f7fe ff42 	bl	80006bc <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_ENROLL;
 8001838:	2303      	movs	r3, #3
 800183a:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_enroll_request(&id_type);
 800183c:	f107 0318 	add.w	r3, r7, #24
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff f8ef 	bl	8000a24 <fpc_cmd_enroll_request>
                    fpc_sample_logf("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 8001846:	e086      	b.n	8001956 <process_state+0x1b2>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001848:	f242 0323 	movw	r3, #8227	@ 0x2023
 800184c:	82bb      	strh	r3, [r7, #20]
 800184e:	2300      	movs	r3, #0
 8001850:	82fb      	strh	r3, [r7, #22]
                    fpc_sample_logf("\nStarting identify\r\n");
 8001852:	4855      	ldr	r0, [pc, #340]	@ (80019a8 <process_state+0x204>)
 8001854:	f7fe ff32 	bl	80006bc <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 8001858:	2304      	movs	r3, #4
 800185a:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	2100      	movs	r1, #0
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff f920 	bl	8000aa8 <fpc_cmd_identify_request>
            break;
 8001868:	e075      	b.n	8001956 <process_state+0x1b2>
        case APP_STATE_WAIT_ENROLL:
            if ((device_state & STATE_ENROLL) == 0) {
 800186a:	4b50      	ldr	r3, [pc, #320]	@ (80019ac <process_state+0x208>)
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d171      	bne.n	800195a <process_state+0x1b6>
            	fpc_sample_logf("\nEnroll one finger done.\r\n");
 8001876:	484e      	ldr	r0, [pc, #312]	@ (80019b0 <process_state+0x20c>)
 8001878:	f7fe ff20 	bl	80006bc <fpc_sample_logf>
                n_fingers_to_enroll--;
 800187c:	4b48      	ldr	r3, [pc, #288]	@ (80019a0 <process_state+0x1fc>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	3b01      	subs	r3, #1
 8001882:	4a47      	ldr	r2, [pc, #284]	@ (80019a0 <process_state+0x1fc>)
 8001884:	6013      	str	r3, [r2, #0]
                if (n_fingers_to_enroll > 0) {
 8001886:	4b46      	ldr	r3, [pc, #280]	@ (80019a0 <process_state+0x1fc>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	dd0d      	ble.n	80018aa <process_state+0x106>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 800188e:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001892:	823b      	strh	r3, [r7, #16]
 8001894:	2300      	movs	r3, #0
 8001896:	827b      	strh	r3, [r7, #18]
                    fpc_sample_logf("\nStarting enroll\r\n");
 8001898:	4846      	ldr	r0, [pc, #280]	@ (80019b4 <process_state+0x210>)
 800189a:	f7fe ff0f 	bl	80006bc <fpc_sample_logf>
                    fpc_cmd_enroll_request(&id_type);
 800189e:	f107 0310 	add.w	r3, r7, #16
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff f8be 	bl	8000a24 <fpc_cmd_enroll_request>
                    fpc_sample_logf("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 80018a8:	e057      	b.n	800195a <process_state+0x1b6>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 80018aa:	f242 0323 	movw	r3, #8227	@ 0x2023
 80018ae:	81bb      	strh	r3, [r7, #12]
 80018b0:	2300      	movs	r3, #0
 80018b2:	81fb      	strh	r3, [r7, #14]
                    fpc_sample_logf("\nStarting identify\r\n");
 80018b4:	483c      	ldr	r0, [pc, #240]	@ (80019a8 <process_state+0x204>)
 80018b6:	f7fe ff01 	bl	80006bc <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 80018ba:	2304      	movs	r3, #4
 80018bc:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 80018be:	f107 030c 	add.w	r3, r7, #12
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff f8ef 	bl	8000aa8 <fpc_cmd_identify_request>
            break;
 80018ca:	e046      	b.n	800195a <process_state+0x1b6>
        case APP_STATE_WAIT_IDENTIFY:
            if ((device_state & STATE_IDENTIFY) == 0) {
 80018cc:	4b37      	ldr	r3, [pc, #220]	@ (80019ac <process_state+0x208>)
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d142      	bne.n	800195e <process_state+0x1ba>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 80018d8:	f242 0323 	movw	r3, #8227	@ 0x2023
 80018dc:	813b      	strh	r3, [r7, #8]
 80018de:	2300      	movs	r3, #0
 80018e0:	817b      	strh	r3, [r7, #10]
                HAL_Delay(100);
 80018e2:	2064      	movs	r0, #100	@ 0x64
 80018e4:	f000 feec 	bl	80026c0 <HAL_Delay>
                fpc_cmd_identify_request(&id_type, 0);
 80018e8:	f107 0308 	add.w	r3, r7, #8
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff f8da 	bl	8000aa8 <fpc_cmd_identify_request>
            }
            break;
 80018f4:	e033      	b.n	800195e <process_state+0x1ba>
        case APP_STATE_WAIT_ABORT:
            if ((device_state & (STATE_ENROLL | STATE_IDENTIFY)) == 0) {
 80018f6:	4b2d      	ldr	r3, [pc, #180]	@ (80019ac <process_state+0x208>)
 80018f8:	881b      	ldrh	r3, [r3, #0]
 80018fa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d12f      	bne.n	8001962 <process_state+0x1be>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001902:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001906:	80bb      	strh	r3, [r7, #4]
 8001908:	2300      	movs	r3, #0
 800190a:	80fb      	strh	r3, [r7, #6]
                fpc_sample_logf("\nDeleting templates.\r\n");
 800190c:	482a      	ldr	r0, [pc, #168]	@ (80019b8 <process_state+0x214>)
 800190e:	f7fe fed5 	bl	80006bc <fpc_sample_logf>
                next_state = APP_STATE_WAIT_DELETE_TEMPLATES;
 8001912:	2306      	movs	r3, #6
 8001914:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_delete_template_request(&id_type);
 8001916:	1d3b      	adds	r3, r7, #4
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff f93f 	bl	8000b9c <fpc_cmd_delete_template_request>
            }
            break;
 800191e:	e020      	b.n	8001962 <process_state+0x1be>
        // Will run after next status event is received in response to delete template request.
        case APP_STATE_WAIT_DELETE_TEMPLATES:
        {
            fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001920:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001924:	803b      	strh	r3, [r7, #0]
 8001926:	2300      	movs	r3, #0
 8001928:	807b      	strh	r3, [r7, #2]
            n_fingers_to_enroll = N_FINGERS_TO_ENROLL;
 800192a:	4b1d      	ldr	r3, [pc, #116]	@ (80019a0 <process_state+0x1fc>)
 800192c:	2202      	movs	r2, #2
 800192e:	601a      	str	r2, [r3, #0]
            hal_set_led_status(HAL_LED_STATUS_WAITTOUCH);
 8001930:	2003      	movs	r0, #3
 8001932:	f7ff fea3 	bl	800167c <hal_set_led_status>
            fpc_sample_logf("\nStarting enroll.\r\n");
 8001936:	4821      	ldr	r0, [pc, #132]	@ (80019bc <process_state+0x218>)
 8001938:	f7fe fec0 	bl	80006bc <fpc_sample_logf>
            next_state = APP_STATE_WAIT_ENROLL;
 800193c:	2303      	movs	r3, #3
 800193e:	77fb      	strb	r3, [r7, #31]
            fpc_cmd_enroll_request(&id_type);
 8001940:	463b      	mov	r3, r7
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff f86e 	bl	8000a24 <fpc_cmd_enroll_request>
            break;
 8001948:	e00c      	b.n	8001964 <process_state+0x1c0>
        }
        default:
            break;
 800194a:	bf00      	nop
 800194c:	e00a      	b.n	8001964 <process_state+0x1c0>
            break;
 800194e:	bf00      	nop
 8001950:	e008      	b.n	8001964 <process_state+0x1c0>
            break;
 8001952:	bf00      	nop
 8001954:	e006      	b.n	8001964 <process_state+0x1c0>
            break;
 8001956:	bf00      	nop
 8001958:	e004      	b.n	8001964 <process_state+0x1c0>
            break;
 800195a:	bf00      	nop
 800195c:	e002      	b.n	8001964 <process_state+0x1c0>
            break;
 800195e:	bf00      	nop
 8001960:	e000      	b.n	8001964 <process_state+0x1c0>
            break;
 8001962:	bf00      	nop
    }

    if (next_state != app_state) {
 8001964:	4b09      	ldr	r3, [pc, #36]	@ (800198c <process_state+0x1e8>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	7ffa      	ldrb	r2, [r7, #31]
 800196a:	429a      	cmp	r2, r3
 800196c:	d00a      	beq.n	8001984 <process_state+0x1e0>
    	fpc_sample_logf("State transition %d -> %d\r\n", app_state, next_state);
 800196e:	4b07      	ldr	r3, [pc, #28]	@ (800198c <process_state+0x1e8>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	4619      	mov	r1, r3
 8001974:	7ffb      	ldrb	r3, [r7, #31]
 8001976:	461a      	mov	r2, r3
 8001978:	4811      	ldr	r0, [pc, #68]	@ (80019c0 <process_state+0x21c>)
 800197a:	f7fe fe9f 	bl	80006bc <fpc_sample_logf>
        app_state = next_state;
 800197e:	4a03      	ldr	r2, [pc, #12]	@ (800198c <process_state+0x1e8>)
 8001980:	7ffb      	ldrb	r3, [r7, #31]
 8001982:	7013      	strb	r3, [r2, #0]
    }
}
 8001984:	bf00      	nop
 8001986:	3720      	adds	r7, #32
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000138 	.word	0x20000138
 8001990:	2000013c 	.word	0x2000013c
 8001994:	20000140 	.word	0x20000140
 8001998:	20000144 	.word	0x20000144
 800199c:	2000014c 	.word	0x2000014c
 80019a0:	20000000 	.word	0x20000000
 80019a4:	08006aa0 	.word	0x08006aa0
 80019a8:	08006ac0 	.word	0x08006ac0
 80019ac:	20000148 	.word	0x20000148
 80019b0:	08006ad8 	.word	0x08006ad8
 80019b4:	08006af4 	.word	0x08006af4
 80019b8:	08006b08 	.word	0x08006b08
 80019bc:	08006b20 	.word	0x08006b20
 80019c0:	08006b34 	.word	0x08006b34

080019c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
  fpc_result_t result;
  fpc_host_sample_init((fpc_cmd_callbacks_t*)&cmd_cb);
 80019ca:	4823      	ldr	r0, [pc, #140]	@ (8001a58 <main+0x94>)
 80019cc:	f7ff fdd0 	bl	8001570 <fpc_host_sample_init>
  fpc_hal_init();
 80019d0:	f7fe fdde 	bl	8000590 <fpc_hal_init>

  HAL_Init();
 80019d4:	f000 fe02 	bl	80025dc <HAL_Init>
  SystemClock_Config();
 80019d8:	f000 f8e6 	bl	8001ba8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019dc:	f000 fa36 	bl	8001e4c <MX_GPIO_Init>
  MX_DMA_Init();
 80019e0:	f000 f9ee 	bl	8001dc0 <MX_DMA_Init>
  MX_SPI1_Init();
 80019e4:	f000 f94a 	bl	8001c7c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 80019e8:	f000 f97e 	bl	8001ce8 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80019ec:	f000 f9a6 	bl	8001d3c <MX_USART6_UART_Init>

  hal_reset_device();
 80019f0:	f7ff fe98 	bl	8001724 <hal_reset_device>
  fpc_sample_logf("\nFPC2532 example app (UART)\r\n\n");
 80019f4:	4819      	ldr	r0, [pc, #100]	@ (8001a5c <main+0x98>)
 80019f6:	f7fe fe61 	bl	80006bc <fpc_sample_logf>
  HAL_Delay(200);
 80019fa:	20c8      	movs	r0, #200	@ 0xc8
 80019fc:	f000 fe60 	bl	80026c0 <HAL_Delay>

  // Run through supported commands
  while (1)
  {
	// Wait for device IRQ or button
	fpc_hal_wfi();
 8001a00:	f7fe fe52 	bl	80006a8 <fpc_hal_wfi>

	if (hal_check_button_pressed() > 200) {
 8001a04:	f7ff fdd2 	bl	80015ac <hal_check_button_pressed>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2bc8      	cmp	r3, #200	@ 0xc8
 8001a0c:	d907      	bls.n	8001a1e <main+0x5a>
		fpc_sample_logf("\nButton pressed\r\n");
 8001a0e:	4814      	ldr	r0, [pc, #80]	@ (8001a60 <main+0x9c>)
 8001a10:	f7fe fe54 	bl	80006bc <fpc_sample_logf>
		app_state = APP_STATE_WAIT_ABORT;
 8001a14:	4b13      	ldr	r3, [pc, #76]	@ (8001a64 <main+0xa0>)
 8001a16:	2205      	movs	r2, #5
 8001a18:	701a      	strb	r2, [r3, #0]
		fpc_cmd_abort();
 8001a1a:	f7ff f88b 	bl	8000b34 <fpc_cmd_abort>
	}

	if (fpc_hal_data_available()) {
 8001a1e:	f7fe fe2f 	bl	8000680 <fpc_hal_data_available>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0eb      	beq.n	8001a00 <main+0x3c>
		result = fpc_host_sample_handle_rx_data();
 8001a28:	f7ff fd3e 	bl	80014a8 <fpc_host_sample_handle_rx_data>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	80fb      	strh	r3, [r7, #6]
		if (result != FPC_RESULT_OK && result != FPC_PENDING_OPERATION) {
 8001a30:	88fb      	ldrh	r3, [r7, #6]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d00c      	beq.n	8001a50 <main+0x8c>
 8001a36:	88fb      	ldrh	r3, [r7, #6]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d009      	beq.n	8001a50 <main+0x8c>
			fpc_sample_logf("Bad incoming data (%d). Wait and try again in some sec\r\n", result);
 8001a3c:	88fb      	ldrh	r3, [r7, #6]
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4809      	ldr	r0, [pc, #36]	@ (8001a68 <main+0xa4>)
 8001a42:	f7fe fe3b 	bl	80006bc <fpc_sample_logf>
			HAL_Delay(100);
 8001a46:	2064      	movs	r0, #100	@ 0x64
 8001a48:	f000 fe3a 	bl	80026c0 <HAL_Delay>
			uart6_host_rx_data_clear();
 8001a4c:	f000 f9a0 	bl	8001d90 <uart6_host_rx_data_clear>
		}
		process_state();
 8001a50:	f7ff fea8 	bl	80017a4 <process_state>
	fpc_hal_wfi();
 8001a54:	e7d4      	b.n	8001a00 <main+0x3c>
 8001a56:	bf00      	nop
 8001a58:	08006c6c 	.word	0x08006c6c
 8001a5c:	08006b50 	.word	0x08006b50
 8001a60:	08006b70 	.word	0x08006b70
 8001a64:	20000138 	.word	0x20000138
 8001a68:	08006b84 	.word	0x08006b84

08001a6c <on_error>:
  }
}

/* Command callbacks */
void on_error(uint16_t error)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	80fb      	strh	r3, [r7, #6]
	hal_set_led_status(HAL_LED_STATUS_ERROR);
 8001a76:	2006      	movs	r0, #6
 8001a78:	f7ff fe00 	bl	800167c <hal_set_led_status>
	fpc_sample_logf("Got error %d.\r\n", error);
 8001a7c:	88fb      	ldrh	r3, [r7, #6]
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4804      	ldr	r0, [pc, #16]	@ (8001a94 <on_error+0x28>)
 8001a82:	f7fe fe1b 	bl	80006bc <fpc_sample_logf>
	quit = 1;
 8001a86:	4b04      	ldr	r3, [pc, #16]	@ (8001a98 <on_error+0x2c>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	601a      	str	r2, [r3, #0]
}
 8001a8c:	bf00      	nop
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	08006bc0 	.word	0x08006bc0
 8001a98:	20000134 	.word	0x20000134

08001a9c <on_status>:

void on_status(uint16_t event, uint16_t state)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	460a      	mov	r2, r1
 8001aa6:	80fb      	strh	r3, [r7, #6]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	80bb      	strh	r3, [r7, #4]
	if (state & STATE_APP_FW_READY) {
 8001aac:	88bb      	ldrh	r3, [r7, #4]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d002      	beq.n	8001abc <on_status+0x20>
		device_ready = 1;
 8001ab6:	4b06      	ldr	r3, [pc, #24]	@ (8001ad0 <on_status+0x34>)
 8001ab8:	2201      	movs	r2, #1
 8001aba:	601a      	str	r2, [r3, #0]
	}
	device_state = state;
 8001abc:	4a05      	ldr	r2, [pc, #20]	@ (8001ad4 <on_status+0x38>)
 8001abe:	88bb      	ldrh	r3, [r7, #4]
 8001ac0:	8013      	strh	r3, [r2, #0]
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	2000013c 	.word	0x2000013c
 8001ad4:	20000148 	.word	0x20000148

08001ad8 <on_version>:

void on_version(char* version)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	fpc_sample_logf("Got version: %s\r\n", version);
 8001ae0:	6879      	ldr	r1, [r7, #4]
 8001ae2:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <on_version+0x20>)
 8001ae4:	f7fe fdea 	bl	80006bc <fpc_sample_logf>
	version_read = 1;
 8001ae8:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <on_version+0x24>)
 8001aea:	2201      	movs	r2, #1
 8001aec:	601a      	str	r2, [r3, #0]
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	08006bd0 	.word	0x08006bd0
 8001afc:	20000140 	.word	0x20000140

08001b00 <on_enroll>:

void on_enroll(uint8_t feedback, uint8_t samples_remaining)
{
 8001b00:	b590      	push	{r4, r7, lr}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	460a      	mov	r2, r1
 8001b0a:	71fb      	strb	r3, [r7, #7]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	71bb      	strb	r3, [r7, #6]
	extern char *get_enroll_feedback_str_(uint8_t feedback);
	fpc_sample_logf("Enroll samples remaining: %d, feedback: %s (%d)\r\n", samples_remaining,
 8001b10:	79bc      	ldrb	r4, [r7, #6]
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fe91 	bl	800083c <get_enroll_feedback_str_>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	4621      	mov	r1, r4
 8001b20:	4803      	ldr	r0, [pc, #12]	@ (8001b30 <on_enroll+0x30>)
 8001b22:	f7fe fdcb 	bl	80006bc <fpc_sample_logf>
			get_enroll_feedback_str_(feedback), feedback);
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd90      	pop	{r4, r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	08006be4 	.word	0x08006be4

08001b34 <on_identify>:

void on_identify(int is_match, uint16_t id)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	807b      	strh	r3, [r7, #2]
	if (is_match) {
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d008      	beq.n	8001b58 <on_identify+0x24>
		hal_set_led_status(HAL_LED_STATUS_MATCH);
 8001b46:	2001      	movs	r0, #1
 8001b48:	f7ff fd98 	bl	800167c <hal_set_led_status>
		fpc_sample_logf("Identify match on id %d\r\n", id);
 8001b4c:	887b      	ldrh	r3, [r7, #2]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4806      	ldr	r0, [pc, #24]	@ (8001b6c <on_identify+0x38>)
 8001b52:	f7fe fdb3 	bl	80006bc <fpc_sample_logf>
    }
    else {
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
	    fpc_sample_logf("Identify no match\r\n");
    }
}
 8001b56:	e005      	b.n	8001b64 <on_identify+0x30>
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
 8001b58:	2002      	movs	r0, #2
 8001b5a:	f7ff fd8f 	bl	800167c <hal_set_led_status>
	    fpc_sample_logf("Identify no match\r\n");
 8001b5e:	4804      	ldr	r0, [pc, #16]	@ (8001b70 <on_identify+0x3c>)
 8001b60:	f7fe fdac 	bl	80006bc <fpc_sample_logf>
}
 8001b64:	bf00      	nop
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	08006c18 	.word	0x08006c18
 8001b70:	08006c34 	.word	0x08006c34

08001b74 <on_list_templates>:

void on_list_templates(int num_templates, uint16_t *template_ids)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
    fpc_sample_logf("Found %d template(s) on device\r\n", num_templates);
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	4806      	ldr	r0, [pc, #24]	@ (8001b9c <on_list_templates+0x28>)
 8001b82:	f7fe fd9b 	bl	80006bc <fpc_sample_logf>

    list_templates_done = 1;
 8001b86:	4b06      	ldr	r3, [pc, #24]	@ (8001ba0 <on_list_templates+0x2c>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	601a      	str	r2, [r3, #0]
    n_templates_on_device = num_templates;
 8001b8c:	4a05      	ldr	r2, [pc, #20]	@ (8001ba4 <on_list_templates+0x30>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6013      	str	r3, [r2, #0]
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	08006c48 	.word	0x08006c48
 8001ba0:	20000144 	.word	0x20000144
 8001ba4:	2000014c 	.word	0x2000014c

08001ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b094      	sub	sp, #80	@ 0x50
 8001bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bae:	f107 0320 	add.w	r3, r7, #32
 8001bb2:	2230      	movs	r2, #48	@ 0x30
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f003 fd42 	bl	8005640 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bbc:	f107 030c 	add.w	r3, r7, #12
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	4b28      	ldr	r3, [pc, #160]	@ (8001c74 <SystemClock_Config+0xcc>)
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd4:	4a27      	ldr	r2, [pc, #156]	@ (8001c74 <SystemClock_Config+0xcc>)
 8001bd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bda:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bdc:	4b25      	ldr	r3, [pc, #148]	@ (8001c74 <SystemClock_Config+0xcc>)
 8001bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be4:	60bb      	str	r3, [r7, #8]
 8001be6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001be8:	2300      	movs	r3, #0
 8001bea:	607b      	str	r3, [r7, #4]
 8001bec:	4b22      	ldr	r3, [pc, #136]	@ (8001c78 <SystemClock_Config+0xd0>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001bf4:	4a20      	ldr	r2, [pc, #128]	@ (8001c78 <SystemClock_Config+0xd0>)
 8001bf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bfa:	6013      	str	r3, [r2, #0]
 8001bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <SystemClock_Config+0xd0>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c04:	607b      	str	r3, [r7, #4]
 8001c06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c10:	2310      	movs	r3, #16
 8001c12:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c14:	2302      	movs	r3, #2
 8001c16:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c1c:	2308      	movs	r3, #8
 8001c1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001c20:	2360      	movs	r3, #96	@ 0x60
 8001c22:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c24:	2302      	movs	r3, #2
 8001c26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c28:	2304      	movs	r3, #4
 8001c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c2c:	f107 0320 	add.w	r3, r7, #32
 8001c30:	4618      	mov	r0, r3
 8001c32:	f001 fc8d 	bl	8003550 <HAL_RCC_OscConfig>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001c3c:	f000 f9fc 	bl	8002038 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c40:	230f      	movs	r3, #15
 8001c42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c44:	2302      	movs	r3, #2
 8001c46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001c48:	2380      	movs	r3, #128	@ 0x80
 8001c4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c56:	f107 030c 	add.w	r3, r7, #12
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f001 feef 	bl	8003a40 <HAL_RCC_ClockConfig>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001c68:	f000 f9e6 	bl	8002038 <Error_Handler>
  }
}
 8001c6c:	bf00      	nop
 8001c6e:	3750      	adds	r7, #80	@ 0x50
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40007000 	.word	0x40007000

08001c7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c80:	4b17      	ldr	r3, [pc, #92]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001c82:	4a18      	ldr	r2, [pc, #96]	@ (8001ce4 <MX_SPI1_Init+0x68>)
 8001c84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c86:	4b16      	ldr	r3, [pc, #88]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001c88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c8e:	4b14      	ldr	r3, [pc, #80]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c94:	4b12      	ldr	r3, [pc, #72]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001ca8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cba:	4b09      	ldr	r3, [pc, #36]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cc0:	4b07      	ldr	r3, [pc, #28]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001cc6:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001cc8:	220a      	movs	r2, #10
 8001cca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ccc:	4804      	ldr	r0, [pc, #16]	@ (8001ce0 <MX_SPI1_Init+0x64>)
 8001cce:	f002 f897 	bl	8003e00 <HAL_SPI_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001cd8:	f000 f9ae 	bl	8002038 <Error_Handler>
  }
}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	20000150 	.word	0x20000150
 8001ce4:	40013000 	.word	0x40013000

08001ce8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001cec:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <MX_USART3_UART_Init+0x4c>)
 8001cee:	4a12      	ldr	r2, [pc, #72]	@ (8001d38 <MX_USART3_UART_Init+0x50>)
 8001cf0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cf2:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <MX_USART3_UART_Init+0x4c>)
 8001cf4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cf8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <MX_USART3_UART_Init+0x4c>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <MX_USART3_UART_Init+0x4c>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d06:	4b0b      	ldr	r3, [pc, #44]	@ (8001d34 <MX_USART3_UART_Init+0x4c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d0c:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <MX_USART3_UART_Init+0x4c>)
 8001d0e:	220c      	movs	r2, #12
 8001d10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d12:	4b08      	ldr	r3, [pc, #32]	@ (8001d34 <MX_USART3_UART_Init+0x4c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d18:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <MX_USART3_UART_Init+0x4c>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d1e:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <MX_USART3_UART_Init+0x4c>)
 8001d20:	f002 f8f7 	bl	8003f12 <HAL_UART_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d2a:	f000 f985 	bl	8002038 <Error_Handler>
  }
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200001a8 	.word	0x200001a8
 8001d38:	40004800 	.word	0x40004800

08001d3c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  huart6.Instance = USART6;
 8001d40:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <MX_USART6_UART_Init+0x4c>)
 8001d42:	4a12      	ldr	r2, [pc, #72]	@ (8001d8c <MX_USART6_UART_Init+0x50>)
 8001d44:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001d46:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <MX_USART6_UART_Init+0x4c>)
 8001d48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d4c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d88 <MX_USART6_UART_Init+0x4c>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001d54:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <MX_USART6_UART_Init+0x4c>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d88 <MX_USART6_UART_Init+0x4c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001d60:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <MX_USART6_UART_Init+0x4c>)
 8001d62:	220c      	movs	r2, #12
 8001d64:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d66:	4b08      	ldr	r3, [pc, #32]	@ (8001d88 <MX_USART6_UART_Init+0x4c>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d6c:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <MX_USART6_UART_Init+0x4c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001d72:	4805      	ldr	r0, [pc, #20]	@ (8001d88 <MX_USART6_UART_Init+0x4c>)
 8001d74:	f002 f8cd 	bl	8003f12 <HAL_UART_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001d7e:	f000 f95b 	bl	8002038 <Error_Handler>
  }
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	200001f0 	.word	0x200001f0
 8001d8c:	40011400 	.word	0x40011400

08001d90 <uart6_host_rx_data_clear>:

void uart6_host_rx_data_clear()
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
	uint8_t temp;
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8001d96:	e003      	b.n	8001da0 <uart6_host_rx_data_clear+0x10>
		temp = (uint8_t)(huart6.Instance->DR & 0x00FF);
 8001d98:	4b08      	ldr	r3, [pc, #32]	@ (8001dbc <uart6_host_rx_data_clear+0x2c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	71fb      	strb	r3, [r7, #7]
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <uart6_host_rx_data_clear+0x2c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0320 	and.w	r3, r3, #32
 8001daa:	2b20      	cmp	r3, #32
 8001dac:	d0f4      	beq.n	8001d98 <uart6_host_rx_data_clear+0x8>
		(void)temp; // Annule le warning "set but not used"
	}
}
 8001dae:	bf00      	nop
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	200001f0 	.word	0x200001f0

08001dc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	607b      	str	r3, [r7, #4]
 8001dca:	4b1f      	ldr	r3, [pc, #124]	@ (8001e48 <MX_DMA_Init+0x88>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	4a1e      	ldr	r2, [pc, #120]	@ (8001e48 <MX_DMA_Init+0x88>)
 8001dd0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e48 <MX_DMA_Init+0x88>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dde:	607b      	str	r3, [r7, #4]
 8001de0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	603b      	str	r3, [r7, #0]
 8001de6:	4b18      	ldr	r3, [pc, #96]	@ (8001e48 <MX_DMA_Init+0x88>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	4a17      	ldr	r2, [pc, #92]	@ (8001e48 <MX_DMA_Init+0x88>)
 8001dec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df2:	4b15      	ldr	r3, [pc, #84]	@ (8001e48 <MX_DMA_Init+0x88>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dfa:	603b      	str	r3, [r7, #0]
 8001dfc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	2100      	movs	r1, #0
 8001e02:	200c      	movs	r0, #12
 8001e04:	f000 fd5b 	bl	80028be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e08:	200c      	movs	r0, #12
 8001e0a:	f000 fd74 	bl	80028f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2100      	movs	r1, #0
 8001e12:	200e      	movs	r0, #14
 8001e14:	f000 fd53 	bl	80028be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001e18:	200e      	movs	r0, #14
 8001e1a:	f000 fd6c 	bl	80028f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2100      	movs	r1, #0
 8001e22:	2039      	movs	r0, #57	@ 0x39
 8001e24:	f000 fd4b 	bl	80028be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001e28:	2039      	movs	r0, #57	@ 0x39
 8001e2a:	f000 fd64 	bl	80028f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2100      	movs	r1, #0
 8001e32:	2045      	movs	r0, #69	@ 0x45
 8001e34:	f000 fd43 	bl	80028be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001e38:	2045      	movs	r0, #69	@ 0x45
 8001e3a:	f000 fd5c 	bl	80028f6 <HAL_NVIC_EnableIRQ>

}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40023800 	.word	0x40023800

08001e4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08c      	sub	sp, #48	@ 0x30
 8001e50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e52:	f107 031c 	add.w	r3, r7, #28
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	605a      	str	r2, [r3, #4]
 8001e5c:	609a      	str	r2, [r3, #8]
 8001e5e:	60da      	str	r2, [r3, #12]
 8001e60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]
 8001e66:	4b6e      	ldr	r3, [pc, #440]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	4a6d      	ldr	r2, [pc, #436]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001e6c:	f043 0304 	orr.w	r3, r3, #4
 8001e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e72:	4b6b      	ldr	r3, [pc, #428]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	f003 0304 	and.w	r3, r3, #4
 8001e7a:	61bb      	str	r3, [r7, #24]
 8001e7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	4b67      	ldr	r3, [pc, #412]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e86:	4a66      	ldr	r2, [pc, #408]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e8e:	4b64      	ldr	r3, [pc, #400]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	4b60      	ldr	r3, [pc, #384]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	4a5f      	ldr	r2, [pc, #380]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001ea4:	f043 0320 	orr.w	r3, r3, #32
 8001ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eaa:	4b5d      	ldr	r3, [pc, #372]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	f003 0320 	and.w	r3, r3, #32
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	4b59      	ldr	r3, [pc, #356]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebe:	4a58      	ldr	r2, [pc, #352]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001ec0:	f043 0310 	orr.w	r3, r3, #16
 8001ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec6:	4b56      	ldr	r3, [pc, #344]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	f003 0310 	and.w	r3, r3, #16
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60bb      	str	r3, [r7, #8]
 8001ed6:	4b52      	ldr	r3, [pc, #328]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	4a51      	ldr	r2, [pc, #324]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001edc:	f043 0302 	orr.w	r3, r3, #2
 8001ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee2:	4b4f      	ldr	r3, [pc, #316]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	60bb      	str	r3, [r7, #8]
 8001eec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	607b      	str	r3, [r7, #4]
 8001ef2:	4b4b      	ldr	r3, [pc, #300]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	4a4a      	ldr	r2, [pc, #296]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001ef8:	f043 0308 	orr.w	r3, r3, #8
 8001efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efe:	4b48      	ldr	r3, [pc, #288]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	f003 0308 	and.w	r3, r3, #8
 8001f06:	607b      	str	r3, [r7, #4]
 8001f08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	603b      	str	r3, [r7, #0]
 8001f0e:	4b44      	ldr	r3, [pc, #272]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	4a43      	ldr	r2, [pc, #268]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001f14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1a:	4b41      	ldr	r3, [pc, #260]	@ (8002020 <MX_GPIO_Init+0x1d4>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f22:	603b      	str	r3, [r7, #0]
 8001f24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 8001f26:	2201      	movs	r2, #1
 8001f28:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f2c:	483d      	ldr	r0, [pc, #244]	@ (8002024 <MX_GPIO_Init+0x1d8>)
 8001f2e:	f001 fac3 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 8001f32:	2200      	movs	r2, #0
 8001f34:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 8001f38:	483b      	ldr	r0, [pc, #236]	@ (8002028 <MX_GPIO_Init+0x1dc>)
 8001f3a:	f001 fabd 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001f44:	4839      	ldr	r0, [pc, #228]	@ (800202c <MX_GPIO_Init+0x1e0>)
 8001f46:	f001 fab7 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f50:	4837      	ldr	r0, [pc, #220]	@ (8002030 <MX_GPIO_Init+0x1e4>)
 8001f52:	f001 fab1 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001f56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f5c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001f60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001f66:	f107 031c 	add.w	r3, r7, #28
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4831      	ldr	r0, [pc, #196]	@ (8002034 <MX_GPIO_Init+0x1e8>)
 8001f6e:	f001 f8df 	bl	8003130 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IF_CFG_1_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_1_Pin;
 8001f72:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f80:	2300      	movs	r3, #0
 8001f82:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_IF_CFG_1_GPIO_Port, &GPIO_InitStruct);
 8001f84:	f107 031c 	add.w	r3, r7, #28
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4826      	ldr	r0, [pc, #152]	@ (8002024 <MX_GPIO_Init+0x1d8>)
 8001f8c:	f001 f8d0 	bl	8003130 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IRQ_Pin */
  GPIO_InitStruct.Pin = FPC2530_IRQ_Pin;
 8001f90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f96:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(FPC2530_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001fa0:	f107 031c 	add.w	r3, r7, #28
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	481f      	ldr	r0, [pc, #124]	@ (8002024 <MX_GPIO_Init+0x1d8>)
 8001fa8:	f001 f8c2 	bl	8003130 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPC2530_IF_CFG_2_Pin FPC2530_RST_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin;
 8001fac:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001fb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fbe:	f107 031c 	add.w	r3, r7, #28
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4818      	ldr	r0, [pc, #96]	@ (8002028 <MX_GPIO_Init+0x1dc>)
 8001fc6:	f001 f8b3 	bl	8003130 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 8001fca:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8001fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fdc:	f107 031c 	add.w	r3, r7, #28
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4812      	ldr	r0, [pc, #72]	@ (800202c <MX_GPIO_Init+0x1e0>)
 8001fe4:	f001 f8a4 	bl	8003130 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_CS_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_CS_N_Pin;
 8001fe8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001fec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_CS_N_GPIO_Port, &GPIO_InitStruct);
 8001ffa:	f107 031c 	add.w	r3, r7, #28
 8001ffe:	4619      	mov	r1, r3
 8002000:	480b      	ldr	r0, [pc, #44]	@ (8002030 <MX_GPIO_Init+0x1e4>)
 8002002:	f001 f895 	bl	8003130 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002006:	2200      	movs	r2, #0
 8002008:	2100      	movs	r1, #0
 800200a:	2028      	movs	r0, #40	@ 0x28
 800200c:	f000 fc57 	bl	80028be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002010:	2028      	movs	r0, #40	@ 0x28
 8002012:	f000 fc70 	bl	80028f6 <HAL_NVIC_EnableIRQ>
}
 8002016:	bf00      	nop
 8002018:	3730      	adds	r7, #48	@ 0x30
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40023800 	.word	0x40023800
 8002024:	40021400 	.word	0x40021400
 8002028:	40021000 	.word	0x40021000
 800202c:	40020400 	.word	0x40020400
 8002030:	40020c00 	.word	0x40020c00
 8002034:	40020800 	.word	0x40020800

08002038 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800203c:	b672      	cpsid	i
}
 800203e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002040:	bf00      	nop
 8002042:	e7fd      	b.n	8002040 <Error_Handler+0x8>

08002044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	607b      	str	r3, [r7, #4]
 800204e:	4b10      	ldr	r3, [pc, #64]	@ (8002090 <HAL_MspInit+0x4c>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	4a0f      	ldr	r2, [pc, #60]	@ (8002090 <HAL_MspInit+0x4c>)
 8002054:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002058:	6453      	str	r3, [r2, #68]	@ 0x44
 800205a:	4b0d      	ldr	r3, [pc, #52]	@ (8002090 <HAL_MspInit+0x4c>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002062:	607b      	str	r3, [r7, #4]
 8002064:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	603b      	str	r3, [r7, #0]
 800206a:	4b09      	ldr	r3, [pc, #36]	@ (8002090 <HAL_MspInit+0x4c>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	4a08      	ldr	r2, [pc, #32]	@ (8002090 <HAL_MspInit+0x4c>)
 8002070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002074:	6413      	str	r3, [r2, #64]	@ 0x40
 8002076:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <HAL_MspInit+0x4c>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207e:	603b      	str	r3, [r7, #0]
 8002080:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	40023800 	.word	0x40023800

08002094 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08a      	sub	sp, #40	@ 0x28
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a19      	ldr	r2, [pc, #100]	@ (8002118 <HAL_SPI_MspInit+0x84>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d12b      	bne.n	800210e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	4b18      	ldr	r3, [pc, #96]	@ (800211c <HAL_SPI_MspInit+0x88>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	4a17      	ldr	r2, [pc, #92]	@ (800211c <HAL_SPI_MspInit+0x88>)
 80020c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020c6:	4b15      	ldr	r3, [pc, #84]	@ (800211c <HAL_SPI_MspInit+0x88>)
 80020c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	4b11      	ldr	r3, [pc, #68]	@ (800211c <HAL_SPI_MspInit+0x88>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	4a10      	ldr	r2, [pc, #64]	@ (800211c <HAL_SPI_MspInit+0x88>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e2:	4b0e      	ldr	r3, [pc, #56]	@ (800211c <HAL_SPI_MspInit+0x88>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80020ee:	23e0      	movs	r3, #224	@ 0xe0
 80020f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f2:	2302      	movs	r3, #2
 80020f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020fa:	2303      	movs	r3, #3
 80020fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020fe:	2305      	movs	r3, #5
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002102:	f107 0314 	add.w	r3, r7, #20
 8002106:	4619      	mov	r1, r3
 8002108:	4805      	ldr	r0, [pc, #20]	@ (8002120 <HAL_SPI_MspInit+0x8c>)
 800210a:	f001 f811 	bl	8003130 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800210e:	bf00      	nop
 8002110:	3728      	adds	r7, #40	@ 0x28
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40013000 	.word	0x40013000
 800211c:	40023800 	.word	0x40023800
 8002120:	40020000 	.word	0x40020000

08002124 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08c      	sub	sp, #48	@ 0x30
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 031c 	add.w	r3, r7, #28
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a9a      	ldr	r2, [pc, #616]	@ (80023ac <HAL_UART_MspInit+0x288>)
 8002142:	4293      	cmp	r3, r2
 8002144:	f040 8094 	bne.w	8002270 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002148:	2300      	movs	r3, #0
 800214a:	61bb      	str	r3, [r7, #24]
 800214c:	4b98      	ldr	r3, [pc, #608]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 800214e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002150:	4a97      	ldr	r2, [pc, #604]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 8002152:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002156:	6413      	str	r3, [r2, #64]	@ 0x40
 8002158:	4b95      	ldr	r3, [pc, #596]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 800215a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002160:	61bb      	str	r3, [r7, #24]
 8002162:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	4b91      	ldr	r3, [pc, #580]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 800216a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216c:	4a90      	ldr	r2, [pc, #576]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 800216e:	f043 0308 	orr.w	r3, r3, #8
 8002172:	6313      	str	r3, [r2, #48]	@ 0x30
 8002174:	4b8e      	ldr	r3, [pc, #568]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 8002176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002178:	f003 0308 	and.w	r3, r3, #8
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002180:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002184:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002186:	2302      	movs	r3, #2
 8002188:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218a:	2300      	movs	r3, #0
 800218c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218e:	2303      	movs	r3, #3
 8002190:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002192:	2307      	movs	r3, #7
 8002194:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002196:	f107 031c 	add.w	r3, r7, #28
 800219a:	4619      	mov	r1, r3
 800219c:	4885      	ldr	r0, [pc, #532]	@ (80023b4 <HAL_UART_MspInit+0x290>)
 800219e:	f000 ffc7 	bl	8003130 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80021a2:	4b85      	ldr	r3, [pc, #532]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021a4:	4a85      	ldr	r2, [pc, #532]	@ (80023bc <HAL_UART_MspInit+0x298>)
 80021a6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80021a8:	4b83      	ldr	r3, [pc, #524]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021aa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80021ae:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021b0:	4b81      	ldr	r3, [pc, #516]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021b6:	4b80      	ldr	r3, [pc, #512]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021bc:	4b7e      	ldr	r3, [pc, #504]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021c2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021c4:	4b7c      	ldr	r3, [pc, #496]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021ca:	4b7b      	ldr	r3, [pc, #492]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80021d0:	4b79      	ldr	r3, [pc, #484]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80021d6:	4b78      	ldr	r3, [pc, #480]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021dc:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021de:	4b76      	ldr	r3, [pc, #472]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80021e4:	4874      	ldr	r0, [pc, #464]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021e6:	f000 fba1 	bl	800292c <HAL_DMA_Init>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80021f0:	f7ff ff22 	bl	8002038 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a70      	ldr	r2, [pc, #448]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021f8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021fa:	4a6f      	ldr	r2, [pc, #444]	@ (80023b8 <HAL_UART_MspInit+0x294>)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002200:	4b6f      	ldr	r3, [pc, #444]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 8002202:	4a70      	ldr	r2, [pc, #448]	@ (80023c4 <HAL_UART_MspInit+0x2a0>)
 8002204:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8002206:	4b6e      	ldr	r3, [pc, #440]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 8002208:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800220c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800220e:	4b6c      	ldr	r3, [pc, #432]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 8002210:	2240      	movs	r2, #64	@ 0x40
 8002212:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002214:	4b6a      	ldr	r3, [pc, #424]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800221a:	4b69      	ldr	r3, [pc, #420]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 800221c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002220:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002222:	4b67      	ldr	r3, [pc, #412]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 8002224:	2200      	movs	r2, #0
 8002226:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002228:	4b65      	ldr	r3, [pc, #404]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 800222a:	2200      	movs	r2, #0
 800222c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800222e:	4b64      	ldr	r3, [pc, #400]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 8002230:	2200      	movs	r2, #0
 8002232:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002234:	4b62      	ldr	r3, [pc, #392]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 8002236:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800223a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800223c:	4b60      	ldr	r3, [pc, #384]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 800223e:	2200      	movs	r2, #0
 8002240:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002242:	485f      	ldr	r0, [pc, #380]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 8002244:	f000 fb72 	bl	800292c <HAL_DMA_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 800224e:	f7ff fef3 	bl	8002038 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a5a      	ldr	r2, [pc, #360]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 8002256:	639a      	str	r2, [r3, #56]	@ 0x38
 8002258:	4a59      	ldr	r2, [pc, #356]	@ (80023c0 <HAL_UART_MspInit+0x29c>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800225e:	2200      	movs	r2, #0
 8002260:	2100      	movs	r1, #0
 8002262:	2027      	movs	r0, #39	@ 0x27
 8002264:	f000 fb2b 	bl	80028be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002268:	2027      	movs	r0, #39	@ 0x27
 800226a:	f000 fb44 	bl	80028f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800226e:	e098      	b.n	80023a2 <HAL_UART_MspInit+0x27e>
  else if(huart->Instance==USART6)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a54      	ldr	r2, [pc, #336]	@ (80023c8 <HAL_UART_MspInit+0x2a4>)
 8002276:	4293      	cmp	r3, r2
 8002278:	f040 8093 	bne.w	80023a2 <HAL_UART_MspInit+0x27e>
    __HAL_RCC_USART6_CLK_ENABLE();
 800227c:	2300      	movs	r3, #0
 800227e:	613b      	str	r3, [r7, #16]
 8002280:	4b4b      	ldr	r3, [pc, #300]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 8002282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002284:	4a4a      	ldr	r2, [pc, #296]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 8002286:	f043 0320 	orr.w	r3, r3, #32
 800228a:	6453      	str	r3, [r2, #68]	@ 0x44
 800228c:	4b48      	ldr	r3, [pc, #288]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 800228e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002290:	f003 0320 	and.w	r3, r3, #32
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002298:	2300      	movs	r3, #0
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	4b44      	ldr	r3, [pc, #272]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 800229e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a0:	4a43      	ldr	r2, [pc, #268]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 80022a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a8:	4b41      	ldr	r3, [pc, #260]	@ (80023b0 <HAL_UART_MspInit+0x28c>)
 80022aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 80022b4:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80022b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ba:	2302      	movs	r3, #2
 80022bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c2:	2303      	movs	r3, #3
 80022c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80022c6:	2308      	movs	r3, #8
 80022c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022ca:	f107 031c 	add.w	r3, r7, #28
 80022ce:	4619      	mov	r1, r3
 80022d0:	483e      	ldr	r0, [pc, #248]	@ (80023cc <HAL_UART_MspInit+0x2a8>)
 80022d2:	f000 ff2d 	bl	8003130 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80022d6:	4b3e      	ldr	r3, [pc, #248]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 80022d8:	4a3e      	ldr	r2, [pc, #248]	@ (80023d4 <HAL_UART_MspInit+0x2b0>)
 80022da:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80022dc:	4b3c      	ldr	r3, [pc, #240]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 80022de:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80022e2:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022e4:	4b3a      	ldr	r3, [pc, #232]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ea:	4b39      	ldr	r3, [pc, #228]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022f0:	4b37      	ldr	r3, [pc, #220]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 80022f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022f6:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022f8:	4b35      	ldr	r3, [pc, #212]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022fe:	4b34      	ldr	r3, [pc, #208]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 8002300:	2200      	movs	r2, #0
 8002302:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002304:	4b32      	ldr	r3, [pc, #200]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 8002306:	2200      	movs	r2, #0
 8002308:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800230a:	4b31      	ldr	r3, [pc, #196]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 800230c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002310:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002312:	4b2f      	ldr	r3, [pc, #188]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 8002314:	2200      	movs	r2, #0
 8002316:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002318:	482d      	ldr	r0, [pc, #180]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 800231a:	f000 fb07 	bl	800292c <HAL_DMA_Init>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <HAL_UART_MspInit+0x204>
      Error_Handler();
 8002324:	f7ff fe88 	bl	8002038 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a29      	ldr	r2, [pc, #164]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 800232c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800232e:	4a28      	ldr	r2, [pc, #160]	@ (80023d0 <HAL_UART_MspInit+0x2ac>)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002334:	4b28      	ldr	r3, [pc, #160]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 8002336:	4a29      	ldr	r2, [pc, #164]	@ (80023dc <HAL_UART_MspInit+0x2b8>)
 8002338:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800233a:	4b27      	ldr	r3, [pc, #156]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 800233c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002340:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002342:	4b25      	ldr	r3, [pc, #148]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 8002344:	2240      	movs	r2, #64	@ 0x40
 8002346:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002348:	4b23      	ldr	r3, [pc, #140]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 800234a:	2200      	movs	r2, #0
 800234c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800234e:	4b22      	ldr	r3, [pc, #136]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 8002350:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002354:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002356:	4b20      	ldr	r3, [pc, #128]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 8002358:	2200      	movs	r2, #0
 800235a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800235c:	4b1e      	ldr	r3, [pc, #120]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 800235e:	2200      	movs	r2, #0
 8002360:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002362:	4b1d      	ldr	r3, [pc, #116]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 8002364:	2200      	movs	r2, #0
 8002366:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002368:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 800236a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800236e:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002370:	4b19      	ldr	r3, [pc, #100]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 8002372:	2200      	movs	r2, #0
 8002374:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002376:	4818      	ldr	r0, [pc, #96]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 8002378:	f000 fad8 	bl	800292c <HAL_DMA_Init>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_UART_MspInit+0x262>
      Error_Handler();
 8002382:	f7ff fe59 	bl	8002038 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a13      	ldr	r2, [pc, #76]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 800238a:	639a      	str	r2, [r3, #56]	@ 0x38
 800238c:	4a12      	ldr	r2, [pc, #72]	@ (80023d8 <HAL_UART_MspInit+0x2b4>)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002392:	2200      	movs	r2, #0
 8002394:	2100      	movs	r1, #0
 8002396:	2047      	movs	r0, #71	@ 0x47
 8002398:	f000 fa91 	bl	80028be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800239c:	2047      	movs	r0, #71	@ 0x47
 800239e:	f000 faaa 	bl	80028f6 <HAL_NVIC_EnableIRQ>
}
 80023a2:	bf00      	nop
 80023a4:	3730      	adds	r7, #48	@ 0x30
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40004800 	.word	0x40004800
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40020c00 	.word	0x40020c00
 80023b8:	20000238 	.word	0x20000238
 80023bc:	40026028 	.word	0x40026028
 80023c0:	20000298 	.word	0x20000298
 80023c4:	40026058 	.word	0x40026058
 80023c8:	40011400 	.word	0x40011400
 80023cc:	40021800 	.word	0x40021800
 80023d0:	200002f8 	.word	0x200002f8
 80023d4:	40026428 	.word	0x40026428
 80023d8:	20000358 	.word	0x20000358
 80023dc:	400264a0 	.word	0x400264a0

080023e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023e4:	bf00      	nop
 80023e6:	e7fd      	b.n	80023e4 <NMI_Handler+0x4>

080023e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ec:	bf00      	nop
 80023ee:	e7fd      	b.n	80023ec <HardFault_Handler+0x4>

080023f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023f4:	bf00      	nop
 80023f6:	e7fd      	b.n	80023f4 <MemManage_Handler+0x4>

080023f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <BusFault_Handler+0x4>

08002400 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <UsageFault_Handler+0x4>

08002408 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002416:	b480      	push	{r7}
 8002418:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002428:	bf00      	nop
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002436:	f000 f923 	bl	8002680 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002444:	4802      	ldr	r0, [pc, #8]	@ (8002450 <DMA1_Stream1_IRQHandler+0x10>)
 8002446:	f000 fc09 	bl	8002c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20000238 	.word	0x20000238

08002454 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002458:	4802      	ldr	r0, [pc, #8]	@ (8002464 <DMA1_Stream3_IRQHandler+0x10>)
 800245a:	f000 fbff 	bl	8002c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000298 	.word	0x20000298

08002468 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800246c:	4802      	ldr	r0, [pc, #8]	@ (8002478 <USART3_IRQHandler+0x10>)
 800246e:	f001 fee7 	bl	8004240 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200001a8 	.word	0x200001a8

0800247c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 8002480:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002484:	f001 f84c 	bl	8003520 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(FPC2530_IRQ_Pin);
 8002488:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800248c:	f001 f848 	bl	8003520 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}

08002494 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002498:	4802      	ldr	r0, [pc, #8]	@ (80024a4 <DMA2_Stream1_IRQHandler+0x10>)
 800249a:	f000 fbdf 	bl	8002c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	200002f8 	.word	0x200002f8

080024a8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80024ac:	4802      	ldr	r0, [pc, #8]	@ (80024b8 <DMA2_Stream6_IRQHandler+0x10>)
 80024ae:	f000 fbd5 	bl	8002c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	20000358 	.word	0x20000358

080024bc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
  if(__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE))
 80024c2:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <USART6_IRQHandler+0x38>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0310 	and.w	r3, r3, #16
 80024cc:	2b10      	cmp	r3, #16
 80024ce:	d10a      	bne.n	80024e6 <USART6_IRQHandler+0x2a>
  {
	  __HAL_UART_CLEAR_IDLEFLAG(&huart6); // Clear le flag
 80024d0:	2300      	movs	r3, #0
 80024d2:	607b      	str	r3, [r7, #4]
 80024d4:	4b07      	ldr	r3, [pc, #28]	@ (80024f4 <USART6_IRQHandler+0x38>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	607b      	str	r3, [r7, #4]
 80024dc:	4b05      	ldr	r3, [pc, #20]	@ (80024f4 <USART6_IRQHandler+0x38>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
	  //uint16_t length = DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart6.hdmarx);

	  /* Signal pour votre boucle principale */
	  //fpc2530_irq_active = true;
  }
  HAL_UART_IRQHandler(&huart6);
 80024e6:	4803      	ldr	r0, [pc, #12]	@ (80024f4 <USART6_IRQHandler+0x38>)
 80024e8:	f001 feaa 	bl	8004240 <HAL_UART_IRQHandler>
}
 80024ec:	bf00      	nop
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	200001f0 	.word	0x200001f0

080024f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002500:	4a14      	ldr	r2, [pc, #80]	@ (8002554 <_sbrk+0x5c>)
 8002502:	4b15      	ldr	r3, [pc, #84]	@ (8002558 <_sbrk+0x60>)
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800250c:	4b13      	ldr	r3, [pc, #76]	@ (800255c <_sbrk+0x64>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d102      	bne.n	800251a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002514:	4b11      	ldr	r3, [pc, #68]	@ (800255c <_sbrk+0x64>)
 8002516:	4a12      	ldr	r2, [pc, #72]	@ (8002560 <_sbrk+0x68>)
 8002518:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800251a:	4b10      	ldr	r3, [pc, #64]	@ (800255c <_sbrk+0x64>)
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4413      	add	r3, r2
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	429a      	cmp	r2, r3
 8002526:	d207      	bcs.n	8002538 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002528:	f003 f8a2 	bl	8005670 <__errno>
 800252c:	4603      	mov	r3, r0
 800252e:	220c      	movs	r2, #12
 8002530:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002532:	f04f 33ff 	mov.w	r3, #4294967295
 8002536:	e009      	b.n	800254c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002538:	4b08      	ldr	r3, [pc, #32]	@ (800255c <_sbrk+0x64>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800253e:	4b07      	ldr	r3, [pc, #28]	@ (800255c <_sbrk+0x64>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4413      	add	r3, r2
 8002546:	4a05      	ldr	r2, [pc, #20]	@ (800255c <_sbrk+0x64>)
 8002548:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800254a:	68fb      	ldr	r3, [r7, #12]
}
 800254c:	4618      	mov	r0, r3
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20030000 	.word	0x20030000
 8002558:	00000400 	.word	0x00000400
 800255c:	200003b8 	.word	0x200003b8
 8002560:	20000508 	.word	0x20000508

08002564 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002568:	4b06      	ldr	r3, [pc, #24]	@ (8002584 <SystemInit+0x20>)
 800256a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256e:	4a05      	ldr	r2, [pc, #20]	@ (8002584 <SystemInit+0x20>)
 8002570:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002574:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002588:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800258c:	f7ff ffea 	bl	8002564 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002590:	480c      	ldr	r0, [pc, #48]	@ (80025c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002592:	490d      	ldr	r1, [pc, #52]	@ (80025c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002594:	4a0d      	ldr	r2, [pc, #52]	@ (80025cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002596:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002598:	e002      	b.n	80025a0 <LoopCopyDataInit>

0800259a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800259a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800259c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800259e:	3304      	adds	r3, #4

080025a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025a4:	d3f9      	bcc.n	800259a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025a6:	4a0a      	ldr	r2, [pc, #40]	@ (80025d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025a8:	4c0a      	ldr	r4, [pc, #40]	@ (80025d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025ac:	e001      	b.n	80025b2 <LoopFillZerobss>

080025ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b0:	3204      	adds	r2, #4

080025b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025b4:	d3fb      	bcc.n	80025ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025b6:	f003 f861 	bl	800567c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025ba:	f7ff fa03 	bl	80019c4 <main>
  bx  lr    
 80025be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025c0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80025c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025c8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80025cc:	08006cf8 	.word	0x08006cf8
  ldr r2, =_sbss
 80025d0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80025d4:	20000508 	.word	0x20000508

080025d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025d8:	e7fe      	b.n	80025d8 <ADC_IRQHandler>
	...

080025dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025e0:	4b0e      	ldr	r3, [pc, #56]	@ (800261c <HAL_Init+0x40>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a0d      	ldr	r2, [pc, #52]	@ (800261c <HAL_Init+0x40>)
 80025e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025ec:	4b0b      	ldr	r3, [pc, #44]	@ (800261c <HAL_Init+0x40>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a0a      	ldr	r2, [pc, #40]	@ (800261c <HAL_Init+0x40>)
 80025f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025f8:	4b08      	ldr	r3, [pc, #32]	@ (800261c <HAL_Init+0x40>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a07      	ldr	r2, [pc, #28]	@ (800261c <HAL_Init+0x40>)
 80025fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002602:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002604:	2003      	movs	r0, #3
 8002606:	f000 f94f 	bl	80028a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800260a:	200f      	movs	r0, #15
 800260c:	f000 f808 	bl	8002620 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002610:	f7ff fd18 	bl	8002044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	40023c00 	.word	0x40023c00

08002620 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002628:	4b12      	ldr	r3, [pc, #72]	@ (8002674 <HAL_InitTick+0x54>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	4b12      	ldr	r3, [pc, #72]	@ (8002678 <HAL_InitTick+0x58>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	4619      	mov	r1, r3
 8002632:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002636:	fbb3 f3f1 	udiv	r3, r3, r1
 800263a:	fbb2 f3f3 	udiv	r3, r2, r3
 800263e:	4618      	mov	r0, r3
 8002640:	f000 f967 	bl	8002912 <HAL_SYSTICK_Config>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e00e      	b.n	800266c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b0f      	cmp	r3, #15
 8002652:	d80a      	bhi.n	800266a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002654:	2200      	movs	r2, #0
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	f04f 30ff 	mov.w	r0, #4294967295
 800265c:	f000 f92f 	bl	80028be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002660:	4a06      	ldr	r2, [pc, #24]	@ (800267c <HAL_InitTick+0x5c>)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	e000      	b.n	800266c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
}
 800266c:	4618      	mov	r0, r3
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	20000004 	.word	0x20000004
 8002678:	2000000c 	.word	0x2000000c
 800267c:	20000008 	.word	0x20000008

08002680 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002684:	4b06      	ldr	r3, [pc, #24]	@ (80026a0 <HAL_IncTick+0x20>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	461a      	mov	r2, r3
 800268a:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <HAL_IncTick+0x24>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4413      	add	r3, r2
 8002690:	4a04      	ldr	r2, [pc, #16]	@ (80026a4 <HAL_IncTick+0x24>)
 8002692:	6013      	str	r3, [r2, #0]
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	2000000c 	.word	0x2000000c
 80026a4:	200003bc 	.word	0x200003bc

080026a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return uwTick;
 80026ac:	4b03      	ldr	r3, [pc, #12]	@ (80026bc <HAL_GetTick+0x14>)
 80026ae:	681b      	ldr	r3, [r3, #0]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	200003bc 	.word	0x200003bc

080026c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026c8:	f7ff ffee 	bl	80026a8 <HAL_GetTick>
 80026cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d8:	d005      	beq.n	80026e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026da:	4b0a      	ldr	r3, [pc, #40]	@ (8002704 <HAL_Delay+0x44>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	461a      	mov	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4413      	add	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026e6:	bf00      	nop
 80026e8:	f7ff ffde 	bl	80026a8 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d8f7      	bhi.n	80026e8 <HAL_Delay+0x28>
  {
  }
}
 80026f8:	bf00      	nop
 80026fa:	bf00      	nop
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	2000000c 	.word	0x2000000c

08002708 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002718:	4b0c      	ldr	r3, [pc, #48]	@ (800274c <__NVIC_SetPriorityGrouping+0x44>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002724:	4013      	ands	r3, r2
 8002726:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002730:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002734:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800273a:	4a04      	ldr	r2, [pc, #16]	@ (800274c <__NVIC_SetPriorityGrouping+0x44>)
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	60d3      	str	r3, [r2, #12]
}
 8002740:	bf00      	nop
 8002742:	3714      	adds	r7, #20
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	e000ed00 	.word	0xe000ed00

08002750 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002754:	4b04      	ldr	r3, [pc, #16]	@ (8002768 <__NVIC_GetPriorityGrouping+0x18>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	0a1b      	lsrs	r3, r3, #8
 800275a:	f003 0307 	and.w	r3, r3, #7
}
 800275e:	4618      	mov	r0, r3
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	2b00      	cmp	r3, #0
 800277c:	db0b      	blt.n	8002796 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800277e:	79fb      	ldrb	r3, [r7, #7]
 8002780:	f003 021f 	and.w	r2, r3, #31
 8002784:	4907      	ldr	r1, [pc, #28]	@ (80027a4 <__NVIC_EnableIRQ+0x38>)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	095b      	lsrs	r3, r3, #5
 800278c:	2001      	movs	r0, #1
 800278e:	fa00 f202 	lsl.w	r2, r0, r2
 8002792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	e000e100 	.word	0xe000e100

080027a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	6039      	str	r1, [r7, #0]
 80027b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	db0a      	blt.n	80027d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	490c      	ldr	r1, [pc, #48]	@ (80027f4 <__NVIC_SetPriority+0x4c>)
 80027c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c6:	0112      	lsls	r2, r2, #4
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	440b      	add	r3, r1
 80027cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027d0:	e00a      	b.n	80027e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	4908      	ldr	r1, [pc, #32]	@ (80027f8 <__NVIC_SetPriority+0x50>)
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	f003 030f 	and.w	r3, r3, #15
 80027de:	3b04      	subs	r3, #4
 80027e0:	0112      	lsls	r2, r2, #4
 80027e2:	b2d2      	uxtb	r2, r2
 80027e4:	440b      	add	r3, r1
 80027e6:	761a      	strb	r2, [r3, #24]
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	e000e100 	.word	0xe000e100
 80027f8:	e000ed00 	.word	0xe000ed00

080027fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b089      	sub	sp, #36	@ 0x24
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	f1c3 0307 	rsb	r3, r3, #7
 8002816:	2b04      	cmp	r3, #4
 8002818:	bf28      	it	cs
 800281a:	2304      	movcs	r3, #4
 800281c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	3304      	adds	r3, #4
 8002822:	2b06      	cmp	r3, #6
 8002824:	d902      	bls.n	800282c <NVIC_EncodePriority+0x30>
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	3b03      	subs	r3, #3
 800282a:	e000      	b.n	800282e <NVIC_EncodePriority+0x32>
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002830:	f04f 32ff 	mov.w	r2, #4294967295
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43da      	mvns	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	401a      	ands	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002844:	f04f 31ff 	mov.w	r1, #4294967295
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	fa01 f303 	lsl.w	r3, r1, r3
 800284e:	43d9      	mvns	r1, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002854:	4313      	orrs	r3, r2
         );
}
 8002856:	4618      	mov	r0, r3
 8002858:	3724      	adds	r7, #36	@ 0x24
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
	...

08002864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3b01      	subs	r3, #1
 8002870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002874:	d301      	bcc.n	800287a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002876:	2301      	movs	r3, #1
 8002878:	e00f      	b.n	800289a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287a:	4a0a      	ldr	r2, [pc, #40]	@ (80028a4 <SysTick_Config+0x40>)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3b01      	subs	r3, #1
 8002880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002882:	210f      	movs	r1, #15
 8002884:	f04f 30ff 	mov.w	r0, #4294967295
 8002888:	f7ff ff8e 	bl	80027a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800288c:	4b05      	ldr	r3, [pc, #20]	@ (80028a4 <SysTick_Config+0x40>)
 800288e:	2200      	movs	r2, #0
 8002890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002892:	4b04      	ldr	r3, [pc, #16]	@ (80028a4 <SysTick_Config+0x40>)
 8002894:	2207      	movs	r2, #7
 8002896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	e000e010 	.word	0xe000e010

080028a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f7ff ff29 	bl	8002708 <__NVIC_SetPriorityGrouping>
}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028be:	b580      	push	{r7, lr}
 80028c0:	b086      	sub	sp, #24
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	4603      	mov	r3, r0
 80028c6:	60b9      	str	r1, [r7, #8]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d0:	f7ff ff3e 	bl	8002750 <__NVIC_GetPriorityGrouping>
 80028d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	68b9      	ldr	r1, [r7, #8]
 80028da:	6978      	ldr	r0, [r7, #20]
 80028dc:	f7ff ff8e 	bl	80027fc <NVIC_EncodePriority>
 80028e0:	4602      	mov	r2, r0
 80028e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028e6:	4611      	mov	r1, r2
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff ff5d 	bl	80027a8 <__NVIC_SetPriority>
}
 80028ee:	bf00      	nop
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b082      	sub	sp, #8
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	4603      	mov	r3, r0
 80028fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ff31 	bl	800276c <__NVIC_EnableIRQ>
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b082      	sub	sp, #8
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f7ff ffa2 	bl	8002864 <SysTick_Config>
 8002920:	4603      	mov	r3, r0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
	...

0800292c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002938:	f7ff feb6 	bl	80026a8 <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d101      	bne.n	8002948 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e099      	b.n	8002a7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2202      	movs	r2, #2
 800294c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0201 	bic.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002968:	e00f      	b.n	800298a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800296a:	f7ff fe9d 	bl	80026a8 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b05      	cmp	r3, #5
 8002976:	d908      	bls.n	800298a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2220      	movs	r2, #32
 800297c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2203      	movs	r2, #3
 8002982:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e078      	b.n	8002a7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1e8      	bne.n	800296a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80029a0:	697a      	ldr	r2, [r7, #20]
 80029a2:	4b38      	ldr	r3, [pc, #224]	@ (8002a84 <HAL_DMA_Init+0x158>)
 80029a4:	4013      	ands	r3, r2
 80029a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	4313      	orrs	r3, r2
 80029da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e0:	2b04      	cmp	r3, #4
 80029e2:	d107      	bne.n	80029f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ec:	4313      	orrs	r3, r2
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	697a      	ldr	r2, [r7, #20]
 80029fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	f023 0307 	bic.w	r3, r3, #7
 8002a0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	d117      	bne.n	8002a4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d00e      	beq.n	8002a4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 fb01 	bl	8003038 <DMA_CheckFifoParam>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d008      	beq.n	8002a4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2240      	movs	r2, #64	@ 0x40
 8002a40:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e016      	b.n	8002a7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	697a      	ldr	r2, [r7, #20]
 8002a54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 fab8 	bl	8002fcc <DMA_CalcBaseAndBitshift>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a64:	223f      	movs	r2, #63	@ 0x3f
 8002a66:	409a      	lsls	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2201      	movs	r2, #1
 8002a76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3718      	adds	r7, #24
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	f010803f 	.word	0xf010803f

08002a88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
 8002a94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a96:	2300      	movs	r3, #0
 8002a98:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d101      	bne.n	8002aae <HAL_DMA_Start_IT+0x26>
 8002aaa:	2302      	movs	r3, #2
 8002aac:	e040      	b.n	8002b30 <HAL_DMA_Start_IT+0xa8>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d12f      	bne.n	8002b22 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2202      	movs	r2, #2
 8002ac6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	68b9      	ldr	r1, [r7, #8]
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f000 fa4a 	bl	8002f70 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ae0:	223f      	movs	r2, #63	@ 0x3f
 8002ae2:	409a      	lsls	r2, r3
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f042 0216 	orr.w	r2, r2, #22
 8002af6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d007      	beq.n	8002b10 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f042 0208 	orr.w	r2, r2, #8
 8002b0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f042 0201 	orr.w	r2, r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	e005      	b.n	8002b2e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b44:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b46:	f7ff fdaf 	bl	80026a8 <HAL_GetTick>
 8002b4a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d008      	beq.n	8002b6a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2280      	movs	r2, #128	@ 0x80
 8002b5c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e052      	b.n	8002c10 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f022 0216 	bic.w	r2, r2, #22
 8002b78:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	695a      	ldr	r2, [r3, #20]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b88:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d103      	bne.n	8002b9a <HAL_DMA_Abort+0x62>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d007      	beq.n	8002baa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0208 	bic.w	r2, r2, #8
 8002ba8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0201 	bic.w	r2, r2, #1
 8002bb8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bba:	e013      	b.n	8002be4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bbc:	f7ff fd74 	bl	80026a8 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b05      	cmp	r3, #5
 8002bc8:	d90c      	bls.n	8002be4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2203      	movs	r2, #3
 8002bd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e015      	b.n	8002c10 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1e4      	bne.n	8002bbc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf6:	223f      	movs	r2, #63	@ 0x3f
 8002bf8:	409a      	lsls	r2, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3710      	adds	r7, #16
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d004      	beq.n	8002c36 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2280      	movs	r2, #128	@ 0x80
 8002c30:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e00c      	b.n	8002c50 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2205      	movs	r2, #5
 8002c3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0201 	bic.w	r2, r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c68:	4b8e      	ldr	r3, [pc, #568]	@ (8002ea4 <HAL_DMA_IRQHandler+0x248>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a8e      	ldr	r2, [pc, #568]	@ (8002ea8 <HAL_DMA_IRQHandler+0x24c>)
 8002c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c72:	0a9b      	lsrs	r3, r3, #10
 8002c74:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c7a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c86:	2208      	movs	r2, #8
 8002c88:	409a      	lsls	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d01a      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0304 	and.w	r3, r3, #4
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d013      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0204 	bic.w	r2, r2, #4
 8002cae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb4:	2208      	movs	r2, #8
 8002cb6:	409a      	lsls	r2, r3
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc0:	f043 0201 	orr.w	r2, r3, #1
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ccc:	2201      	movs	r2, #1
 8002cce:	409a      	lsls	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d012      	beq.n	8002cfe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00b      	beq.n	8002cfe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cea:	2201      	movs	r2, #1
 8002cec:	409a      	lsls	r2, r3
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf6:	f043 0202 	orr.w	r2, r3, #2
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d02:	2204      	movs	r2, #4
 8002d04:	409a      	lsls	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d012      	beq.n	8002d34 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00b      	beq.n	8002d34 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d20:	2204      	movs	r2, #4
 8002d22:	409a      	lsls	r2, r3
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d2c:	f043 0204 	orr.w	r2, r3, #4
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d38:	2210      	movs	r2, #16
 8002d3a:	409a      	lsls	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	4013      	ands	r3, r2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d043      	beq.n	8002dcc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0308 	and.w	r3, r3, #8
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d03c      	beq.n	8002dcc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d56:	2210      	movs	r2, #16
 8002d58:	409a      	lsls	r2, r3
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d018      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d108      	bne.n	8002d8c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d024      	beq.n	8002dcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	4798      	blx	r3
 8002d8a:	e01f      	b.n	8002dcc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d01b      	beq.n	8002dcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	4798      	blx	r3
 8002d9c:	e016      	b.n	8002dcc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d107      	bne.n	8002dbc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 0208 	bic.w	r2, r2, #8
 8002dba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	409a      	lsls	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 808f 	beq.w	8002efc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0310 	and.w	r3, r3, #16
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	f000 8087 	beq.w	8002efc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df2:	2220      	movs	r2, #32
 8002df4:	409a      	lsls	r2, r3
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b05      	cmp	r3, #5
 8002e04:	d136      	bne.n	8002e74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0216 	bic.w	r2, r2, #22
 8002e14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	695a      	ldr	r2, [r3, #20]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d103      	bne.n	8002e36 <HAL_DMA_IRQHandler+0x1da>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d007      	beq.n	8002e46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0208 	bic.w	r2, r2, #8
 8002e44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e4a:	223f      	movs	r2, #63	@ 0x3f
 8002e4c:	409a      	lsls	r2, r3
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d07e      	beq.n	8002f68 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	4798      	blx	r3
        }
        return;
 8002e72:	e079      	b.n	8002f68 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d01d      	beq.n	8002ebe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d10d      	bne.n	8002eac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d031      	beq.n	8002efc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	4798      	blx	r3
 8002ea0:	e02c      	b.n	8002efc <HAL_DMA_IRQHandler+0x2a0>
 8002ea2:	bf00      	nop
 8002ea4:	20000004 	.word	0x20000004
 8002ea8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d023      	beq.n	8002efc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	4798      	blx	r3
 8002ebc:	e01e      	b.n	8002efc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10f      	bne.n	8002eec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 0210 	bic.w	r2, r2, #16
 8002eda:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d003      	beq.n	8002efc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d032      	beq.n	8002f6a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d022      	beq.n	8002f56 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2205      	movs	r2, #5
 8002f14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 0201 	bic.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	60bb      	str	r3, [r7, #8]
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d307      	bcc.n	8002f44 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f2      	bne.n	8002f28 <HAL_DMA_IRQHandler+0x2cc>
 8002f42:	e000      	b.n	8002f46 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f44:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d005      	beq.n	8002f6a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	4798      	blx	r3
 8002f66:	e000      	b.n	8002f6a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f68:	bf00      	nop
    }
  }
}
 8002f6a:	3718      	adds	r7, #24
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
 8002f7c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002f8c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	2b40      	cmp	r3, #64	@ 0x40
 8002f9c:	d108      	bne.n	8002fb0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68ba      	ldr	r2, [r7, #8]
 8002fac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fae:	e007      	b.n	8002fc0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68ba      	ldr	r2, [r7, #8]
 8002fb6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	60da      	str	r2, [r3, #12]
}
 8002fc0:	bf00      	nop
 8002fc2:	3714      	adds	r7, #20
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	3b10      	subs	r3, #16
 8002fdc:	4a14      	ldr	r2, [pc, #80]	@ (8003030 <DMA_CalcBaseAndBitshift+0x64>)
 8002fde:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe2:	091b      	lsrs	r3, r3, #4
 8002fe4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002fe6:	4a13      	ldr	r2, [pc, #76]	@ (8003034 <DMA_CalcBaseAndBitshift+0x68>)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	4413      	add	r3, r2
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2b03      	cmp	r3, #3
 8002ff8:	d909      	bls.n	800300e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003002:	f023 0303 	bic.w	r3, r3, #3
 8003006:	1d1a      	adds	r2, r3, #4
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	659a      	str	r2, [r3, #88]	@ 0x58
 800300c:	e007      	b.n	800301e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003016:	f023 0303 	bic.w	r3, r3, #3
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003022:	4618      	mov	r0, r3
 8003024:	3714      	adds	r7, #20
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	aaaaaaab 	.word	0xaaaaaaab
 8003034:	08006cac 	.word	0x08006cac

08003038 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003040:	2300      	movs	r3, #0
 8003042:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003048:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d11f      	bne.n	8003092 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2b03      	cmp	r3, #3
 8003056:	d856      	bhi.n	8003106 <DMA_CheckFifoParam+0xce>
 8003058:	a201      	add	r2, pc, #4	@ (adr r2, 8003060 <DMA_CheckFifoParam+0x28>)
 800305a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800305e:	bf00      	nop
 8003060:	08003071 	.word	0x08003071
 8003064:	08003083 	.word	0x08003083
 8003068:	08003071 	.word	0x08003071
 800306c:	08003107 	.word	0x08003107
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003074:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d046      	beq.n	800310a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003080:	e043      	b.n	800310a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003086:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800308a:	d140      	bne.n	800310e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003090:	e03d      	b.n	800310e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800309a:	d121      	bne.n	80030e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	2b03      	cmp	r3, #3
 80030a0:	d837      	bhi.n	8003112 <DMA_CheckFifoParam+0xda>
 80030a2:	a201      	add	r2, pc, #4	@ (adr r2, 80030a8 <DMA_CheckFifoParam+0x70>)
 80030a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a8:	080030b9 	.word	0x080030b9
 80030ac:	080030bf 	.word	0x080030bf
 80030b0:	080030b9 	.word	0x080030b9
 80030b4:	080030d1 	.word	0x080030d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	73fb      	strb	r3, [r7, #15]
      break;
 80030bc:	e030      	b.n	8003120 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d025      	beq.n	8003116 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030ce:	e022      	b.n	8003116 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030d8:	d11f      	bne.n	800311a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030de:	e01c      	b.n	800311a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d903      	bls.n	80030ee <DMA_CheckFifoParam+0xb6>
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	2b03      	cmp	r3, #3
 80030ea:	d003      	beq.n	80030f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030ec:	e018      	b.n	8003120 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	73fb      	strb	r3, [r7, #15]
      break;
 80030f2:	e015      	b.n	8003120 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00e      	beq.n	800311e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	73fb      	strb	r3, [r7, #15]
      break;
 8003104:	e00b      	b.n	800311e <DMA_CheckFifoParam+0xe6>
      break;
 8003106:	bf00      	nop
 8003108:	e00a      	b.n	8003120 <DMA_CheckFifoParam+0xe8>
      break;
 800310a:	bf00      	nop
 800310c:	e008      	b.n	8003120 <DMA_CheckFifoParam+0xe8>
      break;
 800310e:	bf00      	nop
 8003110:	e006      	b.n	8003120 <DMA_CheckFifoParam+0xe8>
      break;
 8003112:	bf00      	nop
 8003114:	e004      	b.n	8003120 <DMA_CheckFifoParam+0xe8>
      break;
 8003116:	bf00      	nop
 8003118:	e002      	b.n	8003120 <DMA_CheckFifoParam+0xe8>
      break;   
 800311a:	bf00      	nop
 800311c:	e000      	b.n	8003120 <DMA_CheckFifoParam+0xe8>
      break;
 800311e:	bf00      	nop
    }
  } 
  
  return status; 
 8003120:	7bfb      	ldrb	r3, [r7, #15]
}
 8003122:	4618      	mov	r0, r3
 8003124:	3714      	adds	r7, #20
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop

08003130 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003130:	b480      	push	{r7}
 8003132:	b089      	sub	sp, #36	@ 0x24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800313a:	2300      	movs	r3, #0
 800313c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800313e:	2300      	movs	r3, #0
 8003140:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003142:	2300      	movs	r3, #0
 8003144:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003146:	2300      	movs	r3, #0
 8003148:	61fb      	str	r3, [r7, #28]
 800314a:	e177      	b.n	800343c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800314c:	2201      	movs	r2, #1
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	697a      	ldr	r2, [r7, #20]
 800315c:	4013      	ands	r3, r2
 800315e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	429a      	cmp	r2, r3
 8003166:	f040 8166 	bne.w	8003436 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f003 0303 	and.w	r3, r3, #3
 8003172:	2b01      	cmp	r3, #1
 8003174:	d005      	beq.n	8003182 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800317e:	2b02      	cmp	r3, #2
 8003180:	d130      	bne.n	80031e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	2203      	movs	r2, #3
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	43db      	mvns	r3, r3
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	4013      	ands	r3, r2
 8003198:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	69ba      	ldr	r2, [r7, #24]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031b8:	2201      	movs	r2, #1
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	43db      	mvns	r3, r3
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4013      	ands	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	f003 0201 	and.w	r2, r3, #1
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	4313      	orrs	r3, r2
 80031dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 0303 	and.w	r3, r3, #3
 80031ec:	2b03      	cmp	r3, #3
 80031ee:	d017      	beq.n	8003220 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	2203      	movs	r2, #3
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	43db      	mvns	r3, r3
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	4013      	ands	r3, r2
 8003206:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	4313      	orrs	r3, r2
 8003218:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 0303 	and.w	r3, r3, #3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d123      	bne.n	8003274 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	08da      	lsrs	r2, r3, #3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3208      	adds	r2, #8
 8003234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003238:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	220f      	movs	r2, #15
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	691a      	ldr	r2, [r3, #16]
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	f003 0307 	and.w	r3, r3, #7
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4313      	orrs	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	08da      	lsrs	r2, r3, #3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	3208      	adds	r2, #8
 800326e:	69b9      	ldr	r1, [r7, #24]
 8003270:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	2203      	movs	r2, #3
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	43db      	mvns	r3, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4013      	ands	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f003 0203 	and.w	r2, r3, #3
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4313      	orrs	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f000 80c0 	beq.w	8003436 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032b6:	2300      	movs	r3, #0
 80032b8:	60fb      	str	r3, [r7, #12]
 80032ba:	4b66      	ldr	r3, [pc, #408]	@ (8003454 <HAL_GPIO_Init+0x324>)
 80032bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032be:	4a65      	ldr	r2, [pc, #404]	@ (8003454 <HAL_GPIO_Init+0x324>)
 80032c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80032c6:	4b63      	ldr	r3, [pc, #396]	@ (8003454 <HAL_GPIO_Init+0x324>)
 80032c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032ce:	60fb      	str	r3, [r7, #12]
 80032d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032d2:	4a61      	ldr	r2, [pc, #388]	@ (8003458 <HAL_GPIO_Init+0x328>)
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	089b      	lsrs	r3, r3, #2
 80032d8:	3302      	adds	r3, #2
 80032da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	f003 0303 	and.w	r3, r3, #3
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	220f      	movs	r2, #15
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	43db      	mvns	r3, r3
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4013      	ands	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a58      	ldr	r2, [pc, #352]	@ (800345c <HAL_GPIO_Init+0x32c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d037      	beq.n	800336e <HAL_GPIO_Init+0x23e>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a57      	ldr	r2, [pc, #348]	@ (8003460 <HAL_GPIO_Init+0x330>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d031      	beq.n	800336a <HAL_GPIO_Init+0x23a>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a56      	ldr	r2, [pc, #344]	@ (8003464 <HAL_GPIO_Init+0x334>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d02b      	beq.n	8003366 <HAL_GPIO_Init+0x236>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a55      	ldr	r2, [pc, #340]	@ (8003468 <HAL_GPIO_Init+0x338>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d025      	beq.n	8003362 <HAL_GPIO_Init+0x232>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a54      	ldr	r2, [pc, #336]	@ (800346c <HAL_GPIO_Init+0x33c>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d01f      	beq.n	800335e <HAL_GPIO_Init+0x22e>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a53      	ldr	r2, [pc, #332]	@ (8003470 <HAL_GPIO_Init+0x340>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d019      	beq.n	800335a <HAL_GPIO_Init+0x22a>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a52      	ldr	r2, [pc, #328]	@ (8003474 <HAL_GPIO_Init+0x344>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d013      	beq.n	8003356 <HAL_GPIO_Init+0x226>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a51      	ldr	r2, [pc, #324]	@ (8003478 <HAL_GPIO_Init+0x348>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d00d      	beq.n	8003352 <HAL_GPIO_Init+0x222>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a50      	ldr	r2, [pc, #320]	@ (800347c <HAL_GPIO_Init+0x34c>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d007      	beq.n	800334e <HAL_GPIO_Init+0x21e>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a4f      	ldr	r2, [pc, #316]	@ (8003480 <HAL_GPIO_Init+0x350>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d101      	bne.n	800334a <HAL_GPIO_Init+0x21a>
 8003346:	2309      	movs	r3, #9
 8003348:	e012      	b.n	8003370 <HAL_GPIO_Init+0x240>
 800334a:	230a      	movs	r3, #10
 800334c:	e010      	b.n	8003370 <HAL_GPIO_Init+0x240>
 800334e:	2308      	movs	r3, #8
 8003350:	e00e      	b.n	8003370 <HAL_GPIO_Init+0x240>
 8003352:	2307      	movs	r3, #7
 8003354:	e00c      	b.n	8003370 <HAL_GPIO_Init+0x240>
 8003356:	2306      	movs	r3, #6
 8003358:	e00a      	b.n	8003370 <HAL_GPIO_Init+0x240>
 800335a:	2305      	movs	r3, #5
 800335c:	e008      	b.n	8003370 <HAL_GPIO_Init+0x240>
 800335e:	2304      	movs	r3, #4
 8003360:	e006      	b.n	8003370 <HAL_GPIO_Init+0x240>
 8003362:	2303      	movs	r3, #3
 8003364:	e004      	b.n	8003370 <HAL_GPIO_Init+0x240>
 8003366:	2302      	movs	r3, #2
 8003368:	e002      	b.n	8003370 <HAL_GPIO_Init+0x240>
 800336a:	2301      	movs	r3, #1
 800336c:	e000      	b.n	8003370 <HAL_GPIO_Init+0x240>
 800336e:	2300      	movs	r3, #0
 8003370:	69fa      	ldr	r2, [r7, #28]
 8003372:	f002 0203 	and.w	r2, r2, #3
 8003376:	0092      	lsls	r2, r2, #2
 8003378:	4093      	lsls	r3, r2
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4313      	orrs	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003380:	4935      	ldr	r1, [pc, #212]	@ (8003458 <HAL_GPIO_Init+0x328>)
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	089b      	lsrs	r3, r3, #2
 8003386:	3302      	adds	r3, #2
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800338e:	4b3d      	ldr	r3, [pc, #244]	@ (8003484 <HAL_GPIO_Init+0x354>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	43db      	mvns	r3, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4013      	ands	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033b2:	4a34      	ldr	r2, [pc, #208]	@ (8003484 <HAL_GPIO_Init+0x354>)
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033b8:	4b32      	ldr	r3, [pc, #200]	@ (8003484 <HAL_GPIO_Init+0x354>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	43db      	mvns	r3, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4013      	ands	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	4313      	orrs	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033dc:	4a29      	ldr	r2, [pc, #164]	@ (8003484 <HAL_GPIO_Init+0x354>)
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033e2:	4b28      	ldr	r3, [pc, #160]	@ (8003484 <HAL_GPIO_Init+0x354>)
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	43db      	mvns	r3, r3
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	4013      	ands	r3, r2
 80033f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	4313      	orrs	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003406:	4a1f      	ldr	r2, [pc, #124]	@ (8003484 <HAL_GPIO_Init+0x354>)
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800340c:	4b1d      	ldr	r3, [pc, #116]	@ (8003484 <HAL_GPIO_Init+0x354>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	43db      	mvns	r3, r3
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4013      	ands	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d003      	beq.n	8003430 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	4313      	orrs	r3, r2
 800342e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003430:	4a14      	ldr	r2, [pc, #80]	@ (8003484 <HAL_GPIO_Init+0x354>)
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	3301      	adds	r3, #1
 800343a:	61fb      	str	r3, [r7, #28]
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	2b0f      	cmp	r3, #15
 8003440:	f67f ae84 	bls.w	800314c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003444:	bf00      	nop
 8003446:	bf00      	nop
 8003448:	3724      	adds	r7, #36	@ 0x24
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	40023800 	.word	0x40023800
 8003458:	40013800 	.word	0x40013800
 800345c:	40020000 	.word	0x40020000
 8003460:	40020400 	.word	0x40020400
 8003464:	40020800 	.word	0x40020800
 8003468:	40020c00 	.word	0x40020c00
 800346c:	40021000 	.word	0x40021000
 8003470:	40021400 	.word	0x40021400
 8003474:	40021800 	.word	0x40021800
 8003478:	40021c00 	.word	0x40021c00
 800347c:	40022000 	.word	0x40022000
 8003480:	40022400 	.word	0x40022400
 8003484:	40013c00 	.word	0x40013c00

08003488 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	460b      	mov	r3, r1
 8003492:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	691a      	ldr	r2, [r3, #16]
 8003498:	887b      	ldrh	r3, [r7, #2]
 800349a:	4013      	ands	r3, r2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d002      	beq.n	80034a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034a0:	2301      	movs	r3, #1
 80034a2:	73fb      	strb	r3, [r7, #15]
 80034a4:	e001      	b.n	80034aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034a6:	2300      	movs	r3, #0
 80034a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3714      	adds	r7, #20
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	807b      	strh	r3, [r7, #2]
 80034c4:	4613      	mov	r3, r2
 80034c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034c8:	787b      	ldrb	r3, [r7, #1]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ce:	887a      	ldrh	r2, [r7, #2]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034d4:	e003      	b.n	80034de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034d6:	887b      	ldrh	r3, [r7, #2]
 80034d8:	041a      	lsls	r2, r3, #16
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	619a      	str	r2, [r3, #24]
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b085      	sub	sp, #20
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
 80034f2:	460b      	mov	r3, r1
 80034f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80034fc:	887a      	ldrh	r2, [r7, #2]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	4013      	ands	r3, r2
 8003502:	041a      	lsls	r2, r3, #16
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	43d9      	mvns	r1, r3
 8003508:	887b      	ldrh	r3, [r7, #2]
 800350a:	400b      	ands	r3, r1
 800350c:	431a      	orrs	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	619a      	str	r2, [r3, #24]
}
 8003512:	bf00      	nop
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
	...

08003520 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800352a:	4b08      	ldr	r3, [pc, #32]	@ (800354c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	88fb      	ldrh	r3, [r7, #6]
 8003530:	4013      	ands	r3, r2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d006      	beq.n	8003544 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003536:	4a05      	ldr	r2, [pc, #20]	@ (800354c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003538:	88fb      	ldrh	r3, [r7, #6]
 800353a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800353c:	88fb      	ldrh	r3, [r7, #6]
 800353e:	4618      	mov	r0, r3
 8003540:	f7fe f856 	bl	80015f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003544:	bf00      	nop
 8003546:	3708      	adds	r7, #8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40013c00 	.word	0x40013c00

08003550 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b086      	sub	sp, #24
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e267      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	d075      	beq.n	800365a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800356e:	4b88      	ldr	r3, [pc, #544]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 030c 	and.w	r3, r3, #12
 8003576:	2b04      	cmp	r3, #4
 8003578:	d00c      	beq.n	8003594 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800357a:	4b85      	ldr	r3, [pc, #532]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003582:	2b08      	cmp	r3, #8
 8003584:	d112      	bne.n	80035ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003586:	4b82      	ldr	r3, [pc, #520]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800358e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003592:	d10b      	bne.n	80035ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003594:	4b7e      	ldr	r3, [pc, #504]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d05b      	beq.n	8003658 <HAL_RCC_OscConfig+0x108>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d157      	bne.n	8003658 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e242      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035b4:	d106      	bne.n	80035c4 <HAL_RCC_OscConfig+0x74>
 80035b6:	4b76      	ldr	r3, [pc, #472]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a75      	ldr	r2, [pc, #468]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	e01d      	b.n	8003600 <HAL_RCC_OscConfig+0xb0>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035cc:	d10c      	bne.n	80035e8 <HAL_RCC_OscConfig+0x98>
 80035ce:	4b70      	ldr	r3, [pc, #448]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a6f      	ldr	r2, [pc, #444]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	4b6d      	ldr	r3, [pc, #436]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a6c      	ldr	r2, [pc, #432]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035e4:	6013      	str	r3, [r2, #0]
 80035e6:	e00b      	b.n	8003600 <HAL_RCC_OscConfig+0xb0>
 80035e8:	4b69      	ldr	r3, [pc, #420]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a68      	ldr	r2, [pc, #416]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035f2:	6013      	str	r3, [r2, #0]
 80035f4:	4b66      	ldr	r3, [pc, #408]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a65      	ldr	r2, [pc, #404]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80035fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d013      	beq.n	8003630 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003608:	f7ff f84e 	bl	80026a8 <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800360e:	e008      	b.n	8003622 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003610:	f7ff f84a 	bl	80026a8 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b64      	cmp	r3, #100	@ 0x64
 800361c:	d901      	bls.n	8003622 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e207      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003622:	4b5b      	ldr	r3, [pc, #364]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d0f0      	beq.n	8003610 <HAL_RCC_OscConfig+0xc0>
 800362e:	e014      	b.n	800365a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003630:	f7ff f83a 	bl	80026a8 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003638:	f7ff f836 	bl	80026a8 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b64      	cmp	r3, #100	@ 0x64
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e1f3      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800364a:	4b51      	ldr	r3, [pc, #324]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1f0      	bne.n	8003638 <HAL_RCC_OscConfig+0xe8>
 8003656:	e000      	b.n	800365a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003658:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d063      	beq.n	800372e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003666:	4b4a      	ldr	r3, [pc, #296]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 030c 	and.w	r3, r3, #12
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00b      	beq.n	800368a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003672:	4b47      	ldr	r3, [pc, #284]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800367a:	2b08      	cmp	r3, #8
 800367c:	d11c      	bne.n	80036b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800367e:	4b44      	ldr	r3, [pc, #272]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d116      	bne.n	80036b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800368a:	4b41      	ldr	r3, [pc, #260]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d005      	beq.n	80036a2 <HAL_RCC_OscConfig+0x152>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d001      	beq.n	80036a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e1c7      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	4937      	ldr	r1, [pc, #220]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036b6:	e03a      	b.n	800372e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d020      	beq.n	8003702 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036c0:	4b34      	ldr	r3, [pc, #208]	@ (8003794 <HAL_RCC_OscConfig+0x244>)
 80036c2:	2201      	movs	r2, #1
 80036c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c6:	f7fe ffef 	bl	80026a8 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ce:	f7fe ffeb 	bl	80026a8 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e1a8      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d0f0      	beq.n	80036ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ec:	4b28      	ldr	r3, [pc, #160]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	4925      	ldr	r1, [pc, #148]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	600b      	str	r3, [r1, #0]
 8003700:	e015      	b.n	800372e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003702:	4b24      	ldr	r3, [pc, #144]	@ (8003794 <HAL_RCC_OscConfig+0x244>)
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003708:	f7fe ffce 	bl	80026a8 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003710:	f7fe ffca 	bl	80026a8 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e187      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003722:	4b1b      	ldr	r3, [pc, #108]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1f0      	bne.n	8003710 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0308 	and.w	r3, r3, #8
 8003736:	2b00      	cmp	r3, #0
 8003738:	d036      	beq.n	80037a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d016      	beq.n	8003770 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003742:	4b15      	ldr	r3, [pc, #84]	@ (8003798 <HAL_RCC_OscConfig+0x248>)
 8003744:	2201      	movs	r2, #1
 8003746:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003748:	f7fe ffae 	bl	80026a8 <HAL_GetTick>
 800374c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003750:	f7fe ffaa 	bl	80026a8 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e167      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003762:	4b0b      	ldr	r3, [pc, #44]	@ (8003790 <HAL_RCC_OscConfig+0x240>)
 8003764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d0f0      	beq.n	8003750 <HAL_RCC_OscConfig+0x200>
 800376e:	e01b      	b.n	80037a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003770:	4b09      	ldr	r3, [pc, #36]	@ (8003798 <HAL_RCC_OscConfig+0x248>)
 8003772:	2200      	movs	r2, #0
 8003774:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003776:	f7fe ff97 	bl	80026a8 <HAL_GetTick>
 800377a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800377c:	e00e      	b.n	800379c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800377e:	f7fe ff93 	bl	80026a8 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b02      	cmp	r3, #2
 800378a:	d907      	bls.n	800379c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e150      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
 8003790:	40023800 	.word	0x40023800
 8003794:	42470000 	.word	0x42470000
 8003798:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800379c:	4b88      	ldr	r3, [pc, #544]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 800379e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1ea      	bne.n	800377e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0304 	and.w	r3, r3, #4
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f000 8097 	beq.w	80038e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037b6:	2300      	movs	r3, #0
 80037b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037ba:	4b81      	ldr	r3, [pc, #516]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 80037bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10f      	bne.n	80037e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037c6:	2300      	movs	r3, #0
 80037c8:	60bb      	str	r3, [r7, #8]
 80037ca:	4b7d      	ldr	r3, [pc, #500]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 80037cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ce:	4a7c      	ldr	r2, [pc, #496]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 80037d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80037d6:	4b7a      	ldr	r3, [pc, #488]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037de:	60bb      	str	r3, [r7, #8]
 80037e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037e2:	2301      	movs	r3, #1
 80037e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e6:	4b77      	ldr	r3, [pc, #476]	@ (80039c4 <HAL_RCC_OscConfig+0x474>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d118      	bne.n	8003824 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037f2:	4b74      	ldr	r3, [pc, #464]	@ (80039c4 <HAL_RCC_OscConfig+0x474>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a73      	ldr	r2, [pc, #460]	@ (80039c4 <HAL_RCC_OscConfig+0x474>)
 80037f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037fe:	f7fe ff53 	bl	80026a8 <HAL_GetTick>
 8003802:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003804:	e008      	b.n	8003818 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003806:	f7fe ff4f 	bl	80026a8 <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	2b02      	cmp	r3, #2
 8003812:	d901      	bls.n	8003818 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e10c      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003818:	4b6a      	ldr	r3, [pc, #424]	@ (80039c4 <HAL_RCC_OscConfig+0x474>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003820:	2b00      	cmp	r3, #0
 8003822:	d0f0      	beq.n	8003806 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d106      	bne.n	800383a <HAL_RCC_OscConfig+0x2ea>
 800382c:	4b64      	ldr	r3, [pc, #400]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 800382e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003830:	4a63      	ldr	r2, [pc, #396]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 8003832:	f043 0301 	orr.w	r3, r3, #1
 8003836:	6713      	str	r3, [r2, #112]	@ 0x70
 8003838:	e01c      	b.n	8003874 <HAL_RCC_OscConfig+0x324>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	2b05      	cmp	r3, #5
 8003840:	d10c      	bne.n	800385c <HAL_RCC_OscConfig+0x30c>
 8003842:	4b5f      	ldr	r3, [pc, #380]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 8003844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003846:	4a5e      	ldr	r2, [pc, #376]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 8003848:	f043 0304 	orr.w	r3, r3, #4
 800384c:	6713      	str	r3, [r2, #112]	@ 0x70
 800384e:	4b5c      	ldr	r3, [pc, #368]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 8003850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003852:	4a5b      	ldr	r2, [pc, #364]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 8003854:	f043 0301 	orr.w	r3, r3, #1
 8003858:	6713      	str	r3, [r2, #112]	@ 0x70
 800385a:	e00b      	b.n	8003874 <HAL_RCC_OscConfig+0x324>
 800385c:	4b58      	ldr	r3, [pc, #352]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 800385e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003860:	4a57      	ldr	r2, [pc, #348]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 8003862:	f023 0301 	bic.w	r3, r3, #1
 8003866:	6713      	str	r3, [r2, #112]	@ 0x70
 8003868:	4b55      	ldr	r3, [pc, #340]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 800386a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800386c:	4a54      	ldr	r2, [pc, #336]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 800386e:	f023 0304 	bic.w	r3, r3, #4
 8003872:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d015      	beq.n	80038a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800387c:	f7fe ff14 	bl	80026a8 <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003882:	e00a      	b.n	800389a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003884:	f7fe ff10 	bl	80026a8 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003892:	4293      	cmp	r3, r2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e0cb      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800389a:	4b49      	ldr	r3, [pc, #292]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 800389c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d0ee      	beq.n	8003884 <HAL_RCC_OscConfig+0x334>
 80038a6:	e014      	b.n	80038d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038a8:	f7fe fefe 	bl	80026a8 <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ae:	e00a      	b.n	80038c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038b0:	f7fe fefa 	bl	80026a8 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038be:	4293      	cmp	r3, r2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e0b5      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038c6:	4b3e      	ldr	r3, [pc, #248]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 80038c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1ee      	bne.n	80038b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038d2:	7dfb      	ldrb	r3, [r7, #23]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d105      	bne.n	80038e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038d8:	4b39      	ldr	r3, [pc, #228]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 80038da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038dc:	4a38      	ldr	r2, [pc, #224]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 80038de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	f000 80a1 	beq.w	8003a30 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038ee:	4b34      	ldr	r3, [pc, #208]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f003 030c 	and.w	r3, r3, #12
 80038f6:	2b08      	cmp	r3, #8
 80038f8:	d05c      	beq.n	80039b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d141      	bne.n	8003986 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003902:	4b31      	ldr	r3, [pc, #196]	@ (80039c8 <HAL_RCC_OscConfig+0x478>)
 8003904:	2200      	movs	r2, #0
 8003906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003908:	f7fe fece 	bl	80026a8 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003910:	f7fe feca 	bl	80026a8 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e087      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003922:	4b27      	ldr	r3, [pc, #156]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f0      	bne.n	8003910 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	69da      	ldr	r2, [r3, #28]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	431a      	orrs	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393c:	019b      	lsls	r3, r3, #6
 800393e:	431a      	orrs	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003944:	085b      	lsrs	r3, r3, #1
 8003946:	3b01      	subs	r3, #1
 8003948:	041b      	lsls	r3, r3, #16
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003950:	061b      	lsls	r3, r3, #24
 8003952:	491b      	ldr	r1, [pc, #108]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 8003954:	4313      	orrs	r3, r2
 8003956:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003958:	4b1b      	ldr	r3, [pc, #108]	@ (80039c8 <HAL_RCC_OscConfig+0x478>)
 800395a:	2201      	movs	r2, #1
 800395c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395e:	f7fe fea3 	bl	80026a8 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003966:	f7fe fe9f 	bl	80026a8 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e05c      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003978:	4b11      	ldr	r3, [pc, #68]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0f0      	beq.n	8003966 <HAL_RCC_OscConfig+0x416>
 8003984:	e054      	b.n	8003a30 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003986:	4b10      	ldr	r3, [pc, #64]	@ (80039c8 <HAL_RCC_OscConfig+0x478>)
 8003988:	2200      	movs	r2, #0
 800398a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398c:	f7fe fe8c 	bl	80026a8 <HAL_GetTick>
 8003990:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003994:	f7fe fe88 	bl	80026a8 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e045      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039a6:	4b06      	ldr	r3, [pc, #24]	@ (80039c0 <HAL_RCC_OscConfig+0x470>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1f0      	bne.n	8003994 <HAL_RCC_OscConfig+0x444>
 80039b2:	e03d      	b.n	8003a30 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d107      	bne.n	80039cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e038      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
 80039c0:	40023800 	.word	0x40023800
 80039c4:	40007000 	.word	0x40007000
 80039c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80039cc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a3c <HAL_RCC_OscConfig+0x4ec>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d028      	beq.n	8003a2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d121      	bne.n	8003a2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d11a      	bne.n	8003a2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80039fc:	4013      	ands	r3, r2
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a02:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d111      	bne.n	8003a2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a12:	085b      	lsrs	r3, r3, #1
 8003a14:	3b01      	subs	r3, #1
 8003a16:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d107      	bne.n	8003a2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a26:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d001      	beq.n	8003a30 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e000      	b.n	8003a32 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40023800 	.word	0x40023800

08003a40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e0cc      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a54:	4b68      	ldr	r3, [pc, #416]	@ (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 030f 	and.w	r3, r3, #15
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d90c      	bls.n	8003a7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a62:	4b65      	ldr	r3, [pc, #404]	@ (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a6a:	4b63      	ldr	r3, [pc, #396]	@ (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 030f 	and.w	r3, r3, #15
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d001      	beq.n	8003a7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e0b8      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d020      	beq.n	8003aca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d005      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a94:	4b59      	ldr	r3, [pc, #356]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	4a58      	ldr	r2, [pc, #352]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003a9a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a9e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0308 	and.w	r3, r3, #8
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d005      	beq.n	8003ab8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003aac:	4b53      	ldr	r3, [pc, #332]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	4a52      	ldr	r2, [pc, #328]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003ab2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ab6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ab8:	4b50      	ldr	r3, [pc, #320]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	494d      	ldr	r1, [pc, #308]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d044      	beq.n	8003b60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d107      	bne.n	8003aee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ade:	4b47      	ldr	r3, [pc, #284]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d119      	bne.n	8003b1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e07f      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d003      	beq.n	8003afe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003afa:	2b03      	cmp	r3, #3
 8003afc:	d107      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003afe:	4b3f      	ldr	r3, [pc, #252]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d109      	bne.n	8003b1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e06f      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b0e:	4b3b      	ldr	r3, [pc, #236]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e067      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b1e:	4b37      	ldr	r3, [pc, #220]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f023 0203 	bic.w	r2, r3, #3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	4934      	ldr	r1, [pc, #208]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b30:	f7fe fdba 	bl	80026a8 <HAL_GetTick>
 8003b34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b36:	e00a      	b.n	8003b4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b38:	f7fe fdb6 	bl	80026a8 <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e04f      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b4e:	4b2b      	ldr	r3, [pc, #172]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 020c 	and.w	r2, r3, #12
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d1eb      	bne.n	8003b38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b60:	4b25      	ldr	r3, [pc, #148]	@ (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 030f 	and.w	r3, r3, #15
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d20c      	bcs.n	8003b88 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b6e:	4b22      	ldr	r3, [pc, #136]	@ (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	b2d2      	uxtb	r2, r2
 8003b74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b76:	4b20      	ldr	r3, [pc, #128]	@ (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 030f 	and.w	r3, r3, #15
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d001      	beq.n	8003b88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e032      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d008      	beq.n	8003ba6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b94:	4b19      	ldr	r3, [pc, #100]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	4916      	ldr	r1, [pc, #88]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0308 	and.w	r3, r3, #8
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d009      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bb2:	4b12      	ldr	r3, [pc, #72]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	490e      	ldr	r1, [pc, #56]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bc6:	f000 f821 	bl	8003c0c <HAL_RCC_GetSysClockFreq>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	091b      	lsrs	r3, r3, #4
 8003bd2:	f003 030f 	and.w	r3, r3, #15
 8003bd6:	490a      	ldr	r1, [pc, #40]	@ (8003c00 <HAL_RCC_ClockConfig+0x1c0>)
 8003bd8:	5ccb      	ldrb	r3, [r1, r3]
 8003bda:	fa22 f303 	lsr.w	r3, r2, r3
 8003bde:	4a09      	ldr	r2, [pc, #36]	@ (8003c04 <HAL_RCC_ClockConfig+0x1c4>)
 8003be0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003be2:	4b09      	ldr	r3, [pc, #36]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c8>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe fd1a 	bl	8002620 <HAL_InitTick>

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40023c00 	.word	0x40023c00
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	08006c94 	.word	0x08006c94
 8003c04:	20000004 	.word	0x20000004
 8003c08:	20000008 	.word	0x20000008

08003c0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c10:	b090      	sub	sp, #64	@ 0x40
 8003c12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003c20:	2300      	movs	r3, #0
 8003c22:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c24:	4b59      	ldr	r3, [pc, #356]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f003 030c 	and.w	r3, r3, #12
 8003c2c:	2b08      	cmp	r3, #8
 8003c2e:	d00d      	beq.n	8003c4c <HAL_RCC_GetSysClockFreq+0x40>
 8003c30:	2b08      	cmp	r3, #8
 8003c32:	f200 80a1 	bhi.w	8003d78 <HAL_RCC_GetSysClockFreq+0x16c>
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d002      	beq.n	8003c40 <HAL_RCC_GetSysClockFreq+0x34>
 8003c3a:	2b04      	cmp	r3, #4
 8003c3c:	d003      	beq.n	8003c46 <HAL_RCC_GetSysClockFreq+0x3a>
 8003c3e:	e09b      	b.n	8003d78 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c40:	4b53      	ldr	r3, [pc, #332]	@ (8003d90 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c42:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c44:	e09b      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c46:	4b53      	ldr	r3, [pc, #332]	@ (8003d94 <HAL_RCC_GetSysClockFreq+0x188>)
 8003c48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c4a:	e098      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c4c:	4b4f      	ldr	r3, [pc, #316]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c54:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c56:	4b4d      	ldr	r3, [pc, #308]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d028      	beq.n	8003cb4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c62:	4b4a      	ldr	r3, [pc, #296]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	099b      	lsrs	r3, r3, #6
 8003c68:	2200      	movs	r2, #0
 8003c6a:	623b      	str	r3, [r7, #32]
 8003c6c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c6e:	6a3b      	ldr	r3, [r7, #32]
 8003c70:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003c74:	2100      	movs	r1, #0
 8003c76:	4b47      	ldr	r3, [pc, #284]	@ (8003d94 <HAL_RCC_GetSysClockFreq+0x188>)
 8003c78:	fb03 f201 	mul.w	r2, r3, r1
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	fb00 f303 	mul.w	r3, r0, r3
 8003c82:	4413      	add	r3, r2
 8003c84:	4a43      	ldr	r2, [pc, #268]	@ (8003d94 <HAL_RCC_GetSysClockFreq+0x188>)
 8003c86:	fba0 1202 	umull	r1, r2, r0, r2
 8003c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c8c:	460a      	mov	r2, r1
 8003c8e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003c90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c92:	4413      	add	r3, r2
 8003c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c98:	2200      	movs	r2, #0
 8003c9a:	61bb      	str	r3, [r7, #24]
 8003c9c:	61fa      	str	r2, [r7, #28]
 8003c9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ca2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003ca6:	f7fc fafb 	bl	80002a0 <__aeabi_uldivmod>
 8003caa:	4602      	mov	r2, r0
 8003cac:	460b      	mov	r3, r1
 8003cae:	4613      	mov	r3, r2
 8003cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cb2:	e053      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cb4:	4b35      	ldr	r3, [pc, #212]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	099b      	lsrs	r3, r3, #6
 8003cba:	2200      	movs	r2, #0
 8003cbc:	613b      	str	r3, [r7, #16]
 8003cbe:	617a      	str	r2, [r7, #20]
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003cc6:	f04f 0b00 	mov.w	fp, #0
 8003cca:	4652      	mov	r2, sl
 8003ccc:	465b      	mov	r3, fp
 8003cce:	f04f 0000 	mov.w	r0, #0
 8003cd2:	f04f 0100 	mov.w	r1, #0
 8003cd6:	0159      	lsls	r1, r3, #5
 8003cd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cdc:	0150      	lsls	r0, r2, #5
 8003cde:	4602      	mov	r2, r0
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	ebb2 080a 	subs.w	r8, r2, sl
 8003ce6:	eb63 090b 	sbc.w	r9, r3, fp
 8003cea:	f04f 0200 	mov.w	r2, #0
 8003cee:	f04f 0300 	mov.w	r3, #0
 8003cf2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003cf6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003cfa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003cfe:	ebb2 0408 	subs.w	r4, r2, r8
 8003d02:	eb63 0509 	sbc.w	r5, r3, r9
 8003d06:	f04f 0200 	mov.w	r2, #0
 8003d0a:	f04f 0300 	mov.w	r3, #0
 8003d0e:	00eb      	lsls	r3, r5, #3
 8003d10:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d14:	00e2      	lsls	r2, r4, #3
 8003d16:	4614      	mov	r4, r2
 8003d18:	461d      	mov	r5, r3
 8003d1a:	eb14 030a 	adds.w	r3, r4, sl
 8003d1e:	603b      	str	r3, [r7, #0]
 8003d20:	eb45 030b 	adc.w	r3, r5, fp
 8003d24:	607b      	str	r3, [r7, #4]
 8003d26:	f04f 0200 	mov.w	r2, #0
 8003d2a:	f04f 0300 	mov.w	r3, #0
 8003d2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d32:	4629      	mov	r1, r5
 8003d34:	028b      	lsls	r3, r1, #10
 8003d36:	4621      	mov	r1, r4
 8003d38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	028a      	lsls	r2, r1, #10
 8003d40:	4610      	mov	r0, r2
 8003d42:	4619      	mov	r1, r3
 8003d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d46:	2200      	movs	r2, #0
 8003d48:	60bb      	str	r3, [r7, #8]
 8003d4a:	60fa      	str	r2, [r7, #12]
 8003d4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d50:	f7fc faa6 	bl	80002a0 <__aeabi_uldivmod>
 8003d54:	4602      	mov	r2, r0
 8003d56:	460b      	mov	r3, r1
 8003d58:	4613      	mov	r3, r2
 8003d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	0c1b      	lsrs	r3, r3, #16
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	3301      	adds	r3, #1
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003d6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d74:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d76:	e002      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d78:	4b05      	ldr	r3, [pc, #20]	@ (8003d90 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3740      	adds	r7, #64	@ 0x40
 8003d84:	46bd      	mov	sp, r7
 8003d86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d8a:	bf00      	nop
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	00f42400 	.word	0x00f42400
 8003d94:	017d7840 	.word	0x017d7840

08003d98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d9c:	4b03      	ldr	r3, [pc, #12]	@ (8003dac <HAL_RCC_GetHCLKFreq+0x14>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	20000004 	.word	0x20000004

08003db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003db4:	f7ff fff0 	bl	8003d98 <HAL_RCC_GetHCLKFreq>
 8003db8:	4602      	mov	r2, r0
 8003dba:	4b05      	ldr	r3, [pc, #20]	@ (8003dd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	0a9b      	lsrs	r3, r3, #10
 8003dc0:	f003 0307 	and.w	r3, r3, #7
 8003dc4:	4903      	ldr	r1, [pc, #12]	@ (8003dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dc6:	5ccb      	ldrb	r3, [r1, r3]
 8003dc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	40023800 	.word	0x40023800
 8003dd4:	08006ca4 	.word	0x08006ca4

08003dd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ddc:	f7ff ffdc 	bl	8003d98 <HAL_RCC_GetHCLKFreq>
 8003de0:	4602      	mov	r2, r0
 8003de2:	4b05      	ldr	r3, [pc, #20]	@ (8003df8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	0b5b      	lsrs	r3, r3, #13
 8003de8:	f003 0307 	and.w	r3, r3, #7
 8003dec:	4903      	ldr	r1, [pc, #12]	@ (8003dfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dee:	5ccb      	ldrb	r3, [r1, r3]
 8003df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	40023800 	.word	0x40023800
 8003dfc:	08006ca4 	.word	0x08006ca4

08003e00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e07b      	b.n	8003f0a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d108      	bne.n	8003e2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e22:	d009      	beq.n	8003e38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	61da      	str	r2, [r3, #28]
 8003e2a:	e005      	b.n	8003e38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d106      	bne.n	8003e58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f7fe f91e 	bl	8002094 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e80:	431a      	orrs	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	f003 0302 	and.w	r3, r3, #2
 8003e94:	431a      	orrs	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003eb2:	431a      	orrs	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ebc:	ea42 0103 	orr.w	r1, r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	699b      	ldr	r3, [r3, #24]
 8003ed4:	0c1b      	lsrs	r3, r3, #16
 8003ed6:	f003 0104 	and.w	r1, r3, #4
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ede:	f003 0210 	and.w	r2, r3, #16
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	69da      	ldr	r2, [r3, #28]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ef8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b082      	sub	sp, #8
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e042      	b.n	8003faa <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d106      	bne.n	8003f3e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7fe f8f3 	bl	8002124 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2224      	movs	r2, #36	@ 0x24
 8003f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f54:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f001 f806 	bl	8004f68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	691a      	ldr	r2, [r3, #16]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f6a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	695a      	ldr	r2, [r3, #20]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f7a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68da      	ldr	r2, [r3, #12]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f8a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b08a      	sub	sp, #40	@ 0x28
 8003fb6:	af02      	add	r7, sp, #8
 8003fb8:	60f8      	str	r0, [r7, #12]
 8003fba:	60b9      	str	r1, [r7, #8]
 8003fbc:	603b      	str	r3, [r7, #0]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b20      	cmp	r3, #32
 8003fd0:	d175      	bne.n	80040be <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d002      	beq.n	8003fde <HAL_UART_Transmit+0x2c>
 8003fd8:	88fb      	ldrh	r3, [r7, #6]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e06e      	b.n	80040c0 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2221      	movs	r2, #33	@ 0x21
 8003fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ff0:	f7fe fb5a 	bl	80026a8 <HAL_GetTick>
 8003ff4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	88fa      	ldrh	r2, [r7, #6]
 8003ffa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	88fa      	ldrh	r2, [r7, #6]
 8004000:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800400a:	d108      	bne.n	800401e <HAL_UART_Transmit+0x6c>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d104      	bne.n	800401e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004014:	2300      	movs	r3, #0
 8004016:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	61bb      	str	r3, [r7, #24]
 800401c:	e003      	b.n	8004026 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004022:	2300      	movs	r3, #0
 8004024:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004026:	e02e      	b.n	8004086 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	2200      	movs	r2, #0
 8004030:	2180      	movs	r1, #128	@ 0x80
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 fcd6 	bl	80049e4 <UART_WaitOnFlagUntilTimeout>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d005      	beq.n	800404a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2220      	movs	r2, #32
 8004042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e03a      	b.n	80040c0 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10b      	bne.n	8004068 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	881b      	ldrh	r3, [r3, #0]
 8004054:	461a      	mov	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800405e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	3302      	adds	r3, #2
 8004064:	61bb      	str	r3, [r7, #24]
 8004066:	e007      	b.n	8004078 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	781a      	ldrb	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	3301      	adds	r3, #1
 8004076:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800407c:	b29b      	uxth	r3, r3
 800407e:	3b01      	subs	r3, #1
 8004080:	b29a      	uxth	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800408a:	b29b      	uxth	r3, r3
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1cb      	bne.n	8004028 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	2200      	movs	r2, #0
 8004098:	2140      	movs	r1, #64	@ 0x40
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f000 fca2 	bl	80049e4 <UART_WaitOnFlagUntilTimeout>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d005      	beq.n	80040b2 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2220      	movs	r2, #32
 80040aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e006      	b.n	80040c0 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2220      	movs	r2, #32
 80040b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80040ba:	2300      	movs	r3, #0
 80040bc:	e000      	b.n	80040c0 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80040be:	2302      	movs	r3, #2
  }
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3720      	adds	r7, #32
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b08a      	sub	sp, #40	@ 0x28
 80040cc:	af02      	add	r7, sp, #8
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	603b      	str	r3, [r7, #0]
 80040d4:	4613      	mov	r3, r2
 80040d6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b20      	cmp	r3, #32
 80040e6:	f040 8081 	bne.w	80041ec <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d002      	beq.n	80040f6 <HAL_UART_Receive+0x2e>
 80040f0:	88fb      	ldrh	r3, [r7, #6]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e079      	b.n	80041ee <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2222      	movs	r2, #34	@ 0x22
 8004104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800410e:	f7fe facb 	bl	80026a8 <HAL_GetTick>
 8004112:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	88fa      	ldrh	r2, [r7, #6]
 8004118:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	88fa      	ldrh	r2, [r7, #6]
 800411e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004128:	d108      	bne.n	800413c <HAL_UART_Receive+0x74>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d104      	bne.n	800413c <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004132:	2300      	movs	r3, #0
 8004134:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	61bb      	str	r3, [r7, #24]
 800413a:	e003      	b.n	8004144 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004140:	2300      	movs	r3, #0
 8004142:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004144:	e047      	b.n	80041d6 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	2200      	movs	r2, #0
 800414e:	2120      	movs	r1, #32
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f000 fc47 	bl	80049e4 <UART_WaitOnFlagUntilTimeout>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d005      	beq.n	8004168 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2220      	movs	r2, #32
 8004160:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e042      	b.n	80041ee <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10c      	bne.n	8004188 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	b29b      	uxth	r3, r3
 8004176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800417a:	b29a      	uxth	r2, r3
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	3302      	adds	r3, #2
 8004184:	61bb      	str	r3, [r7, #24]
 8004186:	e01f      	b.n	80041c8 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004190:	d007      	beq.n	80041a2 <HAL_UART_Receive+0xda>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10a      	bne.n	80041b0 <HAL_UART_Receive+0xe8>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d106      	bne.n	80041b0 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	b2da      	uxtb	r2, r3
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	701a      	strb	r2, [r3, #0]
 80041ae:	e008      	b.n	80041c2 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041bc:	b2da      	uxtb	r2, r3
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	3301      	adds	r3, #1
 80041c6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	3b01      	subs	r3, #1
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041da:	b29b      	uxth	r3, r3
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1b2      	bne.n	8004146 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2220      	movs	r2, #32
 80041e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80041e8:	2300      	movs	r3, #0
 80041ea:	e000      	b.n	80041ee <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80041ec:	2302      	movs	r3, #2
  }
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3720      	adds	r7, #32
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b084      	sub	sp, #16
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	60f8      	str	r0, [r7, #12]
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	4613      	mov	r3, r2
 8004202:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2b20      	cmp	r3, #32
 800420e:	d112      	bne.n	8004236 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <HAL_UART_Receive_DMA+0x26>
 8004216:	88fb      	ldrh	r3, [r7, #6]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d101      	bne.n	8004220 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e00b      	b.n	8004238 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004226:	88fb      	ldrh	r3, [r7, #6]
 8004228:	461a      	mov	r2, r3
 800422a:	68b9      	ldr	r1, [r7, #8]
 800422c:	68f8      	ldr	r0, [r7, #12]
 800422e:	f000 fc33 	bl	8004a98 <UART_Start_Receive_DMA>
 8004232:	4603      	mov	r3, r0
 8004234:	e000      	b.n	8004238 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004236:	2302      	movs	r3, #2
  }
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b0ba      	sub	sp, #232	@ 0xe8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004266:	2300      	movs	r3, #0
 8004268:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800426c:	2300      	movs	r3, #0
 800426e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800427e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10f      	bne.n	80042a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b00      	cmp	r3, #0
 8004290:	d009      	beq.n	80042a6 <HAL_UART_IRQHandler+0x66>
 8004292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004296:	f003 0320 	and.w	r3, r3, #32
 800429a:	2b00      	cmp	r3, #0
 800429c:	d003      	beq.n	80042a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fda4 	bl	8004dec <UART_Receive_IT>
      return;
 80042a4:	e273      	b.n	800478e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f000 80de 	beq.w	800446c <HAL_UART_IRQHandler+0x22c>
 80042b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d106      	bne.n	80042ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 80d1 	beq.w	800446c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00b      	beq.n	80042ee <HAL_UART_IRQHandler+0xae>
 80042d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d005      	beq.n	80042ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e6:	f043 0201 	orr.w	r2, r3, #1
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042f2:	f003 0304 	and.w	r3, r3, #4
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00b      	beq.n	8004312 <HAL_UART_IRQHandler+0xd2>
 80042fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d005      	beq.n	8004312 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430a:	f043 0202 	orr.w	r2, r3, #2
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00b      	beq.n	8004336 <HAL_UART_IRQHandler+0xf6>
 800431e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d005      	beq.n	8004336 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432e:	f043 0204 	orr.w	r2, r3, #4
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d011      	beq.n	8004366 <HAL_UART_IRQHandler+0x126>
 8004342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004346:	f003 0320 	and.w	r3, r3, #32
 800434a:	2b00      	cmp	r3, #0
 800434c:	d105      	bne.n	800435a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800434e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d005      	beq.n	8004366 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800435e:	f043 0208 	orr.w	r2, r3, #8
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436a:	2b00      	cmp	r3, #0
 800436c:	f000 820a 	beq.w	8004784 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004374:	f003 0320 	and.w	r3, r3, #32
 8004378:	2b00      	cmp	r3, #0
 800437a:	d008      	beq.n	800438e <HAL_UART_IRQHandler+0x14e>
 800437c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004380:	f003 0320 	and.w	r3, r3, #32
 8004384:	2b00      	cmp	r3, #0
 8004386:	d002      	beq.n	800438e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 fd2f 	bl	8004dec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004398:	2b40      	cmp	r3, #64	@ 0x40
 800439a:	bf0c      	ite	eq
 800439c:	2301      	moveq	r3, #1
 800439e:	2300      	movne	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043aa:	f003 0308 	and.w	r3, r3, #8
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d103      	bne.n	80043ba <HAL_UART_IRQHandler+0x17a>
 80043b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d04f      	beq.n	800445a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 fc3a 	bl	8004c34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ca:	2b40      	cmp	r3, #64	@ 0x40
 80043cc:	d141      	bne.n	8004452 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	3314      	adds	r3, #20
 80043d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80043dc:	e853 3f00 	ldrex	r3, [r3]
 80043e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80043e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80043e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	3314      	adds	r3, #20
 80043f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80043fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80043fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004402:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004406:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800440a:	e841 2300 	strex	r3, r2, [r1]
 800440e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004412:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1d9      	bne.n	80043ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800441e:	2b00      	cmp	r3, #0
 8004420:	d013      	beq.n	800444a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004426:	4a8a      	ldr	r2, [pc, #552]	@ (8004650 <HAL_UART_IRQHandler+0x410>)
 8004428:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800442e:	4618      	mov	r0, r3
 8004430:	f7fe fbf2 	bl	8002c18 <HAL_DMA_Abort_IT>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d016      	beq.n	8004468 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800443e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004444:	4610      	mov	r0, r2
 8004446:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004448:	e00e      	b.n	8004468 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f9b6 	bl	80047bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004450:	e00a      	b.n	8004468 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f9b2 	bl	80047bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004458:	e006      	b.n	8004468 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f9ae 	bl	80047bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004466:	e18d      	b.n	8004784 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004468:	bf00      	nop
    return;
 800446a:	e18b      	b.n	8004784 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004470:	2b01      	cmp	r3, #1
 8004472:	f040 8167 	bne.w	8004744 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800447a:	f003 0310 	and.w	r3, r3, #16
 800447e:	2b00      	cmp	r3, #0
 8004480:	f000 8160 	beq.w	8004744 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004488:	f003 0310 	and.w	r3, r3, #16
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8159 	beq.w	8004744 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004492:	2300      	movs	r3, #0
 8004494:	60bb      	str	r3, [r7, #8]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	60bb      	str	r3, [r7, #8]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	60bb      	str	r3, [r7, #8]
 80044a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b2:	2b40      	cmp	r3, #64	@ 0x40
 80044b4:	f040 80ce 	bne.w	8004654 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80044c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f000 80a9 	beq.w	8004620 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80044d6:	429a      	cmp	r2, r3
 80044d8:	f080 80a2 	bcs.w	8004620 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80044e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ee:	f000 8088 	beq.w	8004602 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	330c      	adds	r3, #12
 80044f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004500:	e853 3f00 	ldrex	r3, [r3]
 8004504:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004508:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800450c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004510:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	330c      	adds	r3, #12
 800451a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800451e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004522:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004526:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800452a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800452e:	e841 2300 	strex	r3, r2, [r1]
 8004532:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004536:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1d9      	bne.n	80044f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	3314      	adds	r3, #20
 8004544:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004546:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004548:	e853 3f00 	ldrex	r3, [r3]
 800454c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800454e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004550:	f023 0301 	bic.w	r3, r3, #1
 8004554:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	3314      	adds	r3, #20
 800455e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004562:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004566:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004568:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800456a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800456e:	e841 2300 	strex	r3, r2, [r1]
 8004572:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004574:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1e1      	bne.n	800453e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	3314      	adds	r3, #20
 8004580:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004582:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004584:	e853 3f00 	ldrex	r3, [r3]
 8004588:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800458a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800458c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004590:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3314      	adds	r3, #20
 800459a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800459e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80045a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80045a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80045a6:	e841 2300 	strex	r3, r2, [r1]
 80045aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80045ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1e3      	bne.n	800457a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2220      	movs	r2, #32
 80045b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	330c      	adds	r3, #12
 80045c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ca:	e853 3f00 	ldrex	r3, [r3]
 80045ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80045d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045d2:	f023 0310 	bic.w	r3, r3, #16
 80045d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	330c      	adds	r3, #12
 80045e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80045e4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80045e6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80045ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80045ec:	e841 2300 	strex	r3, r2, [r1]
 80045f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80045f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1e3      	bne.n	80045c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7fe fa9b 	bl	8002b38 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2202      	movs	r2, #2
 8004606:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004610:	b29b      	uxth	r3, r3
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	b29b      	uxth	r3, r3
 8004616:	4619      	mov	r1, r3
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f8d9 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800461e:	e0b3      	b.n	8004788 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004624:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004628:	429a      	cmp	r2, r3
 800462a:	f040 80ad 	bne.w	8004788 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004632:	69db      	ldr	r3, [r3, #28]
 8004634:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004638:	f040 80a6 	bne.w	8004788 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004646:	4619      	mov	r1, r3
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f8c1 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
      return;
 800464e:	e09b      	b.n	8004788 <HAL_UART_IRQHandler+0x548>
 8004650:	08004cfb 	.word	0x08004cfb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800465c:	b29b      	uxth	r3, r3
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004668:	b29b      	uxth	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 808e 	beq.w	800478c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004670:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004674:	2b00      	cmp	r3, #0
 8004676:	f000 8089 	beq.w	800478c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	330c      	adds	r3, #12
 8004680:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004684:	e853 3f00 	ldrex	r3, [r3]
 8004688:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800468a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800468c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004690:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	330c      	adds	r3, #12
 800469a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800469e:	647a      	str	r2, [r7, #68]	@ 0x44
 80046a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046a6:	e841 2300 	strex	r3, r2, [r1]
 80046aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80046ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1e3      	bne.n	800467a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	3314      	adds	r3, #20
 80046b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046bc:	e853 3f00 	ldrex	r3, [r3]
 80046c0:	623b      	str	r3, [r7, #32]
   return(result);
 80046c2:	6a3b      	ldr	r3, [r7, #32]
 80046c4:	f023 0301 	bic.w	r3, r3, #1
 80046c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	3314      	adds	r3, #20
 80046d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80046d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80046d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80046dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046de:	e841 2300 	strex	r3, r2, [r1]
 80046e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80046e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1e3      	bne.n	80046b2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2220      	movs	r2, #32
 80046ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	330c      	adds	r3, #12
 80046fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	e853 3f00 	ldrex	r3, [r3]
 8004706:	60fb      	str	r3, [r7, #12]
   return(result);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f023 0310 	bic.w	r3, r3, #16
 800470e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	330c      	adds	r3, #12
 8004718:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800471c:	61fa      	str	r2, [r7, #28]
 800471e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004720:	69b9      	ldr	r1, [r7, #24]
 8004722:	69fa      	ldr	r2, [r7, #28]
 8004724:	e841 2300 	strex	r3, r2, [r1]
 8004728:	617b      	str	r3, [r7, #20]
   return(result);
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1e3      	bne.n	80046f8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2202      	movs	r2, #2
 8004734:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004736:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800473a:	4619      	mov	r1, r3
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 f847 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004742:	e023      	b.n	800478c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800474c:	2b00      	cmp	r3, #0
 800474e:	d009      	beq.n	8004764 <HAL_UART_IRQHandler+0x524>
 8004750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f000 fadd 	bl	8004d1c <UART_Transmit_IT>
    return;
 8004762:	e014      	b.n	800478e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00e      	beq.n	800478e <HAL_UART_IRQHandler+0x54e>
 8004770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004778:	2b00      	cmp	r3, #0
 800477a:	d008      	beq.n	800478e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 fb1d 	bl	8004dbc <UART_EndTransmit_IT>
    return;
 8004782:	e004      	b.n	800478e <HAL_UART_IRQHandler+0x54e>
    return;
 8004784:	bf00      	nop
 8004786:	e002      	b.n	800478e <HAL_UART_IRQHandler+0x54e>
      return;
 8004788:	bf00      	nop
 800478a:	e000      	b.n	800478e <HAL_UART_IRQHandler+0x54e>
      return;
 800478c:	bf00      	nop
  }
}
 800478e:	37e8      	adds	r7, #232	@ 0xe8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b09c      	sub	sp, #112	@ 0x70
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004800:	2b00      	cmp	r3, #0
 8004802:	d172      	bne.n	80048ea <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004804:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004806:	2200      	movs	r2, #0
 8004808:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800480a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	330c      	adds	r3, #12
 8004810:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004814:	e853 3f00 	ldrex	r3, [r3]
 8004818:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800481a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800481c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004820:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	330c      	adds	r3, #12
 8004828:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800482a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800482c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004830:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004832:	e841 2300 	strex	r3, r2, [r1]
 8004836:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004838:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1e5      	bne.n	800480a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800483e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	3314      	adds	r3, #20
 8004844:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004848:	e853 3f00 	ldrex	r3, [r3]
 800484c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800484e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004850:	f023 0301 	bic.w	r3, r3, #1
 8004854:	667b      	str	r3, [r7, #100]	@ 0x64
 8004856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3314      	adds	r3, #20
 800485c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800485e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004860:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004862:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004864:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004866:	e841 2300 	strex	r3, r2, [r1]
 800486a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800486c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1e5      	bne.n	800483e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3314      	adds	r3, #20
 8004878:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487c:	e853 3f00 	ldrex	r3, [r3]
 8004880:	623b      	str	r3, [r7, #32]
   return(result);
 8004882:	6a3b      	ldr	r3, [r7, #32]
 8004884:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004888:	663b      	str	r3, [r7, #96]	@ 0x60
 800488a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	3314      	adds	r3, #20
 8004890:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004892:	633a      	str	r2, [r7, #48]	@ 0x30
 8004894:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800489a:	e841 2300 	strex	r3, r2, [r1]
 800489e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80048a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1e5      	bne.n	8004872 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048a8:	2220      	movs	r2, #32
 80048aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d119      	bne.n	80048ea <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	330c      	adds	r3, #12
 80048bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	e853 3f00 	ldrex	r3, [r3]
 80048c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f023 0310 	bic.w	r3, r3, #16
 80048cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	330c      	adds	r3, #12
 80048d4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80048d6:	61fa      	str	r2, [r7, #28]
 80048d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048da:	69b9      	ldr	r1, [r7, #24]
 80048dc:	69fa      	ldr	r2, [r7, #28]
 80048de:	e841 2300 	strex	r3, r2, [r1]
 80048e2:	617b      	str	r3, [r7, #20]
   return(result);
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1e5      	bne.n	80048b6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048ec:	2200      	movs	r2, #0
 80048ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d106      	bne.n	8004906 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048fc:	4619      	mov	r1, r3
 80048fe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004900:	f7ff ff66 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004904:	e002      	b.n	800490c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004906:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004908:	f7fb ff08 	bl	800071c <HAL_UART_RxCpltCallback>
}
 800490c:	bf00      	nop
 800490e:	3770      	adds	r7, #112	@ 0x70
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004920:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2201      	movs	r2, #1
 8004926:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492c:	2b01      	cmp	r3, #1
 800492e:	d108      	bne.n	8004942 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004934:	085b      	lsrs	r3, r3, #1
 8004936:	b29b      	uxth	r3, r3
 8004938:	4619      	mov	r1, r3
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f7ff ff48 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004940:	e002      	b.n	8004948 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f7ff ff30 	bl	80047a8 <HAL_UART_RxHalfCpltCallback>
}
 8004948:	bf00      	nop
 800494a:	3710      	adds	r7, #16
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004958:	2300      	movs	r3, #0
 800495a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004960:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	695b      	ldr	r3, [r3, #20]
 8004968:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800496c:	2b80      	cmp	r3, #128	@ 0x80
 800496e:	bf0c      	ite	eq
 8004970:	2301      	moveq	r3, #1
 8004972:	2300      	movne	r3, #0
 8004974:	b2db      	uxtb	r3, r3
 8004976:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b21      	cmp	r3, #33	@ 0x21
 8004982:	d108      	bne.n	8004996 <UART_DMAError+0x46>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d005      	beq.n	8004996 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	2200      	movs	r2, #0
 800498e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004990:	68b8      	ldr	r0, [r7, #8]
 8004992:	f000 f927 	bl	8004be4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049a0:	2b40      	cmp	r3, #64	@ 0x40
 80049a2:	bf0c      	ite	eq
 80049a4:	2301      	moveq	r3, #1
 80049a6:	2300      	movne	r3, #0
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b22      	cmp	r3, #34	@ 0x22
 80049b6:	d108      	bne.n	80049ca <UART_DMAError+0x7a>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d005      	beq.n	80049ca <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	2200      	movs	r2, #0
 80049c2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80049c4:	68b8      	ldr	r0, [r7, #8]
 80049c6:	f000 f935 	bl	8004c34 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ce:	f043 0210 	orr.w	r2, r3, #16
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049d6:	68b8      	ldr	r0, [r7, #8]
 80049d8:	f7ff fef0 	bl	80047bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049dc:	bf00      	nop
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	603b      	str	r3, [r7, #0]
 80049f0:	4613      	mov	r3, r2
 80049f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049f4:	e03b      	b.n	8004a6e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fc:	d037      	beq.n	8004a6e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049fe:	f7fd fe53 	bl	80026a8 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	6a3a      	ldr	r2, [r7, #32]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d302      	bcc.n	8004a14 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a0e:	6a3b      	ldr	r3, [r7, #32]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d101      	bne.n	8004a18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e03a      	b.n	8004a8e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	f003 0304 	and.w	r3, r3, #4
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d023      	beq.n	8004a6e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	2b80      	cmp	r3, #128	@ 0x80
 8004a2a:	d020      	beq.n	8004a6e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b40      	cmp	r3, #64	@ 0x40
 8004a30:	d01d      	beq.n	8004a6e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0308 	and.w	r3, r3, #8
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d116      	bne.n	8004a6e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004a40:	2300      	movs	r3, #0
 8004a42:	617b      	str	r3, [r7, #20]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	617b      	str	r3, [r7, #20]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	617b      	str	r3, [r7, #20]
 8004a54:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a56:	68f8      	ldr	r0, [r7, #12]
 8004a58:	f000 f8ec 	bl	8004c34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2208      	movs	r2, #8
 8004a60:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e00f      	b.n	8004a8e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	4013      	ands	r3, r2
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	bf0c      	ite	eq
 8004a7e:	2301      	moveq	r3, #1
 8004a80:	2300      	movne	r3, #0
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	461a      	mov	r2, r3
 8004a86:	79fb      	ldrb	r3, [r7, #7]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d0b4      	beq.n	80049f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3718      	adds	r7, #24
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
	...

08004a98 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b098      	sub	sp, #96	@ 0x60
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	88fa      	ldrh	r2, [r7, #6]
 8004ab0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2222      	movs	r2, #34	@ 0x22
 8004abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac4:	4a44      	ldr	r2, [pc, #272]	@ (8004bd8 <UART_Start_Receive_DMA+0x140>)
 8004ac6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004acc:	4a43      	ldr	r2, [pc, #268]	@ (8004bdc <UART_Start_Receive_DMA+0x144>)
 8004ace:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ad4:	4a42      	ldr	r2, [pc, #264]	@ (8004be0 <UART_Start_Receive_DMA+0x148>)
 8004ad6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004adc:	2200      	movs	r2, #0
 8004ade:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004ae0:	f107 0308 	add.w	r3, r7, #8
 8004ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	3304      	adds	r3, #4
 8004af0:	4619      	mov	r1, r3
 8004af2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	88fb      	ldrh	r3, [r7, #6]
 8004af8:	f7fd ffc6 	bl	8002a88 <HAL_DMA_Start_IT>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d008      	beq.n	8004b14 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2210      	movs	r2, #16
 8004b06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e05d      	b.n	8004bd0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004b14:	2300      	movs	r3, #0
 8004b16:	613b      	str	r3, [r7, #16]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	613b      	str	r3, [r7, #16]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	613b      	str	r3, [r7, #16]
 8004b28:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d019      	beq.n	8004b66 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	330c      	adds	r3, #12
 8004b38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b3c:	e853 3f00 	ldrex	r3, [r3]
 8004b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	330c      	adds	r3, #12
 8004b50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b52:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004b54:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b56:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004b58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b5a:	e841 2300 	strex	r3, r2, [r1]
 8004b5e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004b60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1e5      	bne.n	8004b32 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	3314      	adds	r3, #20
 8004b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b70:	e853 3f00 	ldrex	r3, [r3]
 8004b74:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b78:	f043 0301 	orr.w	r3, r3, #1
 8004b7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3314      	adds	r3, #20
 8004b84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004b86:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004b88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004b8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004b8e:	e841 2300 	strex	r3, r2, [r1]
 8004b92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1e5      	bne.n	8004b66 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	3314      	adds	r3, #20
 8004ba0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	e853 3f00 	ldrex	r3, [r3]
 8004ba8:	617b      	str	r3, [r7, #20]
   return(result);
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bb0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	3314      	adds	r3, #20
 8004bb8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004bba:	627a      	str	r2, [r7, #36]	@ 0x24
 8004bbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	6a39      	ldr	r1, [r7, #32]
 8004bc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bc2:	e841 2300 	strex	r3, r2, [r1]
 8004bc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1e5      	bne.n	8004b9a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3760      	adds	r7, #96	@ 0x60
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	080047e9 	.word	0x080047e9
 8004bdc:	08004915 	.word	0x08004915
 8004be0:	08004951 	.word	0x08004951

08004be4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b089      	sub	sp, #36	@ 0x24
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	330c      	adds	r3, #12
 8004bf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	e853 3f00 	ldrex	r3, [r3]
 8004bfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004c02:	61fb      	str	r3, [r7, #28]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	330c      	adds	r3, #12
 8004c0a:	69fa      	ldr	r2, [r7, #28]
 8004c0c:	61ba      	str	r2, [r7, #24]
 8004c0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c10:	6979      	ldr	r1, [r7, #20]
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	e841 2300 	strex	r3, r2, [r1]
 8004c18:	613b      	str	r3, [r7, #16]
   return(result);
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1e5      	bne.n	8004bec <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2220      	movs	r2, #32
 8004c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004c28:	bf00      	nop
 8004c2a:	3724      	adds	r7, #36	@ 0x24
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b095      	sub	sp, #84	@ 0x54
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	330c      	adds	r3, #12
 8004c42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c46:	e853 3f00 	ldrex	r3, [r3]
 8004c4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	330c      	adds	r3, #12
 8004c5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c5c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c64:	e841 2300 	strex	r3, r2, [r1]
 8004c68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1e5      	bne.n	8004c3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	3314      	adds	r3, #20
 8004c76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c78:	6a3b      	ldr	r3, [r7, #32]
 8004c7a:	e853 3f00 	ldrex	r3, [r3]
 8004c7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f023 0301 	bic.w	r3, r3, #1
 8004c86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	3314      	adds	r3, #20
 8004c8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c98:	e841 2300 	strex	r3, r2, [r1]
 8004c9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e5      	bne.n	8004c70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d119      	bne.n	8004ce0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	330c      	adds	r3, #12
 8004cb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	e853 3f00 	ldrex	r3, [r3]
 8004cba:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	f023 0310 	bic.w	r3, r3, #16
 8004cc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	330c      	adds	r3, #12
 8004cca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ccc:	61ba      	str	r2, [r7, #24]
 8004cce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd0:	6979      	ldr	r1, [r7, #20]
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	e841 2300 	strex	r3, r2, [r1]
 8004cd8:	613b      	str	r3, [r7, #16]
   return(result);
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1e5      	bne.n	8004cac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004cee:	bf00      	nop
 8004cf0:	3754      	adds	r7, #84	@ 0x54
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr

08004cfa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b084      	sub	sp, #16
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f7ff fd54 	bl	80047bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d14:	bf00      	nop
 8004d16:	3710      	adds	r7, #16
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	2b21      	cmp	r3, #33	@ 0x21
 8004d2e:	d13e      	bne.n	8004dae <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d38:	d114      	bne.n	8004d64 <UART_Transmit_IT+0x48>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d110      	bne.n	8004d64 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	881b      	ldrh	r3, [r3, #0]
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d56:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	1c9a      	adds	r2, r3, #2
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	621a      	str	r2, [r3, #32]
 8004d62:	e008      	b.n	8004d76 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	1c59      	adds	r1, r3, #1
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	6211      	str	r1, [r2, #32]
 8004d6e:	781a      	ldrb	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	4619      	mov	r1, r3
 8004d84:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10f      	bne.n	8004daa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68da      	ldr	r2, [r3, #12]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d98:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68da      	ldr	r2, [r3, #12]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004da8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004daa:	2300      	movs	r3, #0
 8004dac:	e000      	b.n	8004db0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004dae:	2302      	movs	r3, #2
  }
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3714      	adds	r7, #20
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68da      	ldr	r2, [r3, #12]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dd2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2220      	movs	r2, #32
 8004dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f7ff fcd9 	bl	8004794 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3708      	adds	r7, #8
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b08c      	sub	sp, #48	@ 0x30
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004df4:	2300      	movs	r3, #0
 8004df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b22      	cmp	r3, #34	@ 0x22
 8004e06:	f040 80aa 	bne.w	8004f5e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e12:	d115      	bne.n	8004e40 <UART_Receive_IT+0x54>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d111      	bne.n	8004e40 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e20:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e32:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e38:	1c9a      	adds	r2, r3, #2
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e3e:	e024      	b.n	8004e8a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e4e:	d007      	beq.n	8004e60 <UART_Receive_IT+0x74>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d10a      	bne.n	8004e6e <UART_Receive_IT+0x82>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	691b      	ldr	r3, [r3, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d106      	bne.n	8004e6e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	b2da      	uxtb	r2, r3
 8004e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e6a:	701a      	strb	r2, [r3, #0]
 8004e6c:	e008      	b.n	8004e80 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e7a:	b2da      	uxtb	r2, r3
 8004e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e7e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e84:	1c5a      	adds	r2, r3, #1
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	3b01      	subs	r3, #1
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	4619      	mov	r1, r3
 8004e98:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d15d      	bne.n	8004f5a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68da      	ldr	r2, [r3, #12]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 0220 	bic.w	r2, r2, #32
 8004eac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68da      	ldr	r2, [r3, #12]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ebc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	695a      	ldr	r2, [r3, #20]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f022 0201 	bic.w	r2, r2, #1
 8004ecc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d135      	bne.n	8004f50 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	330c      	adds	r3, #12
 8004ef0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	e853 3f00 	ldrex	r3, [r3]
 8004ef8:	613b      	str	r3, [r7, #16]
   return(result);
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	f023 0310 	bic.w	r3, r3, #16
 8004f00:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	330c      	adds	r3, #12
 8004f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f0a:	623a      	str	r2, [r7, #32]
 8004f0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0e:	69f9      	ldr	r1, [r7, #28]
 8004f10:	6a3a      	ldr	r2, [r7, #32]
 8004f12:	e841 2300 	strex	r3, r2, [r1]
 8004f16:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1e5      	bne.n	8004eea <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0310 	and.w	r3, r3, #16
 8004f28:	2b10      	cmp	r3, #16
 8004f2a:	d10a      	bne.n	8004f42 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	60fb      	str	r3, [r7, #12]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	60fb      	str	r3, [r7, #12]
 8004f40:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f46:	4619      	mov	r1, r3
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f7ff fc41 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
 8004f4e:	e002      	b.n	8004f56 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f7fb fbe3 	bl	800071c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f56:	2300      	movs	r3, #0
 8004f58:	e002      	b.n	8004f60 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	e000      	b.n	8004f60 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004f5e:	2302      	movs	r3, #2
  }
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3730      	adds	r7, #48	@ 0x30
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f6c:	b0c0      	sub	sp, #256	@ 0x100
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f84:	68d9      	ldr	r1, [r3, #12]
 8004f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	ea40 0301 	orr.w	r3, r0, r1
 8004f90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004fc0:	f021 010c 	bic.w	r1, r1, #12
 8004fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004fce:	430b      	orrs	r3, r1
 8004fd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe2:	6999      	ldr	r1, [r3, #24]
 8004fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	ea40 0301 	orr.w	r3, r0, r1
 8004fee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	4b8f      	ldr	r3, [pc, #572]	@ (8005234 <UART_SetConfig+0x2cc>)
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d005      	beq.n	8005008 <UART_SetConfig+0xa0>
 8004ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	4b8d      	ldr	r3, [pc, #564]	@ (8005238 <UART_SetConfig+0x2d0>)
 8005004:	429a      	cmp	r2, r3
 8005006:	d104      	bne.n	8005012 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005008:	f7fe fee6 	bl	8003dd8 <HAL_RCC_GetPCLK2Freq>
 800500c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005010:	e003      	b.n	800501a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005012:	f7fe fecd 	bl	8003db0 <HAL_RCC_GetPCLK1Freq>
 8005016:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800501a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800501e:	69db      	ldr	r3, [r3, #28]
 8005020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005024:	f040 810c 	bne.w	8005240 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005028:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800502c:	2200      	movs	r2, #0
 800502e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005032:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005036:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800503a:	4622      	mov	r2, r4
 800503c:	462b      	mov	r3, r5
 800503e:	1891      	adds	r1, r2, r2
 8005040:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005042:	415b      	adcs	r3, r3
 8005044:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005046:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800504a:	4621      	mov	r1, r4
 800504c:	eb12 0801 	adds.w	r8, r2, r1
 8005050:	4629      	mov	r1, r5
 8005052:	eb43 0901 	adc.w	r9, r3, r1
 8005056:	f04f 0200 	mov.w	r2, #0
 800505a:	f04f 0300 	mov.w	r3, #0
 800505e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005062:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005066:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800506a:	4690      	mov	r8, r2
 800506c:	4699      	mov	r9, r3
 800506e:	4623      	mov	r3, r4
 8005070:	eb18 0303 	adds.w	r3, r8, r3
 8005074:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005078:	462b      	mov	r3, r5
 800507a:	eb49 0303 	adc.w	r3, r9, r3
 800507e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800508e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005092:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005096:	460b      	mov	r3, r1
 8005098:	18db      	adds	r3, r3, r3
 800509a:	653b      	str	r3, [r7, #80]	@ 0x50
 800509c:	4613      	mov	r3, r2
 800509e:	eb42 0303 	adc.w	r3, r2, r3
 80050a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80050a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80050a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80050ac:	f7fb f8f8 	bl	80002a0 <__aeabi_uldivmod>
 80050b0:	4602      	mov	r2, r0
 80050b2:	460b      	mov	r3, r1
 80050b4:	4b61      	ldr	r3, [pc, #388]	@ (800523c <UART_SetConfig+0x2d4>)
 80050b6:	fba3 2302 	umull	r2, r3, r3, r2
 80050ba:	095b      	lsrs	r3, r3, #5
 80050bc:	011c      	lsls	r4, r3, #4
 80050be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050c2:	2200      	movs	r2, #0
 80050c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80050cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80050d0:	4642      	mov	r2, r8
 80050d2:	464b      	mov	r3, r9
 80050d4:	1891      	adds	r1, r2, r2
 80050d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80050d8:	415b      	adcs	r3, r3
 80050da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80050e0:	4641      	mov	r1, r8
 80050e2:	eb12 0a01 	adds.w	sl, r2, r1
 80050e6:	4649      	mov	r1, r9
 80050e8:	eb43 0b01 	adc.w	fp, r3, r1
 80050ec:	f04f 0200 	mov.w	r2, #0
 80050f0:	f04f 0300 	mov.w	r3, #0
 80050f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80050fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005100:	4692      	mov	sl, r2
 8005102:	469b      	mov	fp, r3
 8005104:	4643      	mov	r3, r8
 8005106:	eb1a 0303 	adds.w	r3, sl, r3
 800510a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800510e:	464b      	mov	r3, r9
 8005110:	eb4b 0303 	adc.w	r3, fp, r3
 8005114:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005124:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005128:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800512c:	460b      	mov	r3, r1
 800512e:	18db      	adds	r3, r3, r3
 8005130:	643b      	str	r3, [r7, #64]	@ 0x40
 8005132:	4613      	mov	r3, r2
 8005134:	eb42 0303 	adc.w	r3, r2, r3
 8005138:	647b      	str	r3, [r7, #68]	@ 0x44
 800513a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800513e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005142:	f7fb f8ad 	bl	80002a0 <__aeabi_uldivmod>
 8005146:	4602      	mov	r2, r0
 8005148:	460b      	mov	r3, r1
 800514a:	4611      	mov	r1, r2
 800514c:	4b3b      	ldr	r3, [pc, #236]	@ (800523c <UART_SetConfig+0x2d4>)
 800514e:	fba3 2301 	umull	r2, r3, r3, r1
 8005152:	095b      	lsrs	r3, r3, #5
 8005154:	2264      	movs	r2, #100	@ 0x64
 8005156:	fb02 f303 	mul.w	r3, r2, r3
 800515a:	1acb      	subs	r3, r1, r3
 800515c:	00db      	lsls	r3, r3, #3
 800515e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005162:	4b36      	ldr	r3, [pc, #216]	@ (800523c <UART_SetConfig+0x2d4>)
 8005164:	fba3 2302 	umull	r2, r3, r3, r2
 8005168:	095b      	lsrs	r3, r3, #5
 800516a:	005b      	lsls	r3, r3, #1
 800516c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005170:	441c      	add	r4, r3
 8005172:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005176:	2200      	movs	r2, #0
 8005178:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800517c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005180:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005184:	4642      	mov	r2, r8
 8005186:	464b      	mov	r3, r9
 8005188:	1891      	adds	r1, r2, r2
 800518a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800518c:	415b      	adcs	r3, r3
 800518e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005190:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005194:	4641      	mov	r1, r8
 8005196:	1851      	adds	r1, r2, r1
 8005198:	6339      	str	r1, [r7, #48]	@ 0x30
 800519a:	4649      	mov	r1, r9
 800519c:	414b      	adcs	r3, r1
 800519e:	637b      	str	r3, [r7, #52]	@ 0x34
 80051a0:	f04f 0200 	mov.w	r2, #0
 80051a4:	f04f 0300 	mov.w	r3, #0
 80051a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80051ac:	4659      	mov	r1, fp
 80051ae:	00cb      	lsls	r3, r1, #3
 80051b0:	4651      	mov	r1, sl
 80051b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051b6:	4651      	mov	r1, sl
 80051b8:	00ca      	lsls	r2, r1, #3
 80051ba:	4610      	mov	r0, r2
 80051bc:	4619      	mov	r1, r3
 80051be:	4603      	mov	r3, r0
 80051c0:	4642      	mov	r2, r8
 80051c2:	189b      	adds	r3, r3, r2
 80051c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80051c8:	464b      	mov	r3, r9
 80051ca:	460a      	mov	r2, r1
 80051cc:	eb42 0303 	adc.w	r3, r2, r3
 80051d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80051e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80051e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80051e8:	460b      	mov	r3, r1
 80051ea:	18db      	adds	r3, r3, r3
 80051ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051ee:	4613      	mov	r3, r2
 80051f0:	eb42 0303 	adc.w	r3, r2, r3
 80051f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80051fe:	f7fb f84f 	bl	80002a0 <__aeabi_uldivmod>
 8005202:	4602      	mov	r2, r0
 8005204:	460b      	mov	r3, r1
 8005206:	4b0d      	ldr	r3, [pc, #52]	@ (800523c <UART_SetConfig+0x2d4>)
 8005208:	fba3 1302 	umull	r1, r3, r3, r2
 800520c:	095b      	lsrs	r3, r3, #5
 800520e:	2164      	movs	r1, #100	@ 0x64
 8005210:	fb01 f303 	mul.w	r3, r1, r3
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	00db      	lsls	r3, r3, #3
 8005218:	3332      	adds	r3, #50	@ 0x32
 800521a:	4a08      	ldr	r2, [pc, #32]	@ (800523c <UART_SetConfig+0x2d4>)
 800521c:	fba2 2303 	umull	r2, r3, r2, r3
 8005220:	095b      	lsrs	r3, r3, #5
 8005222:	f003 0207 	and.w	r2, r3, #7
 8005226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4422      	add	r2, r4
 800522e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005230:	e106      	b.n	8005440 <UART_SetConfig+0x4d8>
 8005232:	bf00      	nop
 8005234:	40011000 	.word	0x40011000
 8005238:	40011400 	.word	0x40011400
 800523c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005244:	2200      	movs	r2, #0
 8005246:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800524a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800524e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005252:	4642      	mov	r2, r8
 8005254:	464b      	mov	r3, r9
 8005256:	1891      	adds	r1, r2, r2
 8005258:	6239      	str	r1, [r7, #32]
 800525a:	415b      	adcs	r3, r3
 800525c:	627b      	str	r3, [r7, #36]	@ 0x24
 800525e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005262:	4641      	mov	r1, r8
 8005264:	1854      	adds	r4, r2, r1
 8005266:	4649      	mov	r1, r9
 8005268:	eb43 0501 	adc.w	r5, r3, r1
 800526c:	f04f 0200 	mov.w	r2, #0
 8005270:	f04f 0300 	mov.w	r3, #0
 8005274:	00eb      	lsls	r3, r5, #3
 8005276:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800527a:	00e2      	lsls	r2, r4, #3
 800527c:	4614      	mov	r4, r2
 800527e:	461d      	mov	r5, r3
 8005280:	4643      	mov	r3, r8
 8005282:	18e3      	adds	r3, r4, r3
 8005284:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005288:	464b      	mov	r3, r9
 800528a:	eb45 0303 	adc.w	r3, r5, r3
 800528e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800529e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80052a2:	f04f 0200 	mov.w	r2, #0
 80052a6:	f04f 0300 	mov.w	r3, #0
 80052aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80052ae:	4629      	mov	r1, r5
 80052b0:	008b      	lsls	r3, r1, #2
 80052b2:	4621      	mov	r1, r4
 80052b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052b8:	4621      	mov	r1, r4
 80052ba:	008a      	lsls	r2, r1, #2
 80052bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80052c0:	f7fa ffee 	bl	80002a0 <__aeabi_uldivmod>
 80052c4:	4602      	mov	r2, r0
 80052c6:	460b      	mov	r3, r1
 80052c8:	4b60      	ldr	r3, [pc, #384]	@ (800544c <UART_SetConfig+0x4e4>)
 80052ca:	fba3 2302 	umull	r2, r3, r3, r2
 80052ce:	095b      	lsrs	r3, r3, #5
 80052d0:	011c      	lsls	r4, r3, #4
 80052d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052d6:	2200      	movs	r2, #0
 80052d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80052dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80052e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80052e4:	4642      	mov	r2, r8
 80052e6:	464b      	mov	r3, r9
 80052e8:	1891      	adds	r1, r2, r2
 80052ea:	61b9      	str	r1, [r7, #24]
 80052ec:	415b      	adcs	r3, r3
 80052ee:	61fb      	str	r3, [r7, #28]
 80052f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052f4:	4641      	mov	r1, r8
 80052f6:	1851      	adds	r1, r2, r1
 80052f8:	6139      	str	r1, [r7, #16]
 80052fa:	4649      	mov	r1, r9
 80052fc:	414b      	adcs	r3, r1
 80052fe:	617b      	str	r3, [r7, #20]
 8005300:	f04f 0200 	mov.w	r2, #0
 8005304:	f04f 0300 	mov.w	r3, #0
 8005308:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800530c:	4659      	mov	r1, fp
 800530e:	00cb      	lsls	r3, r1, #3
 8005310:	4651      	mov	r1, sl
 8005312:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005316:	4651      	mov	r1, sl
 8005318:	00ca      	lsls	r2, r1, #3
 800531a:	4610      	mov	r0, r2
 800531c:	4619      	mov	r1, r3
 800531e:	4603      	mov	r3, r0
 8005320:	4642      	mov	r2, r8
 8005322:	189b      	adds	r3, r3, r2
 8005324:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005328:	464b      	mov	r3, r9
 800532a:	460a      	mov	r2, r1
 800532c:	eb42 0303 	adc.w	r3, r2, r3
 8005330:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800533e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005340:	f04f 0200 	mov.w	r2, #0
 8005344:	f04f 0300 	mov.w	r3, #0
 8005348:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800534c:	4649      	mov	r1, r9
 800534e:	008b      	lsls	r3, r1, #2
 8005350:	4641      	mov	r1, r8
 8005352:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005356:	4641      	mov	r1, r8
 8005358:	008a      	lsls	r2, r1, #2
 800535a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800535e:	f7fa ff9f 	bl	80002a0 <__aeabi_uldivmod>
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	4611      	mov	r1, r2
 8005368:	4b38      	ldr	r3, [pc, #224]	@ (800544c <UART_SetConfig+0x4e4>)
 800536a:	fba3 2301 	umull	r2, r3, r3, r1
 800536e:	095b      	lsrs	r3, r3, #5
 8005370:	2264      	movs	r2, #100	@ 0x64
 8005372:	fb02 f303 	mul.w	r3, r2, r3
 8005376:	1acb      	subs	r3, r1, r3
 8005378:	011b      	lsls	r3, r3, #4
 800537a:	3332      	adds	r3, #50	@ 0x32
 800537c:	4a33      	ldr	r2, [pc, #204]	@ (800544c <UART_SetConfig+0x4e4>)
 800537e:	fba2 2303 	umull	r2, r3, r2, r3
 8005382:	095b      	lsrs	r3, r3, #5
 8005384:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005388:	441c      	add	r4, r3
 800538a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800538e:	2200      	movs	r2, #0
 8005390:	673b      	str	r3, [r7, #112]	@ 0x70
 8005392:	677a      	str	r2, [r7, #116]	@ 0x74
 8005394:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005398:	4642      	mov	r2, r8
 800539a:	464b      	mov	r3, r9
 800539c:	1891      	adds	r1, r2, r2
 800539e:	60b9      	str	r1, [r7, #8]
 80053a0:	415b      	adcs	r3, r3
 80053a2:	60fb      	str	r3, [r7, #12]
 80053a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053a8:	4641      	mov	r1, r8
 80053aa:	1851      	adds	r1, r2, r1
 80053ac:	6039      	str	r1, [r7, #0]
 80053ae:	4649      	mov	r1, r9
 80053b0:	414b      	adcs	r3, r1
 80053b2:	607b      	str	r3, [r7, #4]
 80053b4:	f04f 0200 	mov.w	r2, #0
 80053b8:	f04f 0300 	mov.w	r3, #0
 80053bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80053c0:	4659      	mov	r1, fp
 80053c2:	00cb      	lsls	r3, r1, #3
 80053c4:	4651      	mov	r1, sl
 80053c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053ca:	4651      	mov	r1, sl
 80053cc:	00ca      	lsls	r2, r1, #3
 80053ce:	4610      	mov	r0, r2
 80053d0:	4619      	mov	r1, r3
 80053d2:	4603      	mov	r3, r0
 80053d4:	4642      	mov	r2, r8
 80053d6:	189b      	adds	r3, r3, r2
 80053d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053da:	464b      	mov	r3, r9
 80053dc:	460a      	mov	r2, r1
 80053de:	eb42 0303 	adc.w	r3, r2, r3
 80053e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80053e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80053ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80053f0:	f04f 0200 	mov.w	r2, #0
 80053f4:	f04f 0300 	mov.w	r3, #0
 80053f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80053fc:	4649      	mov	r1, r9
 80053fe:	008b      	lsls	r3, r1, #2
 8005400:	4641      	mov	r1, r8
 8005402:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005406:	4641      	mov	r1, r8
 8005408:	008a      	lsls	r2, r1, #2
 800540a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800540e:	f7fa ff47 	bl	80002a0 <__aeabi_uldivmod>
 8005412:	4602      	mov	r2, r0
 8005414:	460b      	mov	r3, r1
 8005416:	4b0d      	ldr	r3, [pc, #52]	@ (800544c <UART_SetConfig+0x4e4>)
 8005418:	fba3 1302 	umull	r1, r3, r3, r2
 800541c:	095b      	lsrs	r3, r3, #5
 800541e:	2164      	movs	r1, #100	@ 0x64
 8005420:	fb01 f303 	mul.w	r3, r1, r3
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	011b      	lsls	r3, r3, #4
 8005428:	3332      	adds	r3, #50	@ 0x32
 800542a:	4a08      	ldr	r2, [pc, #32]	@ (800544c <UART_SetConfig+0x4e4>)
 800542c:	fba2 2303 	umull	r2, r3, r2, r3
 8005430:	095b      	lsrs	r3, r3, #5
 8005432:	f003 020f 	and.w	r2, r3, #15
 8005436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4422      	add	r2, r4
 800543e:	609a      	str	r2, [r3, #8]
}
 8005440:	bf00      	nop
 8005442:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005446:	46bd      	mov	sp, r7
 8005448:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800544c:	51eb851f 	.word	0x51eb851f

08005450 <malloc>:
 8005450:	4b02      	ldr	r3, [pc, #8]	@ (800545c <malloc+0xc>)
 8005452:	4601      	mov	r1, r0
 8005454:	6818      	ldr	r0, [r3, #0]
 8005456:	f000 b82d 	b.w	80054b4 <_malloc_r>
 800545a:	bf00      	nop
 800545c:	20000010 	.word	0x20000010

08005460 <free>:
 8005460:	4b02      	ldr	r3, [pc, #8]	@ (800546c <free+0xc>)
 8005462:	4601      	mov	r1, r0
 8005464:	6818      	ldr	r0, [r3, #0]
 8005466:	f000 b92f 	b.w	80056c8 <_free_r>
 800546a:	bf00      	nop
 800546c:	20000010 	.word	0x20000010

08005470 <sbrk_aligned>:
 8005470:	b570      	push	{r4, r5, r6, lr}
 8005472:	4e0f      	ldr	r6, [pc, #60]	@ (80054b0 <sbrk_aligned+0x40>)
 8005474:	460c      	mov	r4, r1
 8005476:	6831      	ldr	r1, [r6, #0]
 8005478:	4605      	mov	r5, r0
 800547a:	b911      	cbnz	r1, 8005482 <sbrk_aligned+0x12>
 800547c:	f000 f8e8 	bl	8005650 <_sbrk_r>
 8005480:	6030      	str	r0, [r6, #0]
 8005482:	4621      	mov	r1, r4
 8005484:	4628      	mov	r0, r5
 8005486:	f000 f8e3 	bl	8005650 <_sbrk_r>
 800548a:	1c43      	adds	r3, r0, #1
 800548c:	d103      	bne.n	8005496 <sbrk_aligned+0x26>
 800548e:	f04f 34ff 	mov.w	r4, #4294967295
 8005492:	4620      	mov	r0, r4
 8005494:	bd70      	pop	{r4, r5, r6, pc}
 8005496:	1cc4      	adds	r4, r0, #3
 8005498:	f024 0403 	bic.w	r4, r4, #3
 800549c:	42a0      	cmp	r0, r4
 800549e:	d0f8      	beq.n	8005492 <sbrk_aligned+0x22>
 80054a0:	1a21      	subs	r1, r4, r0
 80054a2:	4628      	mov	r0, r5
 80054a4:	f000 f8d4 	bl	8005650 <_sbrk_r>
 80054a8:	3001      	adds	r0, #1
 80054aa:	d1f2      	bne.n	8005492 <sbrk_aligned+0x22>
 80054ac:	e7ef      	b.n	800548e <sbrk_aligned+0x1e>
 80054ae:	bf00      	nop
 80054b0:	200003c0 	.word	0x200003c0

080054b4 <_malloc_r>:
 80054b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054b8:	1ccd      	adds	r5, r1, #3
 80054ba:	f025 0503 	bic.w	r5, r5, #3
 80054be:	3508      	adds	r5, #8
 80054c0:	2d0c      	cmp	r5, #12
 80054c2:	bf38      	it	cc
 80054c4:	250c      	movcc	r5, #12
 80054c6:	2d00      	cmp	r5, #0
 80054c8:	4606      	mov	r6, r0
 80054ca:	db01      	blt.n	80054d0 <_malloc_r+0x1c>
 80054cc:	42a9      	cmp	r1, r5
 80054ce:	d904      	bls.n	80054da <_malloc_r+0x26>
 80054d0:	230c      	movs	r3, #12
 80054d2:	6033      	str	r3, [r6, #0]
 80054d4:	2000      	movs	r0, #0
 80054d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055b0 <_malloc_r+0xfc>
 80054de:	f000 f869 	bl	80055b4 <__malloc_lock>
 80054e2:	f8d8 3000 	ldr.w	r3, [r8]
 80054e6:	461c      	mov	r4, r3
 80054e8:	bb44      	cbnz	r4, 800553c <_malloc_r+0x88>
 80054ea:	4629      	mov	r1, r5
 80054ec:	4630      	mov	r0, r6
 80054ee:	f7ff ffbf 	bl	8005470 <sbrk_aligned>
 80054f2:	1c43      	adds	r3, r0, #1
 80054f4:	4604      	mov	r4, r0
 80054f6:	d158      	bne.n	80055aa <_malloc_r+0xf6>
 80054f8:	f8d8 4000 	ldr.w	r4, [r8]
 80054fc:	4627      	mov	r7, r4
 80054fe:	2f00      	cmp	r7, #0
 8005500:	d143      	bne.n	800558a <_malloc_r+0xd6>
 8005502:	2c00      	cmp	r4, #0
 8005504:	d04b      	beq.n	800559e <_malloc_r+0xea>
 8005506:	6823      	ldr	r3, [r4, #0]
 8005508:	4639      	mov	r1, r7
 800550a:	4630      	mov	r0, r6
 800550c:	eb04 0903 	add.w	r9, r4, r3
 8005510:	f000 f89e 	bl	8005650 <_sbrk_r>
 8005514:	4581      	cmp	r9, r0
 8005516:	d142      	bne.n	800559e <_malloc_r+0xea>
 8005518:	6821      	ldr	r1, [r4, #0]
 800551a:	1a6d      	subs	r5, r5, r1
 800551c:	4629      	mov	r1, r5
 800551e:	4630      	mov	r0, r6
 8005520:	f7ff ffa6 	bl	8005470 <sbrk_aligned>
 8005524:	3001      	adds	r0, #1
 8005526:	d03a      	beq.n	800559e <_malloc_r+0xea>
 8005528:	6823      	ldr	r3, [r4, #0]
 800552a:	442b      	add	r3, r5
 800552c:	6023      	str	r3, [r4, #0]
 800552e:	f8d8 3000 	ldr.w	r3, [r8]
 8005532:	685a      	ldr	r2, [r3, #4]
 8005534:	bb62      	cbnz	r2, 8005590 <_malloc_r+0xdc>
 8005536:	f8c8 7000 	str.w	r7, [r8]
 800553a:	e00f      	b.n	800555c <_malloc_r+0xa8>
 800553c:	6822      	ldr	r2, [r4, #0]
 800553e:	1b52      	subs	r2, r2, r5
 8005540:	d420      	bmi.n	8005584 <_malloc_r+0xd0>
 8005542:	2a0b      	cmp	r2, #11
 8005544:	d917      	bls.n	8005576 <_malloc_r+0xc2>
 8005546:	1961      	adds	r1, r4, r5
 8005548:	42a3      	cmp	r3, r4
 800554a:	6025      	str	r5, [r4, #0]
 800554c:	bf18      	it	ne
 800554e:	6059      	strne	r1, [r3, #4]
 8005550:	6863      	ldr	r3, [r4, #4]
 8005552:	bf08      	it	eq
 8005554:	f8c8 1000 	streq.w	r1, [r8]
 8005558:	5162      	str	r2, [r4, r5]
 800555a:	604b      	str	r3, [r1, #4]
 800555c:	4630      	mov	r0, r6
 800555e:	f000 f82f 	bl	80055c0 <__malloc_unlock>
 8005562:	f104 000b 	add.w	r0, r4, #11
 8005566:	1d23      	adds	r3, r4, #4
 8005568:	f020 0007 	bic.w	r0, r0, #7
 800556c:	1ac2      	subs	r2, r0, r3
 800556e:	bf1c      	itt	ne
 8005570:	1a1b      	subne	r3, r3, r0
 8005572:	50a3      	strne	r3, [r4, r2]
 8005574:	e7af      	b.n	80054d6 <_malloc_r+0x22>
 8005576:	6862      	ldr	r2, [r4, #4]
 8005578:	42a3      	cmp	r3, r4
 800557a:	bf0c      	ite	eq
 800557c:	f8c8 2000 	streq.w	r2, [r8]
 8005580:	605a      	strne	r2, [r3, #4]
 8005582:	e7eb      	b.n	800555c <_malloc_r+0xa8>
 8005584:	4623      	mov	r3, r4
 8005586:	6864      	ldr	r4, [r4, #4]
 8005588:	e7ae      	b.n	80054e8 <_malloc_r+0x34>
 800558a:	463c      	mov	r4, r7
 800558c:	687f      	ldr	r7, [r7, #4]
 800558e:	e7b6      	b.n	80054fe <_malloc_r+0x4a>
 8005590:	461a      	mov	r2, r3
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	42a3      	cmp	r3, r4
 8005596:	d1fb      	bne.n	8005590 <_malloc_r+0xdc>
 8005598:	2300      	movs	r3, #0
 800559a:	6053      	str	r3, [r2, #4]
 800559c:	e7de      	b.n	800555c <_malloc_r+0xa8>
 800559e:	230c      	movs	r3, #12
 80055a0:	6033      	str	r3, [r6, #0]
 80055a2:	4630      	mov	r0, r6
 80055a4:	f000 f80c 	bl	80055c0 <__malloc_unlock>
 80055a8:	e794      	b.n	80054d4 <_malloc_r+0x20>
 80055aa:	6005      	str	r5, [r0, #0]
 80055ac:	e7d6      	b.n	800555c <_malloc_r+0xa8>
 80055ae:	bf00      	nop
 80055b0:	200003c4 	.word	0x200003c4

080055b4 <__malloc_lock>:
 80055b4:	4801      	ldr	r0, [pc, #4]	@ (80055bc <__malloc_lock+0x8>)
 80055b6:	f000 b885 	b.w	80056c4 <__retarget_lock_acquire_recursive>
 80055ba:	bf00      	nop
 80055bc:	20000504 	.word	0x20000504

080055c0 <__malloc_unlock>:
 80055c0:	4801      	ldr	r0, [pc, #4]	@ (80055c8 <__malloc_unlock+0x8>)
 80055c2:	f000 b880 	b.w	80056c6 <__retarget_lock_release_recursive>
 80055c6:	bf00      	nop
 80055c8:	20000504 	.word	0x20000504

080055cc <_vsniprintf_r>:
 80055cc:	b530      	push	{r4, r5, lr}
 80055ce:	4614      	mov	r4, r2
 80055d0:	2c00      	cmp	r4, #0
 80055d2:	b09b      	sub	sp, #108	@ 0x6c
 80055d4:	4605      	mov	r5, r0
 80055d6:	461a      	mov	r2, r3
 80055d8:	da05      	bge.n	80055e6 <_vsniprintf_r+0x1a>
 80055da:	238b      	movs	r3, #139	@ 0x8b
 80055dc:	6003      	str	r3, [r0, #0]
 80055de:	f04f 30ff 	mov.w	r0, #4294967295
 80055e2:	b01b      	add	sp, #108	@ 0x6c
 80055e4:	bd30      	pop	{r4, r5, pc}
 80055e6:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80055ea:	f8ad 300c 	strh.w	r3, [sp, #12]
 80055ee:	bf14      	ite	ne
 80055f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80055f4:	4623      	moveq	r3, r4
 80055f6:	9302      	str	r3, [sp, #8]
 80055f8:	9305      	str	r3, [sp, #20]
 80055fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80055fe:	9100      	str	r1, [sp, #0]
 8005600:	9104      	str	r1, [sp, #16]
 8005602:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005606:	4669      	mov	r1, sp
 8005608:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800560a:	f000 f903 	bl	8005814 <_svfiprintf_r>
 800560e:	1c43      	adds	r3, r0, #1
 8005610:	bfbc      	itt	lt
 8005612:	238b      	movlt	r3, #139	@ 0x8b
 8005614:	602b      	strlt	r3, [r5, #0]
 8005616:	2c00      	cmp	r4, #0
 8005618:	d0e3      	beq.n	80055e2 <_vsniprintf_r+0x16>
 800561a:	9b00      	ldr	r3, [sp, #0]
 800561c:	2200      	movs	r2, #0
 800561e:	701a      	strb	r2, [r3, #0]
 8005620:	e7df      	b.n	80055e2 <_vsniprintf_r+0x16>
	...

08005624 <vsniprintf>:
 8005624:	b507      	push	{r0, r1, r2, lr}
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	4613      	mov	r3, r2
 800562a:	460a      	mov	r2, r1
 800562c:	4601      	mov	r1, r0
 800562e:	4803      	ldr	r0, [pc, #12]	@ (800563c <vsniprintf+0x18>)
 8005630:	6800      	ldr	r0, [r0, #0]
 8005632:	f7ff ffcb 	bl	80055cc <_vsniprintf_r>
 8005636:	b003      	add	sp, #12
 8005638:	f85d fb04 	ldr.w	pc, [sp], #4
 800563c:	20000010 	.word	0x20000010

08005640 <memset>:
 8005640:	4402      	add	r2, r0
 8005642:	4603      	mov	r3, r0
 8005644:	4293      	cmp	r3, r2
 8005646:	d100      	bne.n	800564a <memset+0xa>
 8005648:	4770      	bx	lr
 800564a:	f803 1b01 	strb.w	r1, [r3], #1
 800564e:	e7f9      	b.n	8005644 <memset+0x4>

08005650 <_sbrk_r>:
 8005650:	b538      	push	{r3, r4, r5, lr}
 8005652:	4d06      	ldr	r5, [pc, #24]	@ (800566c <_sbrk_r+0x1c>)
 8005654:	2300      	movs	r3, #0
 8005656:	4604      	mov	r4, r0
 8005658:	4608      	mov	r0, r1
 800565a:	602b      	str	r3, [r5, #0]
 800565c:	f7fc ff4c 	bl	80024f8 <_sbrk>
 8005660:	1c43      	adds	r3, r0, #1
 8005662:	d102      	bne.n	800566a <_sbrk_r+0x1a>
 8005664:	682b      	ldr	r3, [r5, #0]
 8005666:	b103      	cbz	r3, 800566a <_sbrk_r+0x1a>
 8005668:	6023      	str	r3, [r4, #0]
 800566a:	bd38      	pop	{r3, r4, r5, pc}
 800566c:	20000500 	.word	0x20000500

08005670 <__errno>:
 8005670:	4b01      	ldr	r3, [pc, #4]	@ (8005678 <__errno+0x8>)
 8005672:	6818      	ldr	r0, [r3, #0]
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	20000010 	.word	0x20000010

0800567c <__libc_init_array>:
 800567c:	b570      	push	{r4, r5, r6, lr}
 800567e:	4d0d      	ldr	r5, [pc, #52]	@ (80056b4 <__libc_init_array+0x38>)
 8005680:	4c0d      	ldr	r4, [pc, #52]	@ (80056b8 <__libc_init_array+0x3c>)
 8005682:	1b64      	subs	r4, r4, r5
 8005684:	10a4      	asrs	r4, r4, #2
 8005686:	2600      	movs	r6, #0
 8005688:	42a6      	cmp	r6, r4
 800568a:	d109      	bne.n	80056a0 <__libc_init_array+0x24>
 800568c:	4d0b      	ldr	r5, [pc, #44]	@ (80056bc <__libc_init_array+0x40>)
 800568e:	4c0c      	ldr	r4, [pc, #48]	@ (80056c0 <__libc_init_array+0x44>)
 8005690:	f000 fba8 	bl	8005de4 <_init>
 8005694:	1b64      	subs	r4, r4, r5
 8005696:	10a4      	asrs	r4, r4, #2
 8005698:	2600      	movs	r6, #0
 800569a:	42a6      	cmp	r6, r4
 800569c:	d105      	bne.n	80056aa <__libc_init_array+0x2e>
 800569e:	bd70      	pop	{r4, r5, r6, pc}
 80056a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80056a4:	4798      	blx	r3
 80056a6:	3601      	adds	r6, #1
 80056a8:	e7ee      	b.n	8005688 <__libc_init_array+0xc>
 80056aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80056ae:	4798      	blx	r3
 80056b0:	3601      	adds	r6, #1
 80056b2:	e7f2      	b.n	800569a <__libc_init_array+0x1e>
 80056b4:	08006cf0 	.word	0x08006cf0
 80056b8:	08006cf0 	.word	0x08006cf0
 80056bc:	08006cf0 	.word	0x08006cf0
 80056c0:	08006cf4 	.word	0x08006cf4

080056c4 <__retarget_lock_acquire_recursive>:
 80056c4:	4770      	bx	lr

080056c6 <__retarget_lock_release_recursive>:
 80056c6:	4770      	bx	lr

080056c8 <_free_r>:
 80056c8:	b538      	push	{r3, r4, r5, lr}
 80056ca:	4605      	mov	r5, r0
 80056cc:	2900      	cmp	r1, #0
 80056ce:	d041      	beq.n	8005754 <_free_r+0x8c>
 80056d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056d4:	1f0c      	subs	r4, r1, #4
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	bfb8      	it	lt
 80056da:	18e4      	addlt	r4, r4, r3
 80056dc:	f7ff ff6a 	bl	80055b4 <__malloc_lock>
 80056e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005758 <_free_r+0x90>)
 80056e2:	6813      	ldr	r3, [r2, #0]
 80056e4:	b933      	cbnz	r3, 80056f4 <_free_r+0x2c>
 80056e6:	6063      	str	r3, [r4, #4]
 80056e8:	6014      	str	r4, [r2, #0]
 80056ea:	4628      	mov	r0, r5
 80056ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056f0:	f7ff bf66 	b.w	80055c0 <__malloc_unlock>
 80056f4:	42a3      	cmp	r3, r4
 80056f6:	d908      	bls.n	800570a <_free_r+0x42>
 80056f8:	6820      	ldr	r0, [r4, #0]
 80056fa:	1821      	adds	r1, r4, r0
 80056fc:	428b      	cmp	r3, r1
 80056fe:	bf01      	itttt	eq
 8005700:	6819      	ldreq	r1, [r3, #0]
 8005702:	685b      	ldreq	r3, [r3, #4]
 8005704:	1809      	addeq	r1, r1, r0
 8005706:	6021      	streq	r1, [r4, #0]
 8005708:	e7ed      	b.n	80056e6 <_free_r+0x1e>
 800570a:	461a      	mov	r2, r3
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	b10b      	cbz	r3, 8005714 <_free_r+0x4c>
 8005710:	42a3      	cmp	r3, r4
 8005712:	d9fa      	bls.n	800570a <_free_r+0x42>
 8005714:	6811      	ldr	r1, [r2, #0]
 8005716:	1850      	adds	r0, r2, r1
 8005718:	42a0      	cmp	r0, r4
 800571a:	d10b      	bne.n	8005734 <_free_r+0x6c>
 800571c:	6820      	ldr	r0, [r4, #0]
 800571e:	4401      	add	r1, r0
 8005720:	1850      	adds	r0, r2, r1
 8005722:	4283      	cmp	r3, r0
 8005724:	6011      	str	r1, [r2, #0]
 8005726:	d1e0      	bne.n	80056ea <_free_r+0x22>
 8005728:	6818      	ldr	r0, [r3, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	6053      	str	r3, [r2, #4]
 800572e:	4408      	add	r0, r1
 8005730:	6010      	str	r0, [r2, #0]
 8005732:	e7da      	b.n	80056ea <_free_r+0x22>
 8005734:	d902      	bls.n	800573c <_free_r+0x74>
 8005736:	230c      	movs	r3, #12
 8005738:	602b      	str	r3, [r5, #0]
 800573a:	e7d6      	b.n	80056ea <_free_r+0x22>
 800573c:	6820      	ldr	r0, [r4, #0]
 800573e:	1821      	adds	r1, r4, r0
 8005740:	428b      	cmp	r3, r1
 8005742:	bf04      	itt	eq
 8005744:	6819      	ldreq	r1, [r3, #0]
 8005746:	685b      	ldreq	r3, [r3, #4]
 8005748:	6063      	str	r3, [r4, #4]
 800574a:	bf04      	itt	eq
 800574c:	1809      	addeq	r1, r1, r0
 800574e:	6021      	streq	r1, [r4, #0]
 8005750:	6054      	str	r4, [r2, #4]
 8005752:	e7ca      	b.n	80056ea <_free_r+0x22>
 8005754:	bd38      	pop	{r3, r4, r5, pc}
 8005756:	bf00      	nop
 8005758:	200003c4 	.word	0x200003c4

0800575c <__ssputs_r>:
 800575c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005760:	688e      	ldr	r6, [r1, #8]
 8005762:	461f      	mov	r7, r3
 8005764:	42be      	cmp	r6, r7
 8005766:	680b      	ldr	r3, [r1, #0]
 8005768:	4682      	mov	sl, r0
 800576a:	460c      	mov	r4, r1
 800576c:	4690      	mov	r8, r2
 800576e:	d82d      	bhi.n	80057cc <__ssputs_r+0x70>
 8005770:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005774:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005778:	d026      	beq.n	80057c8 <__ssputs_r+0x6c>
 800577a:	6965      	ldr	r5, [r4, #20]
 800577c:	6909      	ldr	r1, [r1, #16]
 800577e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005782:	eba3 0901 	sub.w	r9, r3, r1
 8005786:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800578a:	1c7b      	adds	r3, r7, #1
 800578c:	444b      	add	r3, r9
 800578e:	106d      	asrs	r5, r5, #1
 8005790:	429d      	cmp	r5, r3
 8005792:	bf38      	it	cc
 8005794:	461d      	movcc	r5, r3
 8005796:	0553      	lsls	r3, r2, #21
 8005798:	d527      	bpl.n	80057ea <__ssputs_r+0x8e>
 800579a:	4629      	mov	r1, r5
 800579c:	f7ff fe8a 	bl	80054b4 <_malloc_r>
 80057a0:	4606      	mov	r6, r0
 80057a2:	b360      	cbz	r0, 80057fe <__ssputs_r+0xa2>
 80057a4:	6921      	ldr	r1, [r4, #16]
 80057a6:	464a      	mov	r2, r9
 80057a8:	f000 fad8 	bl	8005d5c <memcpy>
 80057ac:	89a3      	ldrh	r3, [r4, #12]
 80057ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80057b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057b6:	81a3      	strh	r3, [r4, #12]
 80057b8:	6126      	str	r6, [r4, #16]
 80057ba:	6165      	str	r5, [r4, #20]
 80057bc:	444e      	add	r6, r9
 80057be:	eba5 0509 	sub.w	r5, r5, r9
 80057c2:	6026      	str	r6, [r4, #0]
 80057c4:	60a5      	str	r5, [r4, #8]
 80057c6:	463e      	mov	r6, r7
 80057c8:	42be      	cmp	r6, r7
 80057ca:	d900      	bls.n	80057ce <__ssputs_r+0x72>
 80057cc:	463e      	mov	r6, r7
 80057ce:	6820      	ldr	r0, [r4, #0]
 80057d0:	4632      	mov	r2, r6
 80057d2:	4641      	mov	r1, r8
 80057d4:	f000 faa8 	bl	8005d28 <memmove>
 80057d8:	68a3      	ldr	r3, [r4, #8]
 80057da:	1b9b      	subs	r3, r3, r6
 80057dc:	60a3      	str	r3, [r4, #8]
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	4433      	add	r3, r6
 80057e2:	6023      	str	r3, [r4, #0]
 80057e4:	2000      	movs	r0, #0
 80057e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ea:	462a      	mov	r2, r5
 80057ec:	f000 fac4 	bl	8005d78 <_realloc_r>
 80057f0:	4606      	mov	r6, r0
 80057f2:	2800      	cmp	r0, #0
 80057f4:	d1e0      	bne.n	80057b8 <__ssputs_r+0x5c>
 80057f6:	6921      	ldr	r1, [r4, #16]
 80057f8:	4650      	mov	r0, sl
 80057fa:	f7ff ff65 	bl	80056c8 <_free_r>
 80057fe:	230c      	movs	r3, #12
 8005800:	f8ca 3000 	str.w	r3, [sl]
 8005804:	89a3      	ldrh	r3, [r4, #12]
 8005806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800580a:	81a3      	strh	r3, [r4, #12]
 800580c:	f04f 30ff 	mov.w	r0, #4294967295
 8005810:	e7e9      	b.n	80057e6 <__ssputs_r+0x8a>
	...

08005814 <_svfiprintf_r>:
 8005814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005818:	4698      	mov	r8, r3
 800581a:	898b      	ldrh	r3, [r1, #12]
 800581c:	061b      	lsls	r3, r3, #24
 800581e:	b09d      	sub	sp, #116	@ 0x74
 8005820:	4607      	mov	r7, r0
 8005822:	460d      	mov	r5, r1
 8005824:	4614      	mov	r4, r2
 8005826:	d510      	bpl.n	800584a <_svfiprintf_r+0x36>
 8005828:	690b      	ldr	r3, [r1, #16]
 800582a:	b973      	cbnz	r3, 800584a <_svfiprintf_r+0x36>
 800582c:	2140      	movs	r1, #64	@ 0x40
 800582e:	f7ff fe41 	bl	80054b4 <_malloc_r>
 8005832:	6028      	str	r0, [r5, #0]
 8005834:	6128      	str	r0, [r5, #16]
 8005836:	b930      	cbnz	r0, 8005846 <_svfiprintf_r+0x32>
 8005838:	230c      	movs	r3, #12
 800583a:	603b      	str	r3, [r7, #0]
 800583c:	f04f 30ff 	mov.w	r0, #4294967295
 8005840:	b01d      	add	sp, #116	@ 0x74
 8005842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005846:	2340      	movs	r3, #64	@ 0x40
 8005848:	616b      	str	r3, [r5, #20]
 800584a:	2300      	movs	r3, #0
 800584c:	9309      	str	r3, [sp, #36]	@ 0x24
 800584e:	2320      	movs	r3, #32
 8005850:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005854:	f8cd 800c 	str.w	r8, [sp, #12]
 8005858:	2330      	movs	r3, #48	@ 0x30
 800585a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80059f8 <_svfiprintf_r+0x1e4>
 800585e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005862:	f04f 0901 	mov.w	r9, #1
 8005866:	4623      	mov	r3, r4
 8005868:	469a      	mov	sl, r3
 800586a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800586e:	b10a      	cbz	r2, 8005874 <_svfiprintf_r+0x60>
 8005870:	2a25      	cmp	r2, #37	@ 0x25
 8005872:	d1f9      	bne.n	8005868 <_svfiprintf_r+0x54>
 8005874:	ebba 0b04 	subs.w	fp, sl, r4
 8005878:	d00b      	beq.n	8005892 <_svfiprintf_r+0x7e>
 800587a:	465b      	mov	r3, fp
 800587c:	4622      	mov	r2, r4
 800587e:	4629      	mov	r1, r5
 8005880:	4638      	mov	r0, r7
 8005882:	f7ff ff6b 	bl	800575c <__ssputs_r>
 8005886:	3001      	adds	r0, #1
 8005888:	f000 80a7 	beq.w	80059da <_svfiprintf_r+0x1c6>
 800588c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800588e:	445a      	add	r2, fp
 8005890:	9209      	str	r2, [sp, #36]	@ 0x24
 8005892:	f89a 3000 	ldrb.w	r3, [sl]
 8005896:	2b00      	cmp	r3, #0
 8005898:	f000 809f 	beq.w	80059da <_svfiprintf_r+0x1c6>
 800589c:	2300      	movs	r3, #0
 800589e:	f04f 32ff 	mov.w	r2, #4294967295
 80058a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058a6:	f10a 0a01 	add.w	sl, sl, #1
 80058aa:	9304      	str	r3, [sp, #16]
 80058ac:	9307      	str	r3, [sp, #28]
 80058ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80058b4:	4654      	mov	r4, sl
 80058b6:	2205      	movs	r2, #5
 80058b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058bc:	484e      	ldr	r0, [pc, #312]	@ (80059f8 <_svfiprintf_r+0x1e4>)
 80058be:	f7fa fc9f 	bl	8000200 <memchr>
 80058c2:	9a04      	ldr	r2, [sp, #16]
 80058c4:	b9d8      	cbnz	r0, 80058fe <_svfiprintf_r+0xea>
 80058c6:	06d0      	lsls	r0, r2, #27
 80058c8:	bf44      	itt	mi
 80058ca:	2320      	movmi	r3, #32
 80058cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058d0:	0711      	lsls	r1, r2, #28
 80058d2:	bf44      	itt	mi
 80058d4:	232b      	movmi	r3, #43	@ 0x2b
 80058d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058da:	f89a 3000 	ldrb.w	r3, [sl]
 80058de:	2b2a      	cmp	r3, #42	@ 0x2a
 80058e0:	d015      	beq.n	800590e <_svfiprintf_r+0xfa>
 80058e2:	9a07      	ldr	r2, [sp, #28]
 80058e4:	4654      	mov	r4, sl
 80058e6:	2000      	movs	r0, #0
 80058e8:	f04f 0c0a 	mov.w	ip, #10
 80058ec:	4621      	mov	r1, r4
 80058ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058f2:	3b30      	subs	r3, #48	@ 0x30
 80058f4:	2b09      	cmp	r3, #9
 80058f6:	d94b      	bls.n	8005990 <_svfiprintf_r+0x17c>
 80058f8:	b1b0      	cbz	r0, 8005928 <_svfiprintf_r+0x114>
 80058fa:	9207      	str	r2, [sp, #28]
 80058fc:	e014      	b.n	8005928 <_svfiprintf_r+0x114>
 80058fe:	eba0 0308 	sub.w	r3, r0, r8
 8005902:	fa09 f303 	lsl.w	r3, r9, r3
 8005906:	4313      	orrs	r3, r2
 8005908:	9304      	str	r3, [sp, #16]
 800590a:	46a2      	mov	sl, r4
 800590c:	e7d2      	b.n	80058b4 <_svfiprintf_r+0xa0>
 800590e:	9b03      	ldr	r3, [sp, #12]
 8005910:	1d19      	adds	r1, r3, #4
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	9103      	str	r1, [sp, #12]
 8005916:	2b00      	cmp	r3, #0
 8005918:	bfbb      	ittet	lt
 800591a:	425b      	neglt	r3, r3
 800591c:	f042 0202 	orrlt.w	r2, r2, #2
 8005920:	9307      	strge	r3, [sp, #28]
 8005922:	9307      	strlt	r3, [sp, #28]
 8005924:	bfb8      	it	lt
 8005926:	9204      	strlt	r2, [sp, #16]
 8005928:	7823      	ldrb	r3, [r4, #0]
 800592a:	2b2e      	cmp	r3, #46	@ 0x2e
 800592c:	d10a      	bne.n	8005944 <_svfiprintf_r+0x130>
 800592e:	7863      	ldrb	r3, [r4, #1]
 8005930:	2b2a      	cmp	r3, #42	@ 0x2a
 8005932:	d132      	bne.n	800599a <_svfiprintf_r+0x186>
 8005934:	9b03      	ldr	r3, [sp, #12]
 8005936:	1d1a      	adds	r2, r3, #4
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	9203      	str	r2, [sp, #12]
 800593c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005940:	3402      	adds	r4, #2
 8005942:	9305      	str	r3, [sp, #20]
 8005944:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005a08 <_svfiprintf_r+0x1f4>
 8005948:	7821      	ldrb	r1, [r4, #0]
 800594a:	2203      	movs	r2, #3
 800594c:	4650      	mov	r0, sl
 800594e:	f7fa fc57 	bl	8000200 <memchr>
 8005952:	b138      	cbz	r0, 8005964 <_svfiprintf_r+0x150>
 8005954:	9b04      	ldr	r3, [sp, #16]
 8005956:	eba0 000a 	sub.w	r0, r0, sl
 800595a:	2240      	movs	r2, #64	@ 0x40
 800595c:	4082      	lsls	r2, r0
 800595e:	4313      	orrs	r3, r2
 8005960:	3401      	adds	r4, #1
 8005962:	9304      	str	r3, [sp, #16]
 8005964:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005968:	4824      	ldr	r0, [pc, #144]	@ (80059fc <_svfiprintf_r+0x1e8>)
 800596a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800596e:	2206      	movs	r2, #6
 8005970:	f7fa fc46 	bl	8000200 <memchr>
 8005974:	2800      	cmp	r0, #0
 8005976:	d036      	beq.n	80059e6 <_svfiprintf_r+0x1d2>
 8005978:	4b21      	ldr	r3, [pc, #132]	@ (8005a00 <_svfiprintf_r+0x1ec>)
 800597a:	bb1b      	cbnz	r3, 80059c4 <_svfiprintf_r+0x1b0>
 800597c:	9b03      	ldr	r3, [sp, #12]
 800597e:	3307      	adds	r3, #7
 8005980:	f023 0307 	bic.w	r3, r3, #7
 8005984:	3308      	adds	r3, #8
 8005986:	9303      	str	r3, [sp, #12]
 8005988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800598a:	4433      	add	r3, r6
 800598c:	9309      	str	r3, [sp, #36]	@ 0x24
 800598e:	e76a      	b.n	8005866 <_svfiprintf_r+0x52>
 8005990:	fb0c 3202 	mla	r2, ip, r2, r3
 8005994:	460c      	mov	r4, r1
 8005996:	2001      	movs	r0, #1
 8005998:	e7a8      	b.n	80058ec <_svfiprintf_r+0xd8>
 800599a:	2300      	movs	r3, #0
 800599c:	3401      	adds	r4, #1
 800599e:	9305      	str	r3, [sp, #20]
 80059a0:	4619      	mov	r1, r3
 80059a2:	f04f 0c0a 	mov.w	ip, #10
 80059a6:	4620      	mov	r0, r4
 80059a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059ac:	3a30      	subs	r2, #48	@ 0x30
 80059ae:	2a09      	cmp	r2, #9
 80059b0:	d903      	bls.n	80059ba <_svfiprintf_r+0x1a6>
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d0c6      	beq.n	8005944 <_svfiprintf_r+0x130>
 80059b6:	9105      	str	r1, [sp, #20]
 80059b8:	e7c4      	b.n	8005944 <_svfiprintf_r+0x130>
 80059ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80059be:	4604      	mov	r4, r0
 80059c0:	2301      	movs	r3, #1
 80059c2:	e7f0      	b.n	80059a6 <_svfiprintf_r+0x192>
 80059c4:	ab03      	add	r3, sp, #12
 80059c6:	9300      	str	r3, [sp, #0]
 80059c8:	462a      	mov	r2, r5
 80059ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005a04 <_svfiprintf_r+0x1f0>)
 80059cc:	a904      	add	r1, sp, #16
 80059ce:	4638      	mov	r0, r7
 80059d0:	f3af 8000 	nop.w
 80059d4:	1c42      	adds	r2, r0, #1
 80059d6:	4606      	mov	r6, r0
 80059d8:	d1d6      	bne.n	8005988 <_svfiprintf_r+0x174>
 80059da:	89ab      	ldrh	r3, [r5, #12]
 80059dc:	065b      	lsls	r3, r3, #25
 80059de:	f53f af2d 	bmi.w	800583c <_svfiprintf_r+0x28>
 80059e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059e4:	e72c      	b.n	8005840 <_svfiprintf_r+0x2c>
 80059e6:	ab03      	add	r3, sp, #12
 80059e8:	9300      	str	r3, [sp, #0]
 80059ea:	462a      	mov	r2, r5
 80059ec:	4b05      	ldr	r3, [pc, #20]	@ (8005a04 <_svfiprintf_r+0x1f0>)
 80059ee:	a904      	add	r1, sp, #16
 80059f0:	4638      	mov	r0, r7
 80059f2:	f000 f879 	bl	8005ae8 <_printf_i>
 80059f6:	e7ed      	b.n	80059d4 <_svfiprintf_r+0x1c0>
 80059f8:	08006cb4 	.word	0x08006cb4
 80059fc:	08006cbe 	.word	0x08006cbe
 8005a00:	00000000 	.word	0x00000000
 8005a04:	0800575d 	.word	0x0800575d
 8005a08:	08006cba 	.word	0x08006cba

08005a0c <_printf_common>:
 8005a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a10:	4616      	mov	r6, r2
 8005a12:	4698      	mov	r8, r3
 8005a14:	688a      	ldr	r2, [r1, #8]
 8005a16:	690b      	ldr	r3, [r1, #16]
 8005a18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	bfb8      	it	lt
 8005a20:	4613      	movlt	r3, r2
 8005a22:	6033      	str	r3, [r6, #0]
 8005a24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a28:	4607      	mov	r7, r0
 8005a2a:	460c      	mov	r4, r1
 8005a2c:	b10a      	cbz	r2, 8005a32 <_printf_common+0x26>
 8005a2e:	3301      	adds	r3, #1
 8005a30:	6033      	str	r3, [r6, #0]
 8005a32:	6823      	ldr	r3, [r4, #0]
 8005a34:	0699      	lsls	r1, r3, #26
 8005a36:	bf42      	ittt	mi
 8005a38:	6833      	ldrmi	r3, [r6, #0]
 8005a3a:	3302      	addmi	r3, #2
 8005a3c:	6033      	strmi	r3, [r6, #0]
 8005a3e:	6825      	ldr	r5, [r4, #0]
 8005a40:	f015 0506 	ands.w	r5, r5, #6
 8005a44:	d106      	bne.n	8005a54 <_printf_common+0x48>
 8005a46:	f104 0a19 	add.w	sl, r4, #25
 8005a4a:	68e3      	ldr	r3, [r4, #12]
 8005a4c:	6832      	ldr	r2, [r6, #0]
 8005a4e:	1a9b      	subs	r3, r3, r2
 8005a50:	42ab      	cmp	r3, r5
 8005a52:	dc26      	bgt.n	8005aa2 <_printf_common+0x96>
 8005a54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a58:	6822      	ldr	r2, [r4, #0]
 8005a5a:	3b00      	subs	r3, #0
 8005a5c:	bf18      	it	ne
 8005a5e:	2301      	movne	r3, #1
 8005a60:	0692      	lsls	r2, r2, #26
 8005a62:	d42b      	bmi.n	8005abc <_printf_common+0xb0>
 8005a64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a68:	4641      	mov	r1, r8
 8005a6a:	4638      	mov	r0, r7
 8005a6c:	47c8      	blx	r9
 8005a6e:	3001      	adds	r0, #1
 8005a70:	d01e      	beq.n	8005ab0 <_printf_common+0xa4>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	6922      	ldr	r2, [r4, #16]
 8005a76:	f003 0306 	and.w	r3, r3, #6
 8005a7a:	2b04      	cmp	r3, #4
 8005a7c:	bf02      	ittt	eq
 8005a7e:	68e5      	ldreq	r5, [r4, #12]
 8005a80:	6833      	ldreq	r3, [r6, #0]
 8005a82:	1aed      	subeq	r5, r5, r3
 8005a84:	68a3      	ldr	r3, [r4, #8]
 8005a86:	bf0c      	ite	eq
 8005a88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a8c:	2500      	movne	r5, #0
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	bfc4      	itt	gt
 8005a92:	1a9b      	subgt	r3, r3, r2
 8005a94:	18ed      	addgt	r5, r5, r3
 8005a96:	2600      	movs	r6, #0
 8005a98:	341a      	adds	r4, #26
 8005a9a:	42b5      	cmp	r5, r6
 8005a9c:	d11a      	bne.n	8005ad4 <_printf_common+0xc8>
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	e008      	b.n	8005ab4 <_printf_common+0xa8>
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	4652      	mov	r2, sl
 8005aa6:	4641      	mov	r1, r8
 8005aa8:	4638      	mov	r0, r7
 8005aaa:	47c8      	blx	r9
 8005aac:	3001      	adds	r0, #1
 8005aae:	d103      	bne.n	8005ab8 <_printf_common+0xac>
 8005ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab8:	3501      	adds	r5, #1
 8005aba:	e7c6      	b.n	8005a4a <_printf_common+0x3e>
 8005abc:	18e1      	adds	r1, r4, r3
 8005abe:	1c5a      	adds	r2, r3, #1
 8005ac0:	2030      	movs	r0, #48	@ 0x30
 8005ac2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005ac6:	4422      	add	r2, r4
 8005ac8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005acc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ad0:	3302      	adds	r3, #2
 8005ad2:	e7c7      	b.n	8005a64 <_printf_common+0x58>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	4622      	mov	r2, r4
 8005ad8:	4641      	mov	r1, r8
 8005ada:	4638      	mov	r0, r7
 8005adc:	47c8      	blx	r9
 8005ade:	3001      	adds	r0, #1
 8005ae0:	d0e6      	beq.n	8005ab0 <_printf_common+0xa4>
 8005ae2:	3601      	adds	r6, #1
 8005ae4:	e7d9      	b.n	8005a9a <_printf_common+0x8e>
	...

08005ae8 <_printf_i>:
 8005ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005aec:	7e0f      	ldrb	r7, [r1, #24]
 8005aee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005af0:	2f78      	cmp	r7, #120	@ 0x78
 8005af2:	4691      	mov	r9, r2
 8005af4:	4680      	mov	r8, r0
 8005af6:	460c      	mov	r4, r1
 8005af8:	469a      	mov	sl, r3
 8005afa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005afe:	d807      	bhi.n	8005b10 <_printf_i+0x28>
 8005b00:	2f62      	cmp	r7, #98	@ 0x62
 8005b02:	d80a      	bhi.n	8005b1a <_printf_i+0x32>
 8005b04:	2f00      	cmp	r7, #0
 8005b06:	f000 80d2 	beq.w	8005cae <_printf_i+0x1c6>
 8005b0a:	2f58      	cmp	r7, #88	@ 0x58
 8005b0c:	f000 80b9 	beq.w	8005c82 <_printf_i+0x19a>
 8005b10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b18:	e03a      	b.n	8005b90 <_printf_i+0xa8>
 8005b1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b1e:	2b15      	cmp	r3, #21
 8005b20:	d8f6      	bhi.n	8005b10 <_printf_i+0x28>
 8005b22:	a101      	add	r1, pc, #4	@ (adr r1, 8005b28 <_printf_i+0x40>)
 8005b24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b28:	08005b81 	.word	0x08005b81
 8005b2c:	08005b95 	.word	0x08005b95
 8005b30:	08005b11 	.word	0x08005b11
 8005b34:	08005b11 	.word	0x08005b11
 8005b38:	08005b11 	.word	0x08005b11
 8005b3c:	08005b11 	.word	0x08005b11
 8005b40:	08005b95 	.word	0x08005b95
 8005b44:	08005b11 	.word	0x08005b11
 8005b48:	08005b11 	.word	0x08005b11
 8005b4c:	08005b11 	.word	0x08005b11
 8005b50:	08005b11 	.word	0x08005b11
 8005b54:	08005c95 	.word	0x08005c95
 8005b58:	08005bbf 	.word	0x08005bbf
 8005b5c:	08005c4f 	.word	0x08005c4f
 8005b60:	08005b11 	.word	0x08005b11
 8005b64:	08005b11 	.word	0x08005b11
 8005b68:	08005cb7 	.word	0x08005cb7
 8005b6c:	08005b11 	.word	0x08005b11
 8005b70:	08005bbf 	.word	0x08005bbf
 8005b74:	08005b11 	.word	0x08005b11
 8005b78:	08005b11 	.word	0x08005b11
 8005b7c:	08005c57 	.word	0x08005c57
 8005b80:	6833      	ldr	r3, [r6, #0]
 8005b82:	1d1a      	adds	r2, r3, #4
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	6032      	str	r2, [r6, #0]
 8005b88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b90:	2301      	movs	r3, #1
 8005b92:	e09d      	b.n	8005cd0 <_printf_i+0x1e8>
 8005b94:	6833      	ldr	r3, [r6, #0]
 8005b96:	6820      	ldr	r0, [r4, #0]
 8005b98:	1d19      	adds	r1, r3, #4
 8005b9a:	6031      	str	r1, [r6, #0]
 8005b9c:	0606      	lsls	r6, r0, #24
 8005b9e:	d501      	bpl.n	8005ba4 <_printf_i+0xbc>
 8005ba0:	681d      	ldr	r5, [r3, #0]
 8005ba2:	e003      	b.n	8005bac <_printf_i+0xc4>
 8005ba4:	0645      	lsls	r5, r0, #25
 8005ba6:	d5fb      	bpl.n	8005ba0 <_printf_i+0xb8>
 8005ba8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005bac:	2d00      	cmp	r5, #0
 8005bae:	da03      	bge.n	8005bb8 <_printf_i+0xd0>
 8005bb0:	232d      	movs	r3, #45	@ 0x2d
 8005bb2:	426d      	negs	r5, r5
 8005bb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bb8:	4859      	ldr	r0, [pc, #356]	@ (8005d20 <_printf_i+0x238>)
 8005bba:	230a      	movs	r3, #10
 8005bbc:	e011      	b.n	8005be2 <_printf_i+0xfa>
 8005bbe:	6821      	ldr	r1, [r4, #0]
 8005bc0:	6833      	ldr	r3, [r6, #0]
 8005bc2:	0608      	lsls	r0, r1, #24
 8005bc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005bc8:	d402      	bmi.n	8005bd0 <_printf_i+0xe8>
 8005bca:	0649      	lsls	r1, r1, #25
 8005bcc:	bf48      	it	mi
 8005bce:	b2ad      	uxthmi	r5, r5
 8005bd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005bd2:	4853      	ldr	r0, [pc, #332]	@ (8005d20 <_printf_i+0x238>)
 8005bd4:	6033      	str	r3, [r6, #0]
 8005bd6:	bf14      	ite	ne
 8005bd8:	230a      	movne	r3, #10
 8005bda:	2308      	moveq	r3, #8
 8005bdc:	2100      	movs	r1, #0
 8005bde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005be2:	6866      	ldr	r6, [r4, #4]
 8005be4:	60a6      	str	r6, [r4, #8]
 8005be6:	2e00      	cmp	r6, #0
 8005be8:	bfa2      	ittt	ge
 8005bea:	6821      	ldrge	r1, [r4, #0]
 8005bec:	f021 0104 	bicge.w	r1, r1, #4
 8005bf0:	6021      	strge	r1, [r4, #0]
 8005bf2:	b90d      	cbnz	r5, 8005bf8 <_printf_i+0x110>
 8005bf4:	2e00      	cmp	r6, #0
 8005bf6:	d04b      	beq.n	8005c90 <_printf_i+0x1a8>
 8005bf8:	4616      	mov	r6, r2
 8005bfa:	fbb5 f1f3 	udiv	r1, r5, r3
 8005bfe:	fb03 5711 	mls	r7, r3, r1, r5
 8005c02:	5dc7      	ldrb	r7, [r0, r7]
 8005c04:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c08:	462f      	mov	r7, r5
 8005c0a:	42bb      	cmp	r3, r7
 8005c0c:	460d      	mov	r5, r1
 8005c0e:	d9f4      	bls.n	8005bfa <_printf_i+0x112>
 8005c10:	2b08      	cmp	r3, #8
 8005c12:	d10b      	bne.n	8005c2c <_printf_i+0x144>
 8005c14:	6823      	ldr	r3, [r4, #0]
 8005c16:	07df      	lsls	r7, r3, #31
 8005c18:	d508      	bpl.n	8005c2c <_printf_i+0x144>
 8005c1a:	6923      	ldr	r3, [r4, #16]
 8005c1c:	6861      	ldr	r1, [r4, #4]
 8005c1e:	4299      	cmp	r1, r3
 8005c20:	bfde      	ittt	le
 8005c22:	2330      	movle	r3, #48	@ 0x30
 8005c24:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c28:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c2c:	1b92      	subs	r2, r2, r6
 8005c2e:	6122      	str	r2, [r4, #16]
 8005c30:	f8cd a000 	str.w	sl, [sp]
 8005c34:	464b      	mov	r3, r9
 8005c36:	aa03      	add	r2, sp, #12
 8005c38:	4621      	mov	r1, r4
 8005c3a:	4640      	mov	r0, r8
 8005c3c:	f7ff fee6 	bl	8005a0c <_printf_common>
 8005c40:	3001      	adds	r0, #1
 8005c42:	d14a      	bne.n	8005cda <_printf_i+0x1f2>
 8005c44:	f04f 30ff 	mov.w	r0, #4294967295
 8005c48:	b004      	add	sp, #16
 8005c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c4e:	6823      	ldr	r3, [r4, #0]
 8005c50:	f043 0320 	orr.w	r3, r3, #32
 8005c54:	6023      	str	r3, [r4, #0]
 8005c56:	4833      	ldr	r0, [pc, #204]	@ (8005d24 <_printf_i+0x23c>)
 8005c58:	2778      	movs	r7, #120	@ 0x78
 8005c5a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c5e:	6823      	ldr	r3, [r4, #0]
 8005c60:	6831      	ldr	r1, [r6, #0]
 8005c62:	061f      	lsls	r7, r3, #24
 8005c64:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c68:	d402      	bmi.n	8005c70 <_printf_i+0x188>
 8005c6a:	065f      	lsls	r7, r3, #25
 8005c6c:	bf48      	it	mi
 8005c6e:	b2ad      	uxthmi	r5, r5
 8005c70:	6031      	str	r1, [r6, #0]
 8005c72:	07d9      	lsls	r1, r3, #31
 8005c74:	bf44      	itt	mi
 8005c76:	f043 0320 	orrmi.w	r3, r3, #32
 8005c7a:	6023      	strmi	r3, [r4, #0]
 8005c7c:	b11d      	cbz	r5, 8005c86 <_printf_i+0x19e>
 8005c7e:	2310      	movs	r3, #16
 8005c80:	e7ac      	b.n	8005bdc <_printf_i+0xf4>
 8005c82:	4827      	ldr	r0, [pc, #156]	@ (8005d20 <_printf_i+0x238>)
 8005c84:	e7e9      	b.n	8005c5a <_printf_i+0x172>
 8005c86:	6823      	ldr	r3, [r4, #0]
 8005c88:	f023 0320 	bic.w	r3, r3, #32
 8005c8c:	6023      	str	r3, [r4, #0]
 8005c8e:	e7f6      	b.n	8005c7e <_printf_i+0x196>
 8005c90:	4616      	mov	r6, r2
 8005c92:	e7bd      	b.n	8005c10 <_printf_i+0x128>
 8005c94:	6833      	ldr	r3, [r6, #0]
 8005c96:	6825      	ldr	r5, [r4, #0]
 8005c98:	6961      	ldr	r1, [r4, #20]
 8005c9a:	1d18      	adds	r0, r3, #4
 8005c9c:	6030      	str	r0, [r6, #0]
 8005c9e:	062e      	lsls	r6, r5, #24
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	d501      	bpl.n	8005ca8 <_printf_i+0x1c0>
 8005ca4:	6019      	str	r1, [r3, #0]
 8005ca6:	e002      	b.n	8005cae <_printf_i+0x1c6>
 8005ca8:	0668      	lsls	r0, r5, #25
 8005caa:	d5fb      	bpl.n	8005ca4 <_printf_i+0x1bc>
 8005cac:	8019      	strh	r1, [r3, #0]
 8005cae:	2300      	movs	r3, #0
 8005cb0:	6123      	str	r3, [r4, #16]
 8005cb2:	4616      	mov	r6, r2
 8005cb4:	e7bc      	b.n	8005c30 <_printf_i+0x148>
 8005cb6:	6833      	ldr	r3, [r6, #0]
 8005cb8:	1d1a      	adds	r2, r3, #4
 8005cba:	6032      	str	r2, [r6, #0]
 8005cbc:	681e      	ldr	r6, [r3, #0]
 8005cbe:	6862      	ldr	r2, [r4, #4]
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	4630      	mov	r0, r6
 8005cc4:	f7fa fa9c 	bl	8000200 <memchr>
 8005cc8:	b108      	cbz	r0, 8005cce <_printf_i+0x1e6>
 8005cca:	1b80      	subs	r0, r0, r6
 8005ccc:	6060      	str	r0, [r4, #4]
 8005cce:	6863      	ldr	r3, [r4, #4]
 8005cd0:	6123      	str	r3, [r4, #16]
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cd8:	e7aa      	b.n	8005c30 <_printf_i+0x148>
 8005cda:	6923      	ldr	r3, [r4, #16]
 8005cdc:	4632      	mov	r2, r6
 8005cde:	4649      	mov	r1, r9
 8005ce0:	4640      	mov	r0, r8
 8005ce2:	47d0      	blx	sl
 8005ce4:	3001      	adds	r0, #1
 8005ce6:	d0ad      	beq.n	8005c44 <_printf_i+0x15c>
 8005ce8:	6823      	ldr	r3, [r4, #0]
 8005cea:	079b      	lsls	r3, r3, #30
 8005cec:	d413      	bmi.n	8005d16 <_printf_i+0x22e>
 8005cee:	68e0      	ldr	r0, [r4, #12]
 8005cf0:	9b03      	ldr	r3, [sp, #12]
 8005cf2:	4298      	cmp	r0, r3
 8005cf4:	bfb8      	it	lt
 8005cf6:	4618      	movlt	r0, r3
 8005cf8:	e7a6      	b.n	8005c48 <_printf_i+0x160>
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	4632      	mov	r2, r6
 8005cfe:	4649      	mov	r1, r9
 8005d00:	4640      	mov	r0, r8
 8005d02:	47d0      	blx	sl
 8005d04:	3001      	adds	r0, #1
 8005d06:	d09d      	beq.n	8005c44 <_printf_i+0x15c>
 8005d08:	3501      	adds	r5, #1
 8005d0a:	68e3      	ldr	r3, [r4, #12]
 8005d0c:	9903      	ldr	r1, [sp, #12]
 8005d0e:	1a5b      	subs	r3, r3, r1
 8005d10:	42ab      	cmp	r3, r5
 8005d12:	dcf2      	bgt.n	8005cfa <_printf_i+0x212>
 8005d14:	e7eb      	b.n	8005cee <_printf_i+0x206>
 8005d16:	2500      	movs	r5, #0
 8005d18:	f104 0619 	add.w	r6, r4, #25
 8005d1c:	e7f5      	b.n	8005d0a <_printf_i+0x222>
 8005d1e:	bf00      	nop
 8005d20:	08006cc5 	.word	0x08006cc5
 8005d24:	08006cd6 	.word	0x08006cd6

08005d28 <memmove>:
 8005d28:	4288      	cmp	r0, r1
 8005d2a:	b510      	push	{r4, lr}
 8005d2c:	eb01 0402 	add.w	r4, r1, r2
 8005d30:	d902      	bls.n	8005d38 <memmove+0x10>
 8005d32:	4284      	cmp	r4, r0
 8005d34:	4623      	mov	r3, r4
 8005d36:	d807      	bhi.n	8005d48 <memmove+0x20>
 8005d38:	1e43      	subs	r3, r0, #1
 8005d3a:	42a1      	cmp	r1, r4
 8005d3c:	d008      	beq.n	8005d50 <memmove+0x28>
 8005d3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d46:	e7f8      	b.n	8005d3a <memmove+0x12>
 8005d48:	4402      	add	r2, r0
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	428a      	cmp	r2, r1
 8005d4e:	d100      	bne.n	8005d52 <memmove+0x2a>
 8005d50:	bd10      	pop	{r4, pc}
 8005d52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d5a:	e7f7      	b.n	8005d4c <memmove+0x24>

08005d5c <memcpy>:
 8005d5c:	440a      	add	r2, r1
 8005d5e:	4291      	cmp	r1, r2
 8005d60:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d64:	d100      	bne.n	8005d68 <memcpy+0xc>
 8005d66:	4770      	bx	lr
 8005d68:	b510      	push	{r4, lr}
 8005d6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d72:	4291      	cmp	r1, r2
 8005d74:	d1f9      	bne.n	8005d6a <memcpy+0xe>
 8005d76:	bd10      	pop	{r4, pc}

08005d78 <_realloc_r>:
 8005d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d7c:	4680      	mov	r8, r0
 8005d7e:	4615      	mov	r5, r2
 8005d80:	460c      	mov	r4, r1
 8005d82:	b921      	cbnz	r1, 8005d8e <_realloc_r+0x16>
 8005d84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d88:	4611      	mov	r1, r2
 8005d8a:	f7ff bb93 	b.w	80054b4 <_malloc_r>
 8005d8e:	b92a      	cbnz	r2, 8005d9c <_realloc_r+0x24>
 8005d90:	f7ff fc9a 	bl	80056c8 <_free_r>
 8005d94:	2400      	movs	r4, #0
 8005d96:	4620      	mov	r0, r4
 8005d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d9c:	f000 f81a 	bl	8005dd4 <_malloc_usable_size_r>
 8005da0:	4285      	cmp	r5, r0
 8005da2:	4606      	mov	r6, r0
 8005da4:	d802      	bhi.n	8005dac <_realloc_r+0x34>
 8005da6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005daa:	d8f4      	bhi.n	8005d96 <_realloc_r+0x1e>
 8005dac:	4629      	mov	r1, r5
 8005dae:	4640      	mov	r0, r8
 8005db0:	f7ff fb80 	bl	80054b4 <_malloc_r>
 8005db4:	4607      	mov	r7, r0
 8005db6:	2800      	cmp	r0, #0
 8005db8:	d0ec      	beq.n	8005d94 <_realloc_r+0x1c>
 8005dba:	42b5      	cmp	r5, r6
 8005dbc:	462a      	mov	r2, r5
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	bf28      	it	cs
 8005dc2:	4632      	movcs	r2, r6
 8005dc4:	f7ff ffca 	bl	8005d5c <memcpy>
 8005dc8:	4621      	mov	r1, r4
 8005dca:	4640      	mov	r0, r8
 8005dcc:	f7ff fc7c 	bl	80056c8 <_free_r>
 8005dd0:	463c      	mov	r4, r7
 8005dd2:	e7e0      	b.n	8005d96 <_realloc_r+0x1e>

08005dd4 <_malloc_usable_size_r>:
 8005dd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dd8:	1f18      	subs	r0, r3, #4
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	bfbc      	itt	lt
 8005dde:	580b      	ldrlt	r3, [r1, r0]
 8005de0:	18c0      	addlt	r0, r0, r3
 8005de2:	4770      	bx	lr

08005de4 <_init>:
 8005de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005de6:	bf00      	nop
 8005de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dea:	bc08      	pop	{r3}
 8005dec:	469e      	mov	lr, r3
 8005dee:	4770      	bx	lr

08005df0 <_fini>:
 8005df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005df2:	bf00      	nop
 8005df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005df6:	bc08      	pop	{r3}
 8005df8:	469e      	mov	lr, r3
 8005dfa:	4770      	bx	lr
