Warning (10268): Verilog HDL information at example.v(59): always construct contains both blocking and non-blocking assignments File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 59
Info (10281): Verilog HDL Declaration information at example.v(41): object "reset_count" differs only in case from object "RESET_COUNT" in the same scope File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 41
Info (10281): Verilog HDL Declaration information at led_example_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at led_example_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at led_example_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at led_example_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router_001.sv Line: 49
