Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 11 18:06:59 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SSD_Transmittor_Driver_timing_summary_routed.rpt -pb SSD_Transmittor_Driver_timing_summary_routed.pb -rpx SSD_Transmittor_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : SSD_Transmittor_Driver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.727        0.000                      0                  379        0.120        0.000                      0                  379        3.000        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
sys_clk     {0.000 5.000}        10.000          100.000         
  feedback  {0.000 5.000}        10.000          100.000         
  new_clk   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.727        0.000                      0                  235        0.120        0.000                      0                  235        3.000        0.000                       0                   176  
  feedback                                                                                                                                                      8.751        0.000                       0                     2  
  new_clk         198.025        0.000                      0                    4        0.270        0.000                      0                    4       13.360        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            new_clk                  6.761        0.000                      0                    4        0.587        0.000                      0                    4  
**async_default**  sys_clk            sys_clk                  7.376        0.000                      0                  136        0.267        0.000                      0                  136  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/Rx_FERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.828ns (20.055%)  route 3.301ns (79.945%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.725     5.328    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[13]/Q
                         net (fo=37, routed)          2.175     7.958    Listener_inst/uart_receiver_inst/disabled
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.124     8.082 f  Listener_inst/uart_receiver_inst/Rx_FERROR_i_3/O
                         net (fo=1, routed)           0.783     8.865    Listener_inst/uart_receiver_inst/baud_controller_r_inst/Rx_FERROR_reg
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/Rx_FERROR_i_2/O
                         net (fo=1, routed)           0.343     9.332    Listener_inst/uart_receiver_inst/baud_controller_r_inst/Rx_FERROR0
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     9.456 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/Rx_FERROR_i_1/O
                         net (fo=1, routed)           0.000     9.456    Listener_inst/uart_receiver_inst/baud_controller_r_inst_n_17
    SLICE_X5Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_FERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_FERROR_reg/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.029    15.184    Listener_inst/uart_receiver_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.633ns (41.299%)  route 2.321ns (58.701%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/Q
                         net (fo=2, routed)           1.278     7.061    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[6]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.185 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.185    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.583 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.697    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.925 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.043     8.968    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.313     9.281 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.281    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[31]_i_1__0_n_0
    SLICE_X7Y101         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.588    15.010    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X7Y101         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.031    15.186    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 2.444ns (62.343%)  route 1.476ns (37.657%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.665     6.448    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[2]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.105 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.105    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__0_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.339    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__1_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.456    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__2_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.573    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__3_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.690    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__4_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     7.808    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__5_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.131 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.810     8.941    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__6_n_6
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.306     9.247 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.247    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[30]_i_1__0_n_0
    SLICE_X7Y101         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.588    15.010    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X7Y101         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[30]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.029    15.184    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 2.355ns (59.476%)  route 1.605ns (40.524%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.514     6.298    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[2]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.955 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.955    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.072    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.189    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.307    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.424 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.424    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.541    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.864 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__5/O[1]
                         net (fo=1, routed)           1.090     8.954    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[26]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.334     9.288 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.288    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[26]
    SLICE_X1Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.590    15.012    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDCE (Setup_fdce_C_D)        0.075    15.232    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.633ns (40.729%)  route 2.376ns (59.271%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/Q
                         net (fo=2, routed)           1.278     7.061    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[6]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.185 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.185    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.583 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.697    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.925 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.098     9.023    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.313     9.336 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.336    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[2]_i_1__0_n_0
    SLICE_X5Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.603    15.026    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.031    15.297    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.633ns (41.445%)  route 2.307ns (58.555%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/Q
                         net (fo=2, routed)           1.278     7.061    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[6]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.185 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.185    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.583 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.697    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.925 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.029     8.954    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.313     9.267 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.267    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[9]_i_1__0_n_0
    SLICE_X7Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.603    15.026    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.032    15.298    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.633ns (41.497%)  route 2.302ns (58.503%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/Q
                         net (fo=2, routed)           1.278     7.061    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[6]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.185 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.185    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.583 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.697    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.925 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.024     8.949    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.313     9.262 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[4]_i_1__5/O
                         net (fo=1, routed)           0.000     9.262    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[4]_i_1__5_n_0
    SLICE_X7Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.603    15.026    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[4]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.031    15.297    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 2.240ns (57.171%)  route 1.678ns (42.829%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.514     6.298    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[2]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.955 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.955    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.072    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.189    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.307    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.424 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.424    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.747 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/O[1]
                         net (fo=1, routed)           1.164     8.911    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.336     9.247 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.247    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[22]
    SLICE_X4Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.604    15.027    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[22]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.075    15.325    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.633ns (43.921%)  route 2.085ns (56.079%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/Q
                         net (fo=2, routed)           1.278     7.061    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[6]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.185 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.185    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_2_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.583 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.697    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.925 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          0.807     8.732    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.313     9.045 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.045    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[26]_i_1__0_n_0
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.588    15.010    sender_inst/uart_transmitter_inst/baud_controller_t_inst/clk_IBUF_BUFG
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.031    15.186    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.923ns (51.940%)  route 1.779ns (48.060%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.725     5.328    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.841     6.587    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.299     6.886 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.886    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter1_carry_i_3__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.436 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.436    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter1_carry_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.551    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter1_carry__0_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.779 f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          0.938     8.717    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter1_carry__1_n_1
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.313     9.030 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.030    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[17]
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[17]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.031    15.186    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  6.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sender_inst/write_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/write_debouncer/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.576     1.495    sender_inst/write_debouncer/clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  sender_inst/write_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sender_inst/write_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.067     1.704    sender_inst/write_debouncer/counter_reg__0[3]
    SLICE_X8Y97          LUT6 (Prop_lut6_I1_O)        0.045     1.749 r  sender_inst/write_debouncer/button_debounced_i_1__2/O
                         net (fo=1, routed)           0.000     1.749    sender_inst/write_debouncer/button_debounced_i_1__2_n_0
    SLICE_X8Y97          FDRE                                         r  sender_inst/write_debouncer/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.847     2.012    sender_inst/write_debouncer/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sender_inst/write_debouncer/button_debounced_reg/C
                         clock pessimism             -0.503     1.508    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.120     1.628    sender_inst/write_debouncer/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 write_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_debouncer/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.576     1.495    write_debouncer/clk_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  write_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  write_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.067     1.704    write_debouncer/counter_reg__0[3]
    SLICE_X8Y98          LUT6 (Prop_lut6_I1_O)        0.045     1.749 r  write_debouncer/button_debounced_i_1__3/O
                         net (fo=1, routed)           0.000     1.749    write_debouncer/button_debounced_i_1__3_n_0
    SLICE_X8Y98          FDRE                                         r  write_debouncer/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.847     2.012    write_debouncer/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  write_debouncer/button_debounced_reg/C
                         clock pessimism             -0.503     1.508    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.120     1.628    write_debouncer/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/reset_debouncer/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  Listener_inst/reset_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Listener_inst/reset_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.065     1.730    Listener_inst/reset_debouncer/counter_reg__0[3]
    SLICE_X1Y98          LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  Listener_inst/reset_debouncer/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     1.775    Listener_inst/reset_debouncer/button_debounced_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.878     2.043    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
                         clock pessimism             -0.505     1.537    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.091     1.628    Listener_inst/reset_debouncer/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/reset_debouncer/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.604     1.523    sender_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  sender_inst/reset_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sender_inst/reset_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.065     1.729    sender_inst/reset_debouncer/counter_reg__0[3]
    SLICE_X1Y95          LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  sender_inst/reset_debouncer/button_debounced_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    sender_inst/reset_debouncer/button_debounced_i_1__0_n_0
    SLICE_X1Y95          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.877     2.042    sender_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.091     1.627    sender_inst/reset_debouncer/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.143%)  route 0.346ns (67.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.598     1.517    sender_inst/uart_transmitter_inst/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=3, routed)           0.346     2.028    sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg_n_0_[7]
    SLICE_X7Y99          FDCE                                         r  sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.875     2.040    sender_inst/uart_transmitter_inst/clk_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[8]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDCE (Hold_fdce_C_D)         0.075     1.869    sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/FF_wire_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/reset_debouncer/FF_wire_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.604     1.523    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Listener_inst/reset_debouncer/FF_wire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Listener_inst/reset_debouncer/FF_wire_reg[0]/Q
                         net (fo=1, routed)           0.120     1.784    Listener_inst/reset_debouncer/FF_wire_reg_n_0_[0]
    SLICE_X1Y95          FDRE                                         r  Listener_inst/reset_debouncer/FF_wire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.877     2.042    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  Listener_inst/reset_debouncer/FF_wire_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.075     1.614    Listener_inst/reset_debouncer/FF_wire_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Listener_inst/uart_receiver_inst/Rx_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/Rx_DATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.230%)  route 0.140ns (49.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.598     1.517    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[4]/Q
                         net (fo=3, routed)           0.140     1.798    Listener_inst/uart_receiver_inst/Rx_DATA[4]
    SLICE_X3Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[5]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.066     1.623    Listener_inst/uart_receiver_inst/Rx_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sender_inst/Hold_to_step_inst/FF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.227ns (42.756%)  route 0.304ns (57.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.604     1.523    sender_inst/Hold_to_step_inst/clk_IBUF_BUFG
    SLICE_X7Y98          FDCE                                         r  sender_inst/Hold_to_step_inst/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.128     1.651 f  sender_inst/Hold_to_step_inst/FF_reg[0]/Q
                         net (fo=36, routed)          0.304     1.955    sender_inst/uart_transmitter_inst/baud_controller_t_inst/Q[0]
    SLICE_X7Y100         LUT5 (Prop_lut5_I3_O)        0.099     2.054 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/FSM_onehot_cur_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.054    sender_inst/uart_transmitter_inst/baud_controller_t_inst_n_3
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.868     2.034    sender_inst/uart_transmitter_inst/clk_IBUF_BUFG
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.091     1.879    sender_inst/uart_transmitter_inst/FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Listener_inst/uart_receiver_inst/Rx_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/Rx_DATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.389%)  route 0.139ns (49.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.599     1.518    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[2]/Q
                         net (fo=3, routed)           0.139     1.798    Listener_inst/uart_receiver_inst/Rx_DATA[2]
    SLICE_X4Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.868     2.034    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[3]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y102         FDCE (Hold_fdce_C_D)         0.066     1.620    Listener_inst/uart_receiver_inst/Rx_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/synchronizer_inst/sync_stage1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y99          FDPE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.098     1.762    sender_inst/uart_transmitter_inst/sync_stage1_reg
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  sender_inst/uart_transmitter_inst/sync_stage1_i_1/O
                         net (fo=1, routed)           0.000     1.807    Listener_inst/uart_receiver_inst/synchronizer_inst/TxD
    SLICE_X5Y99          FDRE                                         r  Listener_inst/uart_receiver_inst/synchronizer_inst/sync_stage1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.875     2.040    Listener_inst/uart_receiver_inst/synchronizer_inst/clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Listener_inst/uart_receiver_inst/synchronizer_inst/sync_stage1_reg/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.091     1.627    Listener_inst/uart_receiver_inst/synchronizer_inst/sync_stage1_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X7Y97      Hold_to_step_inst/FF_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X6Y99      Hold_to_step_inst/FF_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X2Y103     Listener_inst/Hold_to_step_inst/FF_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X3Y103     Listener_inst/Hold_to_step_inst/FF_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y93      Listener_inst/reset_debouncer/FF_wire_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y95      Listener_inst/reset_debouncer/FF_wire_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y96      Listener_inst/reset_debouncer/FF_wire_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y98      Listener_inst/reset_debouncer/button_debounced_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y93      Listener_inst/reset_debouncer/FF_wire_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y95      Listener_inst/reset_debouncer/FF_wire_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y96      Listener_inst/reset_debouncer/FF_wire_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y102     Listener_inst/uart_receiver_inst/Rx_DATA_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y102     Listener_inst/uart_receiver_inst/Rx_DATA_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y102     Listener_inst/uart_receiver_inst/Rx_DATA_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y101     Listener_inst/uart_receiver_inst/Rx_FERROR_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y100     Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[17]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y97      sender_inst/write_debouncer/button_debounced_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y98      write_debouncer/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y97      sender_inst/write_debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y97      sender_inst/write_debouncer/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y97      sender_inst/write_debouncer/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y97      sender_inst/write_debouncer/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y97      sender_inst/write_debouncer/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y97      write_debouncer/FF_wire_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      198.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.025ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.716ns (40.440%)  route 1.055ns (59.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.419     9.744 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.717    10.461    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.297    10.758 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.338    11.096    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[2]
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)       -0.067   209.120    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        209.120    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                198.025    

Slack (MET) :             198.094ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.606ns (33.386%)  route 1.209ns (66.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     9.781 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/Q
                         net (fo=10, routed)          1.209    10.990    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/Q[0]
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.150    11.140 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[3]_i_1__6/O
                         net (fo=1, routed)           0.000    11.140    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[3]
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.047   209.234    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        209.234    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                198.094    

Slack (MET) :             198.476ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.746ns (51.043%)  route 0.716ns (48.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.419     9.744 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.716    10.460    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.327    10.787 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]_i_1__7/O
                         net (fo=1, routed)           0.000    10.787    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[1]
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.075   209.262    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        209.262    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                198.476    

Slack (MET) :             198.625ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.580ns (45.729%)  route 0.688ns (54.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     9.781 f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.688    10.469    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124    10.593 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__7/O
                         net (fo=1, routed)           0.000    10.593    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__7_n_0
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.031   209.218    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        209.218    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                198.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.230ns (61.566%)  route 0.144ns (38.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.128     2.995 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.144     3.139    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.102     3.241 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[3]_i_1__6/O
                         net (fo=1, routed)           0.000     3.241    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[3]
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.104     2.971    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.184ns (42.169%)  route 0.252ns (57.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     3.008 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.252     3.261    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.043     3.304 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]_i_1__7/O
                         net (fo=1, routed)           0.000     3.304    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[1]
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.107     2.974    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     3.008 f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.252     3.261    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.045     3.306 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__7/O
                         net (fo=1, routed)           0.000     3.306    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__7_n_0
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.092     2.959    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.901%)  route 0.363ns (66.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     3.008 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.245     3.253    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.045     3.298 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.118     3.416    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[2]
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.070     2.937    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_clk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.209ns  (logic 0.456ns (7.344%)  route 5.753ns (92.656%))
  Logic Levels:           0  
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 195.329 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726   195.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456   195.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.753   201.538    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.405   208.299    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        208.299    
                         arrival time                        -201.538    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.209ns  (logic 0.456ns (7.344%)  route 5.753ns (92.656%))
  Logic Levels:           0  
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 195.329 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726   195.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456   195.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.753   201.538    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.405   208.299    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        208.299    
                         arrival time                        -201.538    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.209ns  (logic 0.456ns (7.344%)  route 5.753ns (92.656%))
  Logic Levels:           0  
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 195.329 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726   195.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456   195.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.753   201.538    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.405   208.299    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        208.299    
                         arrival time                        -201.538    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.209ns  (logic 0.456ns (7.344%)  route 5.753ns (92.656%))
  Logic Levels:           0  
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 195.329 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726   195.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456   195.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.753   201.538    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.405   208.299    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.299    
                         arrival time                        -201.538    
  -------------------------------------------------------------------
                         slack                                  6.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.141ns (5.197%)  route 2.572ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.572     4.237    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X0Y103         FDCE (Remov_fdce_C_CLR)     -0.092     3.650    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.141ns (5.197%)  route 2.572ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.572     4.237    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X0Y103         FDCE (Remov_fdce_C_CLR)     -0.092     3.650    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.141ns (5.197%)  route 2.572ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.572     4.237    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X0Y103         FDCE (Remov_fdce_C_CLR)     -0.092     3.650    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.141ns (5.197%)  route 2.572ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.572     4.237    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X0Y103         FDCE (Remov_fdce_C_CLR)     -0.092     3.650    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.587    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.456ns (20.845%)  route 1.732ns (79.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.725     5.328    reset_debouncer/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  reset_debouncer/button_debounced_reg/Q
                         net (fo=5, routed)           1.732     7.515    reset_debouncer_n_0
    SLICE_X4Y99          FDPE                                         f  counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDPE                                         r  counter_reg[0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y99          FDPE (Recov_fdpe_C_PRE)     -0.359    14.891    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.456ns (20.845%)  route 1.732ns (79.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.725     5.328    reset_debouncer/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  reset_debouncer/button_debounced_reg/Q
                         net (fo=5, routed)           1.732     7.515    reset_debouncer_n_0
    SLICE_X4Y99          FDPE                                         f  counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDPE                                         r  counter_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y99          FDPE (Recov_fdpe_C_PRE)     -0.359    14.891    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.456ns (23.699%)  route 1.468ns (76.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.468     7.253    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y103         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.587    15.009    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.456ns (23.699%)  route 1.468ns (76.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.468     7.253    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y103         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.587    15.009    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[11]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.456ns (23.699%)  route 1.468ns (76.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.468     7.253    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y103         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.587    15.009    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[5]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.456ns (23.699%)  route 1.468ns (76.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.468     7.253    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y103         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.587    15.009    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[6]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.456ns (23.699%)  route 1.468ns (76.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.468     7.253    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y103         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.587    15.009    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[7]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.456ns (23.699%)  route 1.468ns (76.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.468     7.253    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y103         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.587    15.009    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[8]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.456ns (23.699%)  route 1.468ns (76.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.468     7.253    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y103         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.587    15.009    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[9]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.729%)  route 1.466ns (76.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.726     5.329    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.466     7.250    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X4Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[14]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.902%)  route 0.301ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.301     1.966    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X1Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.902%)  route 0.301ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.301     1.966    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X1Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.902%)  route 0.301ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.301     1.966    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X1Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.902%)  route 0.301ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.301     1.966    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X1Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.674%)  route 0.351ns (71.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.351     2.016    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X3Y101         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.674%)  route 0.351ns (71.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.351     2.016    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y101         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.674%)  route 0.351ns (71.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.351     2.016    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y101         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.674%)  route 0.351ns (71.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.351     2.016    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y101         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.674%)  route 0.351ns (71.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.351     2.016    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y101         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[31]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.674%)  route 0.351ns (71.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    Listener_inst/reset_debouncer/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.351     2.016    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X3Y101         FDPE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDPE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDPE (Remov_fdpe_C_PRE)     -0.095     1.696    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.320    





