
*** Running vivado
    with args -log DAC_Array_Tester.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DAC_Array_Tester.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source DAC_Array_Tester.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.ip_user_files'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top DAC_Array_Tester -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Dirac_ROM/Dirac_ROM.dcp' for cell 'DiracROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/PCM_Transmitter_16_0/PCM_Transmitter_16_0.dcp' for cell 'PCM_TX'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Saw_ROM/Saw_ROM.dcp' for cell 'SawROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Sine_ROM/Sine_ROM.dcp' for cell 'SineROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Triangle_ROM/Triangle_ROM.dcp' for cell 'TriangleROM'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2508.797 ; gain = 0.000 ; free physical = 9290 ; free virtual = 16385
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Wizard/inst'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Wizard/inst'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.402 ; gain = 125.812 ; free physical = 8814 ; free virtual = 15910
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Wizard/inst'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clock_Wizard/inst'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clock_Wizard/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.402 ; gain = 0.000 ; free physical = 8815 ; free virtual = 15910
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2690.402 ; gain = 181.840 ; free physical = 8815 ; free virtual = 15910
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2754.434 ; gain = 64.031 ; free physical = 8799 ; free virtual = 15894

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e9538c18

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2754.434 ; gain = 0.000 ; free physical = 8799 ; free virtual = 15894

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[10] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[10] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[10] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[10] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__4
INFO: [Common 17-14] Message 'Opt 31-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e9538c18

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2902.230 ; gain = 0.000 ; free physical = 8626 ; free virtual = 15721
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e9538c18

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2902.230 ; gain = 0.000 ; free physical = 8626 ; free virtual = 15721
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fea0e505

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2902.230 ; gain = 0.000 ; free physical = 8626 ; free virtual = 15721
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1752 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 125037a39

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2902.230 ; gain = 0.000 ; free physical = 8626 ; free virtual = 15721
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b48c304b

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2902.230 ; gain = 0.000 ; free physical = 8625 ; free virtual = 15720
INFO: [Opt 31-389] Phase Shift Register Optimization created 13 cells and removed 24 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a132531b

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2902.230 ; gain = 0.000 ; free physical = 8625 ; free virtual = 15720
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |            1752  |                                              0  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |              13  |              24  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2902.230 ; gain = 0.000 ; free physical = 8625 ; free virtual = 15720
Ending Logic Optimization Task | Checksum: 127efa6e7

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2902.230 ; gain = 0.000 ; free physical = 8625 ; free virtual = 15720

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 127efa6e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8620 ; free virtual = 15716
Ending Power Optimization Task | Checksum: 127efa6e7

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3162.113 ; gain = 259.883 ; free physical = 8626 ; free virtual = 15721

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 127efa6e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8626 ; free virtual = 15721

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8626 ; free virtual = 15721
Ending Netlist Obfuscation Task | Checksum: 127efa6e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8626 ; free virtual = 15721
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8623 ; free virtual = 15720
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_Array_Tester_drc_opted.rpt -pb DAC_Array_Tester_drc_opted.pb -rpx DAC_Array_Tester_drc_opted.rpx
Command: report_drc -file DAC_Array_Tester_drc_opted.rpt -pb DAC_Array_Tester_drc_opted.pb -rpx DAC_Array_Tester_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8554 ; free virtual = 15649
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6f655b68

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8554 ; free virtual = 15649
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8554 ; free virtual = 15649

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16d5a08fb

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8584 ; free virtual = 15680

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f47dc786

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8599 ; free virtual = 15694

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f47dc786

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8599 ; free virtual = 15694
Phase 1 Placer Initialization | Checksum: f47dc786

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8599 ; free virtual = 15694

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1655fc5c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8594 ; free virtual = 15690

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: eaf1d10b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8597 ; free virtual = 15692

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: eaf1d10b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8597 ; free virtual = 15692

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 118 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 94, two critical 24, total 118, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 118 nets or LUTs. Breaked 118 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8588 ; free virtual = 15684
INFO: [Physopt 32-527] Pass 1: Identified 8 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 96 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8587 ; free virtual = 15683
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8587 ; free virtual = 15683

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          118  |              0  |                   118  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            4  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           96  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          218  |              0  |                   130  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: a8cbf01f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8587 ; free virtual = 15683
Phase 2.4 Global Placement Core | Checksum: bc91fd0c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8586 ; free virtual = 15682
Phase 2 Global Placement | Checksum: bc91fd0c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8586 ; free virtual = 15682

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 878a3678

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8586 ; free virtual = 15682

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c46e0607

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8587 ; free virtual = 15683

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1679dca79

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8587 ; free virtual = 15683

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be801e4c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8587 ; free virtual = 15683

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16a834699

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8583 ; free virtual = 15679

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19327a7f0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8584 ; free virtual = 15680

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 186a4fd26

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8583 ; free virtual = 15679

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18afff857

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8584 ; free virtual = 15680
Phase 3 Detail Placement | Checksum: 18afff857

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8584 ; free virtual = 15680

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22a036676

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.506 | TNS=-1777.434 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ac6fa04e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8583 ; free virtual = 15679
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 202041497

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8583 ; free virtual = 15679
Phase 4.1.1.1 BUFG Insertion | Checksum: 22a036676

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8583 ; free virtual = 15679

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.084. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f47690b3

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15652

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15652
Phase 4.1 Post Commit Optimization | Checksum: 1f47690b3

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15653

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f47690b3

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15652

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f47690b3

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15652
Phase 4.3 Placer Reporting | Checksum: 1f47690b3

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15652

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15652

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b0a4a8c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15652
Ending Placer Task | Checksum: 137d624a5

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15652
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8562 ; free virtual = 15658
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8557 ; free virtual = 15656
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DAC_Array_Tester_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8549 ; free virtual = 15646
INFO: [runtcl-4] Executing : report_utilization -file DAC_Array_Tester_utilization_placed.rpt -pb DAC_Array_Tester_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DAC_Array_Tester_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8556 ; free virtual = 15653
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.26s |  WALL: 0.13s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8526 ; free virtual = 15623

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.084 | TNS=-1570.386 |
Phase 1 Physical Synthesis Initialization | Checksum: 157f32649

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8526 ; free virtual = 15623

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 157f32649

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8525 ; free virtual = 15622
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.084 | TNS=-1570.386 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8525 ; free virtual = 15622
Phase 3 Fanout Optimization | Checksum: 157f32649

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8525 ; free virtual = 15622

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[22].  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_25.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_26_n_0.  Re-placed instance PCM_TX_i_26
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[6].  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_41.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_42_n_0.  Did not re-place instance PCM_TX_i_42
INFO: [Physopt 32-662] Processed net SigBuff/douta[14]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[21].  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_26.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27
INFO: [Physopt 32-663] Processed net SigBuff/douta[29]_alias.  Re-placed instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15].  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_8.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_9_n_0.  Re-placed instance PCM_TX_i_9
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[7].  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_16.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_17_n_0.  Re-placed instance PCM_TX_i_17
INFO: [Physopt 32-663] Processed net SigBuff/douta[15]_alias_1.  Re-placed instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[17].  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_30.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_6.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_31_n_0.  Re-placed instance PCM_TX_i_31
INFO: [Physopt 32-662] Processed net PCM_TX_i_7_n_0.  Did not re-place instance PCM_TX_i_7
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net SigBuff/douta[29]_alias_2.  Re-placed instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[16].  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_7.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[57].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_8_n_0.  Re-placed instance PCM_TX_i_8
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[3].  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_44.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_45_n_0.  Did not re-place instance PCM_TX_i_45
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net SigBuff/douta[14]_alias_2.  Re-placed instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[1].  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_22.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_23_n_0.  Did not re-place instance PCM_TX_i_23
INFO: [Physopt 32-662] Processed net SigBuff/douta[9]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-663] Processed net SigBuff/douta[24]_alias.  Re-placed instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_46.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_47_n_0.  Did not re-place instance PCM_TX_i_47
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_5.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_6_n_0.  Did not re-place instance PCM_TX_i_6
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[2].  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_2.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_45.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_3_n_0.  Did not re-place instance PCM_TX_i_3
INFO: [Physopt 32-662] Processed net PCM_TX_i_46_n_0.  Did not re-place instance PCM_TX_i_46
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net SigBuff/douta[15]_alias_2.  Re-placed instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[0].  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_42.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43
INFO: [Physopt 32-662] Processed net PCM_TX_i_48_n_0.  Did not re-place instance PCM_TX_i_48
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_47.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[10].  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_14_n_0.  Did not re-place instance PCM_TX_i_14
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[9].  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_14.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_15_n_0.  Did not re-place instance PCM_TX_i_15
INFO: [Physopt 32-663] Processed net SigBuff/douta[17]_alias_1.  Re-placed instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_17.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_18_n_0.  Re-placed instance PCM_TX_i_18
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P
INFO: [Physopt 32-663] Processed net SigBuff/douta[18]_alias_3.  Re-placed instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[12].  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_11.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_12_n_0.  Re-placed instance PCM_TX_i_12
INFO: [Physopt 32-663] Processed net SigBuff/douta[20]_alias_1.  Re-placed instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net SigBuff/douta[8]_alias_2.  Re-placed instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_22_n_0.  Did not re-place instance PCM_TX_i_22
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_31.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_32_n_0.  Re-placed instance PCM_TX_i_32
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P
INFO: [Physopt 32-663] Processed net SigBuff/douta[20]_alias_3.  Re-placed instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_18.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[46]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_19_n_0.  Re-placed instance PCM_TX_i_19
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_10.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_40.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[54].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_11_n_0.  Did not re-place instance PCM_TX_i_11
INFO: [Physopt 32-662] Processed net PCM_TX_i_41_n_0.  Did not re-place instance PCM_TX_i_41
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_12.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_13_n_0.  Did not re-place instance PCM_TX_i_13
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P
INFO: [Physopt 32-663] Processed net SigBuff/douta[15]_alias.  Re-placed instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net SigBuff/douta[20]_alias.  Re-placed instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14].  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_9.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net SigBuff/douta[17]_alias_3.  Re-placed instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_29.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net SigBuff/douta[18]_alias_2.  Re-placed instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[20].  Did not re-place instance SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_3.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_4_n_0.  Did not re-place instance PCM_TX_i_4
INFO: [Physopt 32-662] Processed net SigBuff/douta[28]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_37_n_0.  Re-placed instance PCM_TX_i_37
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[8].  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_39.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_40_n_0.  Re-placed instance PCM_TX_i_40
INFO: [Physopt 32-662] Processed net SigBuff/douta[16]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_27.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[29]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_28_n_0.  Re-placed instance PCM_TX_i_28
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-663] Processed net SigBuff/douta[16]_alias.  Re-placed instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX_i_25_n_0.  Re-placed instance PCM_TX_i_25
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-663] Processed net SigBuff/douta[16]_alias_2.  Re-placed instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P
INFO: [Physopt 32-663] Processed net SigBuff/douta[12]_alias_3.  Re-placed instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Re-placed instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_64.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/p_2_in[48].  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out[48]_C_i_1__0
INFO: [Physopt 32-662] Processed net SigBuff/douta[14]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[9]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[48]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_35_n_0.  Did not re-place instance PCM_TX_i_35
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_60.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/p_2_in[52].  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out[52]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[52]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out_reg[52]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_36_n_0.  Did not re-place instance PCM_TX_i_36
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P
INFO: [Physopt 32-663] Processed net SigBuff/douta[22]_alias_3.  Re-placed instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_56.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/p_2_in[56].  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out[56]_C_i_1__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_15.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_16_n_0.  Re-placed instance PCM_TX_i_16
INFO: [Physopt 32-661] Optimized 95 nets.  Re-placed 95 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 95 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 95 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.067 | TNS=-1526.689 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8526 ; free virtual = 15623
Phase 4 Single Cell Placement Optimization | Checksum: 11db73afa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:07 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8526 ; free virtual = 15623

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[6].  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1/O
INFO: [Physopt 32-663] Processed net PCM_TX_i_42_n_0.  Re-placed instance PCM_TX_i_42/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[14]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1/O
INFO: [Physopt 32-663] Processed net PCM_TX_i_44_n_0.  Re-placed instance PCM_TX_i_44/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15].  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1/O
INFO: [Physopt 32-663] Processed net PCM_TX_i_33_n_0.  Re-placed instance PCM_TX_i_33/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[7].  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_17_n_0.  Did not re-place instance PCM_TX_i_17/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[16].  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_32_n_0.  Did not re-place instance PCM_TX_i_32/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/Q
INFO: [Physopt 32-663] Processed net SigBuff/p_0_in[3].  Re-placed instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_45_n_0.  Did not re-place instance PCM_TX_i_45/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[21].  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_18_n_0.  Did not re-place instance PCM_TX_i_18/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14].  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_3_n_0.  Did not re-place instance PCM_TX_i_3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_12_n_0.  Did not re-place instance PCM_TX_i_12/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_41_n_0.  Did not re-place instance PCM_TX_i_41/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[1].  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_23_n_0.  Did not re-place instance PCM_TX_i_23/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[9]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[0].  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_48_n_0.  Did not re-place instance PCM_TX_i_48/O
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 26 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 26 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.054 | TNS=-1527.740 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8522 ; free virtual = 15620
Phase 5 Multi Cell Placement Optimization | Checksum: 1d3637935

Time (s): cpu = 00:01:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8522 ; free virtual = 15620

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 48 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net PCM_TX_i_42_n_0. Rewired (signal push) p_0_in[6] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_17_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_32_n_0. Rewired (signal push) p_0_in[16] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_45_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_30_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_3_n_0. Rewired (signal push) p_0_in[21] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_27_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_25_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_48_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_37_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_18_n_0. Rewired (signal push) p_0_in[6] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_31_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_44_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_14_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_35_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_24_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_21_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_29_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_33_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_13_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_36_n_0. Rewired (signal push) p_0_in[12] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net PCM_TX_i_28_n_0. Rewired (signal push) p_0_in[20] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_47_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_39_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_41_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_43_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_22_n_0. Rewired (signal push) p_0_in[2] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net PCM_TX_i_6_n_0. Rewired (signal push) p_0_in[18] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_46_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_38_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_26_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_15_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_40_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_19_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_34_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_1_n_0. Rewired (signal push) p_0_in[23] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 9 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8522 ; free virtual = 15619
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.014 | TNS=-1525.264 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8522 ; free virtual = 15619
Phase 6 Rewire | Checksum: 1a403b7e6

Time (s): cpu = 00:01:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8522 ; free virtual = 15619

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[7]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/Clock_Divider/nReset_16. Net driver PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[48]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_44 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX_i_45_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_31 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_26 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_22. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX_i_23_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_24. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 11 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.987 | TNS=-1523.221 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8521 ; free virtual = 15619
Phase 7 Critical Cell Optimization | Checksum: 180ee8322

Time (s): cpu = 00:01:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8521 ; free virtual = 15619

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8521 ; free virtual = 15619
Phase 8 Fanout Optimization | Checksum: 180ee8322

Time (s): cpu = 00:01:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8521 ; free virtual = 15619

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_29.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[21].  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_26.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[0].  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_48_n_0.  Did not re-place instance PCM_TX_i_48
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_47.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[17].  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_30.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_9.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[10].  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_14_n_0.  Did not re-place instance PCM_TX_i_14
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_6.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_35_n_0.  Did not re-place instance PCM_TX_i_35
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[1]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX_i_23_n_0_repN.  Did not re-place instance PCM_TX_i_23_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_24_n_0.  Did not re-place instance PCM_TX_i_24
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[6].  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_41.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[14]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[22].  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_2_n_0.  Did not re-place instance PCM_TX_i_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[3].  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_20.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_21_n_0.  Did not re-place instance PCM_TX_i_21
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[19].  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[27]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_2.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_20_n_0.  Did not re-place instance PCM_TX_i_20
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_28.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15].  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_32.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_33_n_0.  Did not re-place instance PCM_TX_i_33
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_12.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX_i_13_n_0.  Did not re-place instance PCM_TX_i_13
INFO: [Physopt 32-662] Processed net PCM_TX_i_47_n_0.  Did not re-place instance PCM_TX_i_47
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[9].  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_38.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[20].  Did not re-place instance SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[28]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_11.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_12_n_0.  Did not re-place instance PCM_TX_i_12
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_42.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_40.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_41_n_0.  Did not re-place instance PCM_TX_i_41
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[7].  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[8].  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_15.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[16]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_27.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[29]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[2].  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_45.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_46_n_0.  Did not re-place instance PCM_TX_i_46
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_8.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_9_n_0.  Did not re-place instance PCM_TX_i_9
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[53]_C_i_1__0
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_38_n_0.  Did not re-place instance PCM_TX_i_38
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[14]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1
INFO: [Physopt 32-661] Optimized 78 nets.  Re-placed 78 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 78 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 78 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.987 | TNS=-1507.143 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8516 ; free virtual = 15613
Phase 9 Single Cell Placement Optimization | Checksum: 197942979

Time (s): cpu = 00:02:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8516 ; free virtual = 15613

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[0].  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_48_n_0.  Did not re-place instance PCM_TX_i_48/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_35_n_0.  Did not re-place instance PCM_TX_i_35/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[17].  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[21].  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[6].  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[14]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15].  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_33_n_0.  Did not re-place instance PCM_TX_i_33/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[10].  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_14_n_0.  Did not re-place instance PCM_TX_i_14/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_12_n_0.  Did not re-place instance PCM_TX_i_12/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[19].  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_29_n_0.  Did not re-place instance PCM_TX_i_29/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 17 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 17 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.937 | TNS=-1505.476 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8511 ; free virtual = 15609
Phase 10 Multi Cell Placement Optimization | Checksum: 1b3dc55cd

Time (s): cpu = 00:02:44 ; elapsed = 00:00:30 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8511 ; free virtual = 15609

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 31 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net PCM_TX_i_31_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_27_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_30_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_14_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_25_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_29_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_23_n_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_41_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_44_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_45_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_21_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_34_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_43_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_4_n_0. Rewired (signal push) p_0_in[20] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_24_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_13_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_15_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_47_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_38_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_39_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_17_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_46_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8510 ; free virtual = 15608
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.937 | TNS=-1505.171 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8510 ; free virtual = 15608
Phase 11 Rewire | Checksum: 15cbbe831

Time (s): cpu = 00:02:45 ; elapsed = 00:00:30 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8510 ; free virtual = 15608

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[9]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX_i_48_n_0. Net driver PCM_TX_i_48 was replaced.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_36 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX_i_37_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_34. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX_i_35_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_30 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_A/p_2_in[26]. Net driver PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX_i_31_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_26 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_41 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[15]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/Clock_Divider/nReset_32. Net driver PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[24]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[18]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_5. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[59] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 13 nets. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1505.016 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8511 ; free virtual = 15608
Phase 12 Critical Cell Optimization | Checksum: 1a772b42d

Time (s): cpu = 00:02:58 ; elapsed = 00:00:33 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8511 ; free virtual = 15608

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1a772b42d

Time (s): cpu = 00:02:58 ; elapsed = 00:00:33 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8511 ; free virtual = 15608

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8511 ; free virtual = 15608
Phase 14 Fanout Optimization | Checksum: 1a772b42d

Time (s): cpu = 00:02:58 ; elapsed = 00:00:33 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8511 ; free virtual = 15608

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_8.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_9_n_0.  Did not re-place instance PCM_TX_i_9
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[21].  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_26.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[10].  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_14_n_0.  Did not re-place instance PCM_TX_i_14
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_29.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[17].  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_30.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_2.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[12].  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[19].  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_11.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_28.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_12_n_0.  Did not re-place instance PCM_TX_i_12
INFO: [Physopt 32-662] Processed net PCM_TX_i_29_n_0.  Did not re-place instance PCM_TX_i_29
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[27]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[9]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[1]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_40.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[7].  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[9]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[20].  Did not re-place instance SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_27.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[29]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[28]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_23.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[0].  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_9.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_41.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[6]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[6].  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_17.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[14]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_7_n_0.  Did not re-place instance PCM_TX_i_7
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_35_n_0.  Did not re-place instance PCM_TX_i_35
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[3].  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_44.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[22].  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_26_n_0.  Did not re-place instance PCM_TX_i_26
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[14]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_20.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_21_n_0.  Did not re-place instance PCM_TX_i_21
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_33.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_34_n_0.  Did not re-place instance PCM_TX_i_34
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14].  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_42.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_1.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_2_n_0.  Did not re-place instance PCM_TX_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_10.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_48_n_0.  Did not re-place instance PCM_TX_i_48
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_47.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[0]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[16].  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_12.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_13_n_0.  Did not re-place instance PCM_TX_i_13
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[9].  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_14.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_15_n_0.  Did not re-place instance PCM_TX_i_15
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[28]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_46.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_47_n_0.  Did not re-place instance PCM_TX_i_47
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[1].  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[27]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[8].  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_39.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_40_n_0.  Did not re-place instance PCM_TX_i_40
INFO: [Physopt 32-662] Processed net SigBuff/douta[16]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[2].  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_37.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_38_n_0.  Did not re-place instance PCM_TX_i_38
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_15.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_16_n_0.  Did not re-place instance PCM_TX_i_16
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
INFO: [Physopt 32-661] Optimized 31 nets.  Re-placed 31 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 31 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1500.234 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8505 ; free virtual = 15603
Phase 15 Single Cell Placement Optimization | Checksum: 1dccca2dd

Time (s): cpu = 00:03:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8505 ; free virtual = 15603

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[21].  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[10].  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_14_n_0.  Did not re-place instance PCM_TX_i_14/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[17].  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[19].  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_29_n_0.  Did not re-place instance PCM_TX_i_29/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[27]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[20].  Did not re-place instance SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[29]_C_i_1/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[28]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_33_n_0.  Did not re-place instance PCM_TX_i_33/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15].  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_9_n_0.  Did not re-place instance PCM_TX_i_9/O
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[6].  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_41_n_0.  Did not re-place instance PCM_TX_i_41/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[14]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[7].  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P/Q
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1501.333 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8504 ; free virtual = 15602
Phase 16 Multi Cell Placement Optimization | Checksum: 1bfa6a307

Time (s): cpu = 00:04:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8504 ; free virtual = 15602

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 22 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net PCM_TX_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_30_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_17_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_14_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_41_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_31_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_23_n_0_repN. Rewired (signal push) p_0_in[1]_repN_alias to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_35_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_26_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_48_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_33_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_24_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_47_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_45_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_34_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_15_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_39_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_31_n_0_repN. Rewired (signal push) p_0_in[17] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8504 ; free virtual = 15602
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1501.163 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8504 ; free virtual = 15602
Phase 17 Rewire | Checksum: 209f557a2

Time (s): cpu = 00:04:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8504 ; free virtual = 15602

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_36 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_26 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_8. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[56] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net SigBuff/douta[23]_alias_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[15]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net SigBuff/douta[26]_alias_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SigBuff/douta[31]_alias_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[23]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net SigBuff/douta[15]_alias. Replicated 1 times.
INFO: [Physopt 32-601] Processed net SigBuff/p_0_in[7]. Net driver SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1 was replaced.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_40 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[16]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX_i_41_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[62]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net SigBuff/douta[31]_alias. Replicated 1 times.
INFO: [Physopt 32-572] Net SigBuff/p_0_in[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_30 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 10 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1497.732 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8502 ; free virtual = 15600
Phase 18 Critical Cell Optimization | Checksum: 146d8adf4

Time (s): cpu = 00:04:25 ; elapsed = 00:00:48 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8502 ; free virtual = 15600

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 146d8adf4

Time (s): cpu = 00:04:25 ; elapsed = 00:00:48 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8502 ; free virtual = 15600

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 146d8adf4

Time (s): cpu = 00:04:25 ; elapsed = 00:00:48 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8502 ; free virtual = 15600

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 146d8adf4

Time (s): cpu = 00:04:25 ; elapsed = 00:00:49 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8503 ; free virtual = 15600

Phase 22 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 17 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1494.668 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8502 ; free virtual = 15600
Phase 22 Shift Register Optimization | Checksum: fb5e13ed

Time (s): cpu = 00:04:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8502 ; free virtual = 15600

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: fb5e13ed

Time (s): cpu = 00:04:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8502 ; free virtual = 15600

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: fb5e13ed

Time (s): cpu = 00:04:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8502 ; free virtual = 15600

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: fb5e13ed

Time (s): cpu = 00:04:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8502 ; free virtual = 15600

Phase 26 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8501 ; free virtual = 15599
Phase 26 Shift Register Optimization | Checksum: fb5e13ed

Time (s): cpu = 00:04:35 ; elapsed = 00:00:50 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8501 ; free virtual = 15599

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 18 nets.  Swapped 205 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 205 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1487.237 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8501 ; free virtual = 15599
Phase 27 Critical Pin Optimization | Checksum: fb5e13ed

Time (s): cpu = 00:04:35 ; elapsed = 00:00:50 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8501 ; free virtual = 15599

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: fb5e13ed

Time (s): cpu = 00:04:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8501 ; free virtual = 15598

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[21].  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_26.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[22].  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_1.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_29.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[17].  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_30.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[19].  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_28.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_29_n_0.  Did not re-place instance PCM_TX_i_29
INFO: [Physopt 32-662] Processed net SigBuff/douta[27]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[10].  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_14_n_0.  Did not re-place instance PCM_TX_i_14
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_9.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_35_n_0.  Did not re-place instance PCM_TX_i_35
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[3].  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_20.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_21_n_0.  Did not re-place instance PCM_TX_i_21
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_25.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_26_n_0.  Did not re-place instance PCM_TX_i_26
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_42.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_12.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_13_n_0.  Did not re-place instance PCM_TX_i_13
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_19.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_20_n_0.  Did not re-place instance PCM_TX_i_20
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_24_n_0.  Did not re-place instance PCM_TX_i_24
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[0].  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[27]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[8].  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_39.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_40_n_0.  Did not re-place instance PCM_TX_i_40
INFO: [Physopt 32-662] Processed net SigBuff/douta[16]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[2].  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_15.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_16_n_0.  Did not re-place instance PCM_TX_i_16
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_8_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX_i_9_n_0.  Did not re-place instance PCM_TX_i_9
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15]_repN_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_4.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_5_n_0.  Did not re-place instance PCM_TX_i_5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_46.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_47_n_0.  Did not re-place instance PCM_TX_i_47
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[1].  Did not re-place instance SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[16].  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_31.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_16.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX_i_17_n_0.  Did not re-place instance PCM_TX_i_17
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[7].  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_37.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_38_n_0.  Did not re-place instance PCM_TX_i_38
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_40.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX_i_41_n_0.  Did not re-place instance PCM_TX_i_41
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_45.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_46_n_0.  Did not re-place instance PCM_TX_i_46
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_44.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX_i_45_n_0.  Did not re-place instance PCM_TX_i_45
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_48_n_0.  Did not re-place instance PCM_TX_i_48
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_47.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[0]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_33.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_34_n_0.  Did not re-place instance PCM_TX_i_34
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14].  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_5.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[9].  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_14.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_15_n_0.  Did not re-place instance PCM_TX_i_15
INFO: [Physopt 32-662] Processed net SigBuff/douta[17]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_6.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[12].  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_8_n_0.  Did not re-place instance PCM_TX_i_8
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_3.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P
INFO: [Physopt 32-661] Optimized 33 nets.  Re-placed 33 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 33 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1479.684 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8498 ; free virtual = 15596
Phase 29 Single Cell Placement Optimization | Checksum: dda20c6f

Time (s): cpu = 00:05:14 ; elapsed = 00:00:57 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8498 ; free virtual = 15596

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[22].  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30/O
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[17].  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[19].  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_29_n_0.  Did not re-place instance PCM_TX_i_29/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[27]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[21].  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[14]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_35_n_0.  Did not re-place instance PCM_TX_i_35/O
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[3].  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_21_n_0.  Did not re-place instance PCM_TX_i_21/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_26_n_0.  Did not re-place instance PCM_TX_i_26/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[10].  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_14_n_0.  Did not re-place instance PCM_TX_i_14/O
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/Q
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_13_n_0.  Did not re-place instance PCM_TX_i_13/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_20_n_0.  Did not re-place instance PCM_TX_i_20/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1479.232 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8496 ; free virtual = 15594
Phase 30 Multi Cell Placement Optimization | Checksum: c6e8a5d8

Time (s): cpu = 00:05:50 ; elapsed = 00:01:04 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8496 ; free virtual = 15594

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: c6e8a5d8

Time (s): cpu = 00:05:50 ; elapsed = 00:01:04 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8496 ; free virtual = 15594

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-1479.232 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[19]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_36. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_36. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.923 | TNS=-1479.572 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2_replica
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_36_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_36_repN. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2_replica_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.839 | TNS=-1478.734 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-572] Net SigBuff/douta[26]_alias_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/douta[26]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_29.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_29. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.810 | TNS=-1478.129 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[25]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[26]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.807 | TNS=-1478.056 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[27]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[27]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[27]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_28.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_28 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_29_n_0.  Did not re-place instance PCM_TX_i_29
INFO: [Physopt 32-735] Processed net PCM_TX_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.799 | TNS=-1477.708 |
INFO: [Physopt 32-662] Processed net PCM_TX_i_29_n_0.  Did not re-place instance PCM_TX_i_29
INFO: [Physopt 32-662] Processed net PCM_TX_i_29_n_0.  Did not re-place instance PCM_TX_i_29/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_28. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.793 | TNS=-1476.890 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.791 | TNS=-1476.954 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[12]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_43 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_43. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.755 | TNS=-1476.515 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[29]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_26.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_26 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27
INFO: [Physopt 32-662] Processed net PCM_TX_i_27_n_0.  Did not re-place instance PCM_TX_i_27/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_26. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.747 | TNS=-1475.667 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.740 | TNS=-1475.590 |
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[21]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1_replica/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2_replica
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_34_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_35_n_0.  Did not re-place instance PCM_TX_i_35
INFO: [Physopt 32-662] Processed net PCM_TX_i_35_n_0.  Did not re-place instance PCM_TX_i_35/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_34_repN. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2_replica_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.727 | TNS=-1475.266 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1_replica/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[26]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_30.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_30 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_30. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.721 | TNS=-1474.093 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[11]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_20.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_20 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_21_n_0.  Did not re-place instance PCM_TX_i_21
INFO: [Physopt 32-662] Processed net PCM_TX_i_21_n_0.  Did not re-place instance PCM_TX_i_21/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_20. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-1473.245 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-81] Processed net SigBuff/douta[22]_alias. Replicated 1 times.
INFO: [Physopt 32-735] Processed net SigBuff/douta[22]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.710 | TNS=-1472.721 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[30]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.709 | TNS=-1472.503 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-81] Processed net SigBuff/douta[22]_alias_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net SigBuff/douta[22]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.706 | TNS=-1471.619 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[13]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[14]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.698 | TNS=-1471.538 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[63] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_1.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_2_n_0.  Did not re-place instance PCM_TX_i_2
INFO: [Physopt 32-662] Processed net PCM_TX_i_2_n_0.  Did not re-place instance PCM_TX_i_2/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_1. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.691 | TNS=-1471.422 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[18]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[18]_alias_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_14_n_0.  Did not re-place instance PCM_TX_i_14
INFO: [Physopt 32-662] Processed net PCM_TX_i_14_n_0.  Did not re-place instance PCM_TX_i_14/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_13. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.679 | TNS=-1471.273 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[45]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.677 | TNS=-1471.160 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_42.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_42 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_42. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.658 | TNS=-1470.741 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-81] Processed net SigBuff/douta[8]_alias_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net SigBuff/douta[8]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.656 | TNS=-1470.469 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[16]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[16]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[16]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[17]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.652 | TNS=-1470.375 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[10]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[43]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-1470.206 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_15.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_16_n_0.  Did not re-place instance PCM_TX_i_16
INFO: [Physopt 32-662] Processed net PCM_TX_i_16_n_0.  Did not re-place instance PCM_TX_i_16/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_15. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-1469.715 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[22].  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-1468.837 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[60] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_4.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_5_n_0.  Did not re-place instance PCM_TX_i_5
INFO: [Physopt 32-662] Processed net PCM_TX_i_5_n_0.  Did not re-place instance PCM_TX_i_5/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_4. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.642 | TNS=-1468.367 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias_1_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/douta[8]_alias_1_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1_replica/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[8]_alias_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[41]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[41]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.640 | TNS=-1468.376 |
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[24]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.640 | TNS=-1468.127 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1_replica/O
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[41]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.637 | TNS=-1468.073 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1467.631 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[4].  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-572] Net SigBuff/p_0_in[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/Q
INFO: [Physopt 32-572] Net SigBuff/douta[31]_alias_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/douta[31]_alias_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1468.578 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-710] Processed net PCM_TX_i_19_n_0. Critical path length was reduced through logic transformation on cell PCM_TX_i_19_comp.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1468.487 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1467.723 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1466.812 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11].  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[11]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1466.962 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[11]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1466.442 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[8].  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[8].  Did not re-place instance SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-572] Net SigBuff/p_0_in[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1466.319 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1466.114 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-601] Processed net SigBuff/p_0_in[18]. Net driver SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1 was replaced.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1466.204 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[26]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1466.184 |
INFO: [Physopt 32-735] Processed net SigBuff/srlopt_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1465.674 |
INFO: [Physopt 32-735] Processed net SigBuff/srlopt_n_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1465.649 |
INFO: [Physopt 32-662] Processed net SigBuff/srlopt_n_12.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
INFO: [Physopt 32-702] Processed net SigBuff/srlopt_n_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-572] Net SigBuff/douta[31]_alias_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/douta[31]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1465.399 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-572] Net SigBuff/p_0_in[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1465.165 |
INFO: [Physopt 32-662] Processed net SigBuff/srlopt_n_3.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
INFO: [Physopt 32-702] Processed net SigBuff/srlopt_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias_1_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias_1_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1_replica/Q
INFO: [Physopt 32-572] Net SigBuff/douta[23]_alias_1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/douta[23]_alias_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[15]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-572] Net SigBuff/p_0_in[15]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[15]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1464.139 |
INFO: [Physopt 32-662] Processed net SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_n_0.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-572] Net SigBuff/douta[15]_alias_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/douta[15]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[7]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1463.985 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-572] Net SigBuff/p_0_in[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1463.960 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[31]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1464.173 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
INFO: [Physopt 32-81] Processed net SigBuff/douta[31]_alias_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net SigBuff/douta[31]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1463.865 |
INFO: [Physopt 32-735] Processed net SigBuff/srlopt_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1463.441 |
INFO: [Physopt 32-735] Processed net SigBuff/srlopt_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.636 | TNS=-1463.118 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-572] Net SigBuff/p_0_in[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[12]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[12]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_43. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.635 | TNS=-1463.074 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[15]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_16.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_17_n_0.  Did not re-place instance PCM_TX_i_17
INFO: [Physopt 32-735] Processed net PCM_TX_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.633 | TNS=-1462.816 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.629 | TNS=-1468.016 |
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[11]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1_replica/O
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.625 | TNS=-1467.938 |
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1_replica/O
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[16]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.625 | TNS=-1467.884 |
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[24]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-1468.023 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[10]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-1467.374 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1_replica/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_31.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2_rewire
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_31. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.618 | TNS=-1466.771 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[31]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.613 | TNS=-1466.669 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[31]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2_replica
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_24_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25/O
INFO: [Physopt 32-702] Processed net PCM_TX_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[23]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.601 | TNS=-1466.591 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[30]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_25.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.557 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[17]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[17]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[17]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_14.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_15_n_0.  Did not re-place instance PCM_TX_i_15
INFO: [Physopt 32-662] Processed net PCM_TX_i_15_n_0.  Did not re-place instance PCM_TX_i_15/O
INFO: [Physopt 32-702] Processed net PCM_TX_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[9].  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[9].  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[26]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.101 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-735] Processed net SigBuff/douta[26]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.743 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[26]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.677 |
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.673 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[26]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.543 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[26]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.143 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[26]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[26]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[18].  Did not re-place instance SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1465.924 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[8]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1465.778 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[19]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[19]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[11]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[11]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37
INFO: [Physopt 32-735] Processed net PCM_TX_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1465.596 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_2.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1467.057 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.797 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.496 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1465.825 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_3.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1466.111 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1465.812 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1465.766 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[13]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1465.645 |
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30
INFO: [Physopt 32-735] Processed net PCM_TX_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1465.497 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[20]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[20]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[12].  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[12].  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_12_n_0.  Did not re-place instance PCM_TX_i_12
INFO: [Physopt 32-662] Processed net PCM_TX_i_12_n_0.  Did not re-place instance PCM_TX_i_12/O
INFO: [Physopt 32-702] Processed net PCM_TX_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/srlopt_n_12. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/srlopt_n_12.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
INFO: [Physopt 32-702] Processed net SigBuff/srlopt_n_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[31]_alias_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[23]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/srlopt_n_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
INFO: [Physopt 32-702] Processed net SigBuff/srlopt_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[23].  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[23]. Optimizations did not improve timing on the net.
Phase 32 Critical Path Optimization | Checksum: 242e00665

Time (s): cpu = 00:07:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8481 ; free virtual = 15580

Phase 33 Critical Path Optimization
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[17]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[17]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[17]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[50] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_14.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_15_n_0.  Did not re-place instance PCM_TX_i_15
INFO: [Physopt 32-662] Processed net PCM_TX_i_15_n_0.  Did not re-place instance PCM_TX_i_15/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_14. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[10]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[10]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1_replica/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[43]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2_rewire
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_21 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_21. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[30]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[30]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_25.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_25 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_26_n_0.  Did not re-place instance PCM_TX_i_26
INFO: [Physopt 32-662] Processed net PCM_TX_i_26_n_0.  Did not re-place instance PCM_TX_i_26/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_25. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/Q
INFO: [Physopt 32-572] Net SigBuff/douta[31]_alias_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/douta[31]_alias_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2_replica
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_24_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_24_repN. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2_replica_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[8]_alias_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[54]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[15]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-572] Net SigBuff/douta[15]_alias_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net SigBuff/douta[15]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1_replica/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[16]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_40.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_40 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_41_n_0.  Did not re-place instance PCM_TX_i_41
INFO: [Physopt 32-662] Processed net PCM_TX_i_41_n_0.  Did not re-place instance PCM_TX_i_41/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_40. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_16.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_16. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_16. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[25]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[25]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[58] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_6.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX_i_7_n_0.  Did not re-place instance PCM_TX_i_7
INFO: [Physopt 32-662] Processed net PCM_TX_i_7_n_0.  Did not re-place instance PCM_TX_i_7/O
INFO: [Physopt 32-710] Processed net PCM_TX/inst/Clock_Divider/nReset_6. Critical path length was reduced through logic transformation on cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2_comp.
INFO: [Physopt 32-735] Processed net PCM_TX_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[23]_alias.  Did not re-place instance SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
INFO: [Physopt 32-81] Processed net SigBuff/douta[23]_alias. Replicated 2 times.
INFO: [Physopt 32-735] Processed net SigBuff/douta[23]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[18]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[18]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[54]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[54]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[54]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[54]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[54]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/p_2_in[54]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[21]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1_replica/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2_replica_comp
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_34_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-572] Net SigBuff/p_0_in[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Common 17-14] Message 'Physopt 32-572' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[20]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[20]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[12].  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[12].  Did not re-place instance SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-81] Processed net SigBuff/p_0_in[12]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net SigBuff/p_0_in[12]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[24]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[16].  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[16].  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/srlopt_n_12.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
INFO: [Physopt 32-702] Processed net SigBuff/srlopt_n_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[31]_alias_1. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-81] Processed net SigBuff/douta[31]_alias_1. Replicated 2 times.
INFO: [Physopt 32-662] Processed net SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_n_0.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[7]_repN.  Did not re-place instance SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica
INFO: [Physopt 32-662] Processed net SigBuff/srlopt_n_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
INFO: [Physopt 32-702] Processed net SigBuff/srlopt_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[13]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[21]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1_replica/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2_replica_comp
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_34_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[13].  Did not re-place instance SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[24]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[24]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[16].  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[16].  Did not re-place instance SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/srlopt_n_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
INFO: [Physopt 32-702] Processed net SigBuff/srlopt_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias_1.  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[13]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1
INFO: [Physopt 32-662] Processed net SigBuff/p_0_in[5].  Did not re-place instance SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/p_0_in[5]. Optimizations did not improve timing on the net.
Phase 33 Critical Path Optimization | Checksum: 21e64e70b

Time (s): cpu = 00:08:41 ; elapsed = 00:01:37 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8554 ; free virtual = 15653

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 21e64e70b

Time (s): cpu = 00:08:41 ; elapsed = 00:01:37 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8554 ; free virtual = 15653
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8554 ; free virtual = 15653
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.564 | TNS=-1459.784 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.017  |         72.110  |            0  |              0  |                   237  |           0  |           4  |  00:00:27  |
|  Multi Cell Placement    |          0.063  |         -0.030  |            0  |              0  |                    25  |           0  |           4  |  00:00:24  |
|  Rewire                  |          0.040  |          2.952  |            0  |              0  |                    12  |           0  |           3  |  00:00:02  |
|  Critical Cell           |          0.028  |          5.628  |           30  |              0  |                    34  |           0  |           3  |  00:00:07  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          6.126  |           17  |              0  |                    17  |           0  |           2  |  00:00:02  |
|  Critical Pin            |          0.000  |          7.431  |            0  |              0  |                    18  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.372  |         19.448  |           20  |              0  |                   104  |           0  |           2  |  00:00:34  |
|  Total                   |          0.520  |        113.665  |           67  |              0  |                   447  |           0  |          33  |  00:01:37  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8554 ; free virtual = 15653
Ending Physical Synthesis Task | Checksum: 1382d163e

Time (s): cpu = 00:08:41 ; elapsed = 00:01:37 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8554 ; free virtual = 15653
INFO: [Common 17-83] Releasing license: Implementation
2405 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:08:41 ; elapsed = 00:01:38 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8555 ; free virtual = 15654
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8548 ; free virtual = 15650
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a826be86 ConstDB: 0 ShapeSum: 830591a3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19a07d3c8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8477 ; free virtual = 15577
Post Restoration Checksum: NetGraph: ffd30954 NumContArr: 9a34ca74 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19a07d3c8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8478 ; free virtual = 15578

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19a07d3c8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8446 ; free virtual = 15546

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19a07d3c8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8446 ; free virtual = 15546
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19724cd09

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8438 ; free virtual = 15538
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.532 | TNS=-1426.365| WHS=-0.135 | THS=-6.615 |

Phase 2 Router Initialization | Checksum: 20e44a593

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8438 ; free virtual = 15537

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.195101 %
  Global Horizontal Routing Utilization  = 0.161535 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1079
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 978
  Number of Partially Routed Nets     = 101
  Number of Node Overlaps             = 110


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20e44a593

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8437 ; free virtual = 15537
Phase 3 Initial Routing | Checksum: 1a302bfd2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8423 ; free virtual = 15523
INFO: [Route 35-580] Design has 30 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.842 | TNS=-1490.066| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12d132cc6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8423 ; free virtual = 15522

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.384 | TNS=-1508.031| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20093c1fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8427 ; free virtual = 15526
Phase 4 Rip-up And Reroute | Checksum: 20093c1fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8427 ; free virtual = 15526

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20093c1fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8426 ; free virtual = 15526
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.842 | TNS=-1490.066| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 120e2a2be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8426 ; free virtual = 15526

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 120e2a2be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8426 ; free virtual = 15526
Phase 5 Delay and Skew Optimization | Checksum: 120e2a2be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8426 ; free virtual = 15526

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1078c511f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8427 ; free virtual = 15526
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.842 | TNS=-1488.051| WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1078c511f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8427 ; free virtual = 15526
Phase 6 Post Hold Fix | Checksum: 1078c511f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8427 ; free virtual = 15526

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: a8f350e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8426 ; free virtual = 15526
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.842 | TNS=-1488.051| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: a8f350e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8426 ; free virtual = 15526

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.749578 %
  Global Horizontal Routing Utilization  = 0.625919 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: a8f350e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8426 ; free virtual = 15526

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: a8f350e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8425 ; free virtual = 15524

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 118a2a21f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8424 ; free virtual = 15524

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8461 ; free virtual = 15561
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.814. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 17faf753d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8491 ; free virtual = 15591
Phase 11 Incr Placement Change | Checksum: 118a2a21f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8492 ; free virtual = 15591

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 5db0170e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8491 ; free virtual = 15591

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: e4dc3597

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8461 ; free virtual = 15561

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: e4dc3597

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8432 ; free virtual = 15532

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 144b954e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8432 ; free virtual = 15531

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: f1d6e3d4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8428 ; free virtual = 15528
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.804 | TNS=-1434.967| WHS=-0.176 | THS=-6.805 |

Phase 13 Router Initialization | Checksum: 10871bb9e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8428 ; free virtual = 15528

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 10871bb9e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8427 ; free virtual = 15527
Phase 14 Initial Routing | Checksum: 13a255658

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8426 ; free virtual = 15525
INFO: [Route 35-580] Design has 35 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.930 | TNS=-1501.479| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 23eb5416b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8421 ; free virtual = 15521

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.054 | TNS=-1532.277| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 27c077c44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8423 ; free virtual = 15523
Phase 15 Rip-up And Reroute | Checksum: 27c077c44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8423 ; free virtual = 15523

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 27c077c44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8422 ; free virtual = 15522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.930 | TNS=-1501.479| WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 215d62821

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8422 ; free virtual = 15522

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 215d62821

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8422 ; free virtual = 15522
Phase 16 Delay and Skew Optimization | Checksum: 215d62821

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8422 ; free virtual = 15522

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 20d79a4f9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8423 ; free virtual = 15522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.930 | TNS=-1497.426| WHS=0.066  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 20d79a4f9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8423 ; free virtual = 15523
Phase 17 Post Hold Fix | Checksum: 20d79a4f9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8423 ; free virtual = 15523

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 18f0cdc0d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8422 ; free virtual = 15522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.930 | TNS=-1497.426| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 18f0cdc0d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8422 ; free virtual = 15522

Phase 19 Reset Design
INFO: [Route 35-307] 1099 nets already restored were skipped.
Phase 19 Reset Design | Checksum: 178904f78

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8423 ; free virtual = 15522

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-4.842 | TNS=-1487.510| WHS=0.052  | THS=0.000  |

Phase 20 Post Router Timing | Checksum: 176cd9451

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8423 ; free virtual = 15523
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8488 ; free virtual = 15588
INFO: [Common 17-83] Releasing license: Implementation
2436 Infos, 122 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8488 ; free virtual = 15588
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3162.113 ; gain = 0.000 ; free physical = 8479 ; free virtual = 15582
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_Array_Tester_drc_routed.rpt -pb DAC_Array_Tester_drc_routed.pb -rpx DAC_Array_Tester_drc_routed.rpx
Command: report_drc -file DAC_Array_Tester_drc_routed.rpt -pb DAC_Array_Tester_drc_routed.pb -rpx DAC_Array_Tester_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
Command: report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DAC_Array_Tester_power_routed.rpt -pb DAC_Array_Tester_power_summary_routed.pb -rpx DAC_Array_Tester_power_routed.rpx
Command: report_power -file DAC_Array_Tester_power_routed.rpt -pb DAC_Array_Tester_power_summary_routed.pb -rpx DAC_Array_Tester_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2448 Infos, 122 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DAC_Array_Tester_route_status.rpt -pb DAC_Array_Tester_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DAC_Array_Tester_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DAC_Array_Tester_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DAC_Array_Tester_bus_skew_routed.rpt -pb DAC_Array_Tester_bus_skew_routed.pb -rpx DAC_Array_Tester_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force DAC_Array_Tester.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_384 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_385 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_386 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_387 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_388 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_389 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_390 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_391 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_392 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_393 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_394 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_395 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_396 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_397 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_398 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_399 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_400 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_401 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_402 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_403 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_404 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_405 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_406 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_407 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_408 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_409 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_410 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_411 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_412 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_413 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_414 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_415 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_416 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_417 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_418 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_419 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_420 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_421 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_422 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_423 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_424 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_425 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_426 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_427 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_428 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_429 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_430 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_431 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1_rewire/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1_rewire. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_432 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_433 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_434 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_435 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_436 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_437 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_438 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_439 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_440 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_441 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_442 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_443 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_444 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_445 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_446 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_447 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_448 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_449 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_450 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_451 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_452 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_453 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_454 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_455 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_456 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_457 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_458 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_459 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_460 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_461 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_462 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_463 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_464 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_465 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_466 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_467 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_468 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_469 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_470 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_471 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_472 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_473 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_474 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_475 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_476 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_477 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_478 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_479 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 118 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DAC_Array_Tester.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Oct 17 17:55:06 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3361.465 ; gain = 165.637 ; free physical = 8452 ; free virtual = 15557
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 17:55:06 2021...
