# 1 "dts/msm8956-v1.1-loire-kugo_generic.dts"
# 1 "<command-line>"
# 1 "dts/msm8956-v1.1-loire-kugo_generic.dts"
# 21 "dts/msm8956-v1.1-loire-kugo_generic.dts"
/dts-v1/;
# 1 "dts/msm8956-v1.1.dtsi" 1
# 22 "dts/msm8956-v1.1.dtsi"
# 1 "dts/msm8956.dtsi" 1
# 14 "dts/msm8956.dtsi"
# 1 "dts/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 15 "dts/msm8956.dtsi" 2
# 1 "include/dt-bindings/clock/msm-clocks-8976.h" 1
# 16 "dts/msm8956.dtsi" 2
# 1 "include/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 17 "dts/msm8956.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8956";
 compatible = "qcom,msm8956";
 qcom,msm-id = <266 0x0>;
 interrupt-parent = <&intc>;

 chosen {
  bootargs = "sched_enable_hmp=1";
 };

 aliases {

  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd4 = &smdtty_mbalbridge;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
  i2c2 = &i2c_2;
  i2c4 = &i2c_4;
  i2c6 = &i2c_6;
  i2c8 = &i2c_8;
 };

 soc: soc { };

 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  sdhc3 = &sdhc_3;
  spi0 = &spi_0;
 };

 memory {
  #address-cells = <2>;
  #size-cells = <2>;

  other_ext_mem: other_ext_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x85e00000 0x0 0x0a00000>;
   label = "other_ext_mem";
  };

  modem_mem: modem_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x86c00000 0x0 0x05600000>;
   label = "modem_mem";
  };

  reloc_mem: reloc_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x8c200000 0x0 0x1700000>;
   label = "reloc_mem";
  };

  venus_mem: venus_region@0 {
   linux,reserve-contiguous-region;
   linux,memory-limit = <0x90000000>;
   reg = <0x0 0x0 0x0 0x0500000>;
   label = "venus_mem";
  };

  secure_mem: secure_region@0 {
   linux,reserve-contiguous-region;
   reg = <0x0 0x0 0x0 0x8100000>;
   label = "secure_mem";
  };

  qseecom_mem: qseecom_region@0 {
   linux,reserve-contiguous-region;
   reg = <0x0 0x0 0x0 0x1000000>;
   label = "qseecom_mem";
  };

  audio_mem: audio_region@0 {
   linux,reserve-contiguous-region;
   reg = <0x0 0x0 0x0 0x314000>;
  };

  cont_splash_mem: splash_region@83000000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0x0 0x83000000 0x0 0x2800000>;
   label = "cont_splash_mem";
  };

  adsp_mem: adsp_region@0 {
   linux,reserve-contiguous-region;
   reg = <0x0 0x0 0x0 0x400000>;
   label = "adsp_mem";
  };
 };
};

# 1 "dts/msm8976-pinctrl.dtsi" 1
# 14 "dts/msm8976-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@1000000 {
  compatible = "qcom,msm-tlmm-8916";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,num-pins = <145>;
   #qcom,pin-cells = <1>;
   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    num_irqs = <145>;
   };
  };

  cdc-reset-line {
   qcom,pins = <&gp 133>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cdc-reset-line";
   cdc_reset_line_act: cdc_reset_line_on {
    drive-strength = <16>;
    bias-disable;
    output-high;
   };

   cdc_reset_line_sus: cdc_reset_line_off {
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  cdc-pdm-lines {
   qcom,pins = <&gp 120>, <&gp 121>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cdc-pdm-lines";
   cdc_pdm_lines_act: pdm_lines_on {
    drive-strength = <8>;
   };

   cdc_pdm_lines_sus: pdm_lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cdc-pdm-2-lines {
   qcom,pins = <&gp 116>, <&gp 117>, <&gp 118>, <&gp 119>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
   label = "cdc-pdm-2-lines";
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    drive-strength = <8>;
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";
   uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  blsp1_uart1_active {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
   label = "blsp1_uart1_active";
   hsuart_active: default {
    drive-strength = <16>;
    bias-disable;
   };
   };

  blsp1_uart1_sleep {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
   label = "blsp1_uart1_sleep";
   hsuart_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  sdhc2_cd_pin {
   qcom,pins = <&gp 100>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cd-gpio";
   sdc2_cd_on: cd_on {
    drive-strength = <2>;
    bias-pull-up;
   };
   sdc2_cd_off: cd_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  usb_c_intn_pin {
   qcom,pins = <&gp 101>, <&gp 102>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "usb_typec-gpio";
   usbc_int_default: usbc_int_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  cti_trigout_b0 {
   qcom,pins = <&gp 22>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <11>;
   label = "cti-trigout-b0";
   trigout_b0: trigout_b0 {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc: sdc {





   qcom,num-pins = <7>;





   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_rclk {
   qcom,pins = <&sdc 3>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-rclk";
   sdc1_rclk_on: rclk_on {
    bias-pull-down;
   };

   sdc1_rclk_off: rclk_off {
    bias-pull-down;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_clk {
   qcom,pins = <&gp 44>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "sdc3_clk";
   sdc3_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc3_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_cmd {
   qcom,pins = <&gp 43>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "sdc3_cmd";
   sdc3_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_dat {
   qcom,pins = <&gp 39>, <&gp 40>, <&gp 41>, <&gp 42>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
   label = "sdc3_dat";
   sdc3_dat_on: dat_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_dat_off: dat_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc3_wlan_gpio {
   qcom,pins = <&gp 34>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "wlan_en_gpio";
   sdc3_wlan_gpio_active: sdc3_wlan_gpio_active {
    output-high;
    drive-strength = <8>;
    bias-pull-up;
   };
   sdc3_wlan_gpio_sleep: sdc3_wlan_gpio_sleep {
    output-low;
    drive-strength = <2>;
    bias-disable;
   };

  };

  pmx_mdss: pmx_mdss {
   label = "mdss-pins";
   qcom,pin-func = <0>;
   mdss_dsi_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
   };

   mdss_dsi_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_mdss_te: pmx_mdss_te {
   label = "mdss-te-pin";
   qcom,pin-func = <1>;
   mdss_te_active: active {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };

   mdss_te_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };

  spi0_active {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi0-active";

   spi0_default: spi0_default {
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi0_suspend {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "spi0-suspend";

   spi0_sleep: spi0_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  spi0_cs0_active {

   qcom,pins = <&gp 2>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "spi0-cs0-active";
   spi0_cs0_active: cs0_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi0_cs0_suspend {

   qcom,pins = <&gp 2>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "spi0-cs0-suspend";
   spi0_cs0_sleep: cs0_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };


  cci0_active {

   qcom,pins = <&gp 30>, <&gp 29>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci0-active";

   cci0_active: cci0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci0_suspend {

   qcom,pins = <&gp 30>, <&gp 29>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci0-suspend";

   cci0_suspend: cci0_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci1_active {

   qcom,pins = <&gp 104>, <&gp 103>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci1-active";

   cci1_active: cci1_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci1_suspend {

   qcom,pins = <&gp 104>, <&gp 103>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci1-suspend";

   cci1_suspend: cci1_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_2 {

                        qcom,pins = <&gp 6>, <&gp 7>;
                        qcom,num-grp-pins = <2>;
                        qcom,pin-func = <3>;
                        label = "pmx_i2c_2";

                        i2c_2_active: i2c_2_active {
    drive-strength = <2>;
    bias-disable = <0>;
                        };

                        i2c_2_sleep: i2c_2_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
                        };
                };

  pmx_i2c_4 {

   qcom,pins = <&gp 14>, <&gp 15>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_4";

   i2c_4_active: i2c_4_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };

                        i2c_4_sleep: i2c_4_sleep {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };

  pmx_i2c_6 {

   qcom,pins = <&gp 22>, <&gp 23>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_6";

   i2c_6_active: i2c_6_active{
    drive-strength = <2>;
    bias-disable;
   };

   i2c_6_sleep: i2c_6_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_8 {

                        qcom,pins = <&gp 18>, <&gp 19>;
                        qcom,num-grp-pins = <2>;
                        qcom,pin-func = <3>;
                        label = "pmx_i2c_8";

                        i2c_8_active: i2c_8_active{
                                drive-strength = <2>;
                                bias-disable;
                        };

                        i2c_8_sleep: i2c_8_sleep {
                                drive-strength = <2>;
                                bias-disable;
                        };
                };


  cam_sensor_mclk0_default {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk0_default";

   cam_sensor_mclk0_default: cam_sensor_mclk0_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk0_sleep {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk0_sleep";

   cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_rear_default {

   qcom,pins = <&gp 129>, <&gp 35>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear_default";

   cam_sensor_rear_default: cam_sensor_rear_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_sleep {

   qcom,pins = <&gp 129>, <&gp 35>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear_sleep";

   cam_sensor_rear_sleep: cam_sensor_rear_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_vana {

   qcom,pins = <&gp 63>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_rear_vana";

   cam_sensor_rear_vana: cam_sensor_rear_vana {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_vana_sleep {

   qcom,pins = <&gp 63>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_rear_vana_sleep";

   cam_sensor_rear_vana_sleep: cam_sensor_rear_vana_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_default {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk1_default";

   cam_sensor_mclk1_default: cam_sensor_mclk1_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_sleep {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk1_sleep";

   cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front_default {

   qcom,pins = <&gp 130>, <&gp 36>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front_default";

   cam_sensor_front_default: cam_sensor_front_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_sleep {

   qcom,pins = <&gp 130>, <&gp 36>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front_sleep";

   cam_sensor_front_sleep: cam_sensor_front_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_vdig {

   qcom,pins = <&gp 105>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_front_vdig";

   cam_sensor_front_vdig: cam_sensor_front_vdig {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_vdig_sleep {

   qcom,pins = <&gp 105>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_front_vdig_sleep";

   cam_sensor_front_vdig_sleep:
    cam_sensor_front_vdig_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_default {

   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk2_default";

   cam_sensor_mclk2_default: cam_sensor_mclk2_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_sleep {

   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk2_sleep";

   cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front1_default {

   qcom,pins = <&gp 131>, <&gp 38>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front1_default";

   cam_sensor_front1_default: cam_sensor_front1_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front1_sleep {

   qcom,pins = <&gp 131>, <&gp 38>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front1_sleep";

   cam_sensor_front1_sleep: cam_sensor_front1_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };


  pmx_ts_int_active {
   qcom,pins = <&gp 65>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_active";

   ts_int_active: ts_int_active {
    drive-strength = <8>;
    bias-pull-up;
   };
  };

  pmx_ts_int_suspend {
   qcom,pins = <&gp 65>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_suspend";

   ts_int_suspend: ts_int_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_reset_active {
   qcom,pins = <&gp 64>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_active";

   ts_reset_active: ts_reset_active {
    drive-strength = <8>;
    bias-pull-up;
   };
  };

  pmx_ts_reset_suspend {
   qcom,pins = <&gp 64>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_suspend";

   ts_reset_suspend: ts_reset_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_release {
   qcom,pins = <&gp 65>, <&gp 64>;
   qcom,num-grp-pins = <2>;
   label = "pmx_ts_release";

   ts_release: ts_release {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  tlmm_gpio_key: tlmm_gpio_key {
   qcom,pins = <&gp 113>, <&gp 114>, <&gp 115>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <3>;
   label = "tlmm_gpio_key";

   gpio_key_active: gpio_key_active {
    drive-strength = <2>;
    bias-pull-up;
   };

   gpio_key_suspend: gpio_key_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };


  qdsd: qdsd {

   qcom,num-pins = <6>;

   #qcom,pin-cells = <1>;
  };

  pmx_qdsd_clk {
   qcom,pins = <&qdsd 0>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-clk";
   qdsd_clk_sdcard: clk_sdcard {
    bias-disable;
    drive-strength = <7>;
   };

   qdsd_clk_trace: clk_trace {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_clk_swdtrc: clk_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_clk_spmi: clk_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_cmd {
   qcom,pins = <&qdsd 1>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-cmd";
   qdsd_cmd_sdcard: cmd_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_cmd_trace: cmd_trace {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_cmd_swduart: cmd_uart {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_cmd_swdtrc: cmd_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_cmd_jtag: cmd_jtag {
    bias-disable;
    drive-strength = <3>;
   };

   qdsd_cmd_spmi: cmd_spmi {
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  pmx_qdsd_data0 {
   qcom,pins = <&qdsd 2>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data0";
   qdsd_data0_sdcard: data0_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data0_trace: data0_trace {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data0_swduart: data0_uart {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data0_swdtrc: data0_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data0_jtag: data0_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_data0_spmi: data0_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data1 {
   qcom,pins = <&qdsd 3>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data1";
   qdsd_data1_sdcard: data1_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data1_trace: data1_trace {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data1_swduart: data1_uart {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data1_swdtrc: data1_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data1_jtag: data1_jtag {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data2 {
   qcom,pins = <&qdsd 4>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data2";
   qdsd_data2_sdcard: data2_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data2_trace: data2_trace {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data2_swduart: data2_uart {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data2_swdtrc: data2_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data2_jtag: data2_jtag {
    bias-pull-up;
    drive-strength = <3>;
   };
  };

  pmx_qdsd_data3 {
   qcom,pins = <&qdsd 5>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data3";
   qdsd_data3_sdcard: data3_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data3_trace: data3_trace {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data3_swduart: data3_uart {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_data3_swdtrc: data3_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_data3_jtag: data3_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_data3_spmi: data3_spmi {
    bias-pull-down;
    drive-strength = <3>;
   };
  };


  tpiu_seta_1 {
   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-1";
   seta_1: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_2 {
   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-2";
   seta_2: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_3 {
   qcom,pins = <&gp 10>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-3";
   seta_3: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_4 {
   qcom,pins = <&gp 39>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-4";
   seta_4: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_5 {
   qcom,pins = <&gp 40>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-5";
   seta_5: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_6 {
   qcom,pins = <&gp 41>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-6";
   seta_6: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_7 {
   qcom,pins = <&gp 42>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-7";
   seta_7: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_8 {
   qcom,pins = <&gp 43>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-8";
   seta_8: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_9 {
   qcom,pins = <&gp 45>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-9";
   seta_9: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_10 {
   qcom,pins = <&gp 46>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-10";
   seta_10: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_11 {
   qcom,pins = <&gp 47>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-11";
   seta_11: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_12 {
   qcom,pins = <&gp 48>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-12";
   seta_12: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_13 {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-13";
   seta_13: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_14 {
   qcom,pins = <&gp 69>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-seta-14";
   seta_14: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_15 {
   qcom,pins = <&gp 120>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-15";
   seta_15: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_16 {
   qcom,pins = <&gp 121>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-16";
   seta_16: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_17 {
   qcom,pins = <&gp 130>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-seta-17";
   seta_17: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_18 {
   qcom,pins = <&gp 131>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-seta-18";
   seta_18: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_1 {
   qcom,pins = <&gp 4>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-1";
   setb_1: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_2 {
   qcom,pins = <&gp 5>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-2";
   setb_2: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_3 {
   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-3";
   setb_3: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_4 {
   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-4";
   setb_4: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_5 {
   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-5";
   setb_5: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_6 {
   qcom,pins = <&gp 29>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-6";
   setb_6: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_7 {
   qcom,pins = <&gp 30>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-7";
   setb_7: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_8 {
   qcom,pins = <&gp 31>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-8";
   setb_8: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_9 {
   qcom,pins = <&gp 33>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-9";
   setb_9: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_10 {
   qcom,pins = <&gp 34>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-10";
   setb_10: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_11 {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-11";
   setb_11: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_12 {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-12";
   setb_12: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_13 {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-13";
   setb_13: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_14 {
   qcom,pins = <&gp 38>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-14";
   setb_14: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_15 {
   qcom,pins = <&gp 116>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-15";
   setb_15: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_16 {
   qcom,pins = <&gp 126>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-16";
   setb_16: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_17 {
   qcom,pins = <&gp 128>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-17";
   setb_17: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_18 {
   qcom,pins = <&gp 129>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-setb-18";
   setb_18: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  cross-conn-det {
   qcom,pins = <&gp 144>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cross-conn-det-sw";
   cross_conn_det_act: lines_on {
    drive-strength = <8>;
    output-low;
    bias-pull-down;
   };

   cross_conn_det_sus: lines_off {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  wsa_spkr_sd: wsa-spkr-sd {
   qcom,pins = <&gp 132>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "wsa-spkr-sd";
   wsa_spkr_sd_act: lines_on {
      drive-strength = <8>;
      output-high;
      bias-pull-down;
   };

   wsa_spkr_sd_sus: lines_off {
      drive-strength = <2>;
      output-low;
      bias-disable;
   };
  };


  wsa_clk {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "wsa_clk";
   wsa_clk_on: wsa_on {
    drive-strength = <8>;
    output-high;
   };

   wsa_clk_off: wsa_off {
    drive-strength = <2>;
    output-low;
    bias-pull-down;
   };
  };


  wsa-vi-sense {
   qcom,pins = <&gp 108>, <&gp 109>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "wsa_vi";
   wsa_vi_act: vi_sense_on {
    drive-strength = <8>;
    bias-disable;
   };

   wsa_vi_sus: vi_sense_off {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pri-tlmm-lines {
   qcom,pins = <&gp 123>, <&gp 124>, <&gp 125>, <&gp 127>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <1>;
   label = "pri-tlmm-lines";
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    drive-strength = <8>;
   };
   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  wcnss_pmux_5wire: wcnss_pmux_5wire {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <1>;
   label = "wcnss_5wire_pins";

   wcnss_default: wcnss_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   wcnss_sleep: wcnss_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <0>;
   label = "wcnss_5gpio_pins";

   wcnss_gpio_default: wcnss_gpio_default {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_adv7533_int: pmx_adv7533_int {
   label = "pmx_adv7533_int";
   adv7533_int_active: adv7533_int_active {
    drive-strength = <16>;
    bias-disable;
   };

   adv7533_int_suspend: adv7533_int_suspend {
    drive-strength = <16>;
    bias-disable;
   };
  };

  pmx_adv7533_hpd_int: pmx_adv7533_hpd_int {
   label = "pmx_adv7533_hpd_int";
   adv7533_hpd_int_active: adv7533_hpd_int_active {
    drive-strength = <16>;
    bias-disable;
   };

   adv7533_hpd_int_suspend: adv7533_hpd_int_suspend {
    drive-strength = <16>;
    bias-disable;
   };
  };

  pmx_rd_nfc_int {
   qcom,pins = <&gp 21>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset {
   qcom,pins = <&gp 20>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };
 };
};
# 124 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-ion.dtsi" 1
# 13 "dts/msm8976-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@8 {
   compatible = "qcom,msm-ion-reserve";
   reg = <8>;
   qcom,heap-align = <0x1000>;
   linux,contiguous-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
  };

  qcom,ion-heap@27 {
   compatible = "qcom,msm-ion-reserve";
   reg = <27>;
   linux,contiguous-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@28 {
   compatible = "qcom,msm-ion-reserve";
   reg = <28>;
   linux,contiguous-region = <&audio_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 125 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-iommu.dtsi" 1
# 13 "dts/msm8976-iommu.dtsi"
&soc {
 gfx_iommu: qcom,iommu@1f00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1f00000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "gfx_iommu";
  qcom,iommu-secure-id = <18>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc_gfx 0x59505e55>;
  clock-names = "iface_clk", "core_clk";
  status = "ok";

  gfx3d_user: qcom,iommu-ctx@1f08000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f08000 0x1000>;
   interrupts = <0 240 0>;
   qcom,iommu-ctx-sids = <0x0>;
   qcom,iommu-sid-mask = <0x400>;
   label = "gfx3d_user";
  };

  gfx3d_secure: qcom,iommu-ctx@1f09000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f09000 0x1000>;
   qcom,secure-context;
   interrupts = <0 241 0>, <0 241 0>;
   qcom,iommu-ctx-sids = <0x2>;
   qcom,iommu-sid-mask = <0x401>;
   label = "gfx3d_secure";
  };

  gfx3d_priv: qcom,iommu-ctx@1f0a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f0a000 0x1000>;
   interrupts = <0 242 0>;
   qcom,iommu-ctx-sids = <0x1>;
   qcom,iommu-sid-mask = <0x400>;
   label = "gfx3d_priv";
  };
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000>;
  reg-names = "iommu_base";
  interrupts = <0 41 0>, <0 38 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "ok";

  adsp_elf: qcom,iommu-ctx@1e20000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e20000 0x1000>;
   qcom,secure-context;
   interrupts = <0 254 0>, <0 254 0>;
   qcom,iommu-ctx-sids = <0x2c00>;
   label = "adsp_elf";
  };

  adsp_sec_pixel: qcom,iommu-ctx@1e21000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e21000 0x1000>;
   qcom,secure-context;
   interrupts = <0 255 0>, <0 255 0>;
   qcom,iommu-ctx-sids = <0x2c02>;
   label = "adsp_sec_pixel";
  };

  adsp_sec_bitstream: qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   qcom,secure-context;
   interrupts = <0 53 0>, <0 53 0>;
   qcom,iommu-ctx-sids = <0x2c03>;
   label = "adsp_sec_bitstream";
  };

  venus_fw: qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   qcom,secure-context;
   interrupts = <0 54 0>, <0 54 0>;
   qcom,iommu-ctx-sids = <0x980 0x986 0x903
      0x3180 0x3186 0x3103>;
   qcom,iommu-sid-mask = <0x0 0x0 0x20
      0x0 0x0 0x20>;
   label = "venus_fw";
   qcom,report-error-on-fault;
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   qcom,secure-context;
   interrupts = <0 58 0>, <0 58 0>;
   qcom,iommu-ctx-sids = <0x940 0x905 0x907
     0x908 0x90d 0x925 0x92d
     0x3140 0x3105 0x3107
     0x3108 0x310d 0x3125 0x312d>;
   qcom,iommu-sid-mask = <0x0 0x0 0x8
     0x20 0x0 0x0 0x0
     0x0 0x0 0x8
     0x20 0x0 0x0 0x0>;
   label = "venus_sec_non_pixel";
   qcom,report-error-on-fault;
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   qcom,secure-context;
   interrupts = <0 60 0>, <0 60 0>;
   qcom,iommu-ctx-sids = <0x902 0x90e 0x909
     0x3102 0x310e 0x3109>;
   qcom,iommu-sid-mask = <0x8 0x0 0x2
     0x8 0x0 0x2>;
   label = "venus_sec_bitstream";
   qcom,report-error-on-fault;
  };

  venus_sec_pixel: qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   qcom,secure-context;
   interrupts = <0 61 0>, <0 61 0>;
   qcom,iommu-ctx-sids = <0x904 0x90c 0x910
     0x3104 0x310c 0x3110>;
   qcom,iommu-sid-mask = <0x0 0x20 0x0
     0x0 0x20 0x0>;
   label = "venus_sec_pixel";
   qcom,report-error-on-fault;
  };

  venus_enc: qcom,iommu-ctx@1e27000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e27000 0x1000>;
   qcom,secure-context;
   interrupts = <0 76 0>, <0 76 0>;
   qcom,iommu-ctx-sids = <0x926 0x929
     0x3126 0x3129>;
   qcom,iommu-sid-mask = <0x0 0x2
     0x0 0x2>;
   label = "venus_enc";
   qcom,report-error-on-fault;
  };

  mdp_1: qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   qcom,secure-context;
   interrupts = <0 77 0>, <0 77 0>;
   qcom,iommu-ctx-sids = <0xc01 0x2401>;
   label = "mdp_1";
  };

  periph_rpm: qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 80 0>;
   qcom,iommu-ctx-sids = <0x40>;
   qcom,iommu-sid-mask = <0x1>;
   label = "periph_rpm";
  };

  lpass: qcom,iommu-ctx@1e2a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2a000 0x1000>;
   interrupts = <0 94 0>;
   qcom,iommu-ctx-sids = <0x1c0 0x1ca 0x1cc
     0x1d0 0x1e0 0x1f0>;
                        qcom,iommu-sid-mask = <0x7 0x1 0x3
     0xf 0xf 0x1>;
   label = "lpass";
  };

  pronto_pil: qcom,iommu-ctx@1e2b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2b000 0x1000>;
   interrupts = <0 101 0>;
   qcom,iommu-ctx-sids = <0x1801 0x1802 0x1804>;
   qcom,iommu-sid-mask = <0x0 0x1 0x0>;
   label = "pronto_pil";
  };

  q6: qcom,iommu-ctx@1e2c000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2c000 0x1000>;
   interrupts = <0 102 0>;
   qcom,iommu-ctx-sids = <0x1004>;
   qcom,iommu-sid-mask = <0x2>;
   label = "q6";
  };

  adsp_io: qcom,iommu-ctx@1e2f000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2f000 0x1000>;
   interrupts = <0 105 0>;
   qcom,iommu-ctx-sids = <0x2c01>;
   label = "adsp_io";
  };

  adsp_opendsp: qcom,iommu-ctx@1e30000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e30000 0x1000>;
   interrupts = <0 106 0>;
   qcom,iommu-ctx-sids = <0x2c04>;
   label = "adsp_opendsp";
  };

  adsp_shared: qcom,iommu-ctx@1e31000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e31000 0x1000>;
   interrupts = <0 109 0>;
   qcom,iommu-ctx-sids = <0x2c05 0x2c06 0x2c08 0x2c0c>;
   qcom,iommu-sid-mask = <0x0 0x1 0x3 0x0>;
   label = "adsp_shared";
  };

  lpass_stream: qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e32000 0x1000>;
   interrupts = <0 110 0>;
   qcom,iommu-ctx-sids = <0x1d4>;
   qcom,iommu-sid-mask = <0x1>;
   label = "lpass_stream";
  };

  cpp: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e33000 0x1000>;
   interrupts = <0 111 0>;
   qcom,iommu-ctx-sids = <0x2000>;
   label = "cpp";
  };

  jpeg_enc0: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e34000 0x1000>;
   interrupts = <0 112 0>;
   qcom,iommu-ctx-sids = <0x1c00>;
   label = "jpeg_enc0";
  };

  vfe: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e35000 0x1000>;
   interrupts = <0 113 0>;
   qcom,iommu-ctx-sids = <0x400 0x3400>;
   label = "vfe";
  };

  venus_ns: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e36000 0x1000>;
   interrupts = <0 114 0>;
   qcom,iommu-ctx-sids = <0x800 0x807 0x808
     0x80C 0x810 0x821 0x828
     0x82B 0x82C 0x831
     0x3000 0x3007 0x3008
     0x300C 0x3010 0x3021 0x3028
     0x302B 0x302C 0x3031>;
   qcom,iommu-sid-mask = <0x1 0x0 0x3
     0x3 0x1 0x0 0x1
     0x0 0x1 0x0
     0x1 0x0 0x3
     0x3 0x1 0x0 0x1
     0x0 0x1 0x0>;
   label = "venus_ns";
   qcom,report-error-on-fault;
  };

  mdp_0: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e37000 0x1000>;
   interrupts = <0 115 0>;
   qcom,iommu-ctx-sids = <0xc00 0x2400>;
   label = "mdp_0";
  };

  pronto_buf: qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 116 0>;
   qcom,iommu-ctx-sids = <0x1806 0x1808 0x180c>;
   qcom,iommu-sid-mask = <0x1 0x3 0x1>;
   label = "pronto_buf";
  };

  mss_nav: qcom,iommu-ctx@1e39000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e39000 0x1000>;
   interrupts = <0 117 0>;
   qcom,iommu-ctx-sids = <0x1400>;
   label = "mss_nav";
  };

  ipa_shared: qcom,iommu-ctx@1e3a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3a000 0x1000>;
   interrupts = <0 118 0>;
   qcom,iommu-ctx-sids = <0x2800>;
   label = "ipa_shared";
  };

  ipa_wlan: qcom,iommu-ctx@1e3b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3b000 0x1000>;
   interrupts = <0 119 0>;
   qcom,iommu-ctx-sids = <0x2802>;
   label = "ipa_wlan";
  };

  ipa_uc: qcom,iommu-ctx@1e3c000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3c000 0x1000>;
   interrupts = <0 120 0>;
   qcom,iommu-ctx-sids = <0x2804>;
   label = "ipa_uc";
  };
 };
};
# 126 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-iommu-domains.dtsi" 1
# 13 "dts/msm8976-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";





  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
        0xdcc00000 0x1000000>;
  };




  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };




  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };




  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };

  qcom,iommu-domain5 {
   label = "lpass_audio";
   qcom,iommu-contexts = <&adsp_io>;
   qcom,virtual-addr-pool = <0x10000000 0x0FFFFFFF>;
  };
 };
};
# 127 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-smp2p.dtsi" 1
# 12 "dts/msm8976-smp2p.dtsi"
&soc {
 qcom,smp2p-modem@0x0b011008 {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss@0x0b011008 {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 qcom,smp2p-adsp@0x0b011008 {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 291 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 128 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-bus.dtsi" 1
# 13 "dts/msm8976-bus.dtsi"
# 1 "include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "dts/msm8976-bus.dtsi" 2

&soc {

 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x1A000>,
   <0x580000 0x1A000>,
   <0x400000 0x62000>,
   <0x500000 0x14000>;
  reg-names = "snoc-base", "snoc-mm-base", "bimc-base", "pcnoc-base";


  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd212feea>,
    <&clock_gcc 0x71d1a499>;

   coresight-id = <203>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <3>;
  };

  fab_pcnoc: fab-pcnoc {
   cell-id = <4096>;
   label = "fab-pcnoc";
   qcom,fab-dev;
   qcom,base-name = "pcnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-delta = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x2b53b688>,
    <&clock_gcc 0x9753a54f>;

   coresight-id = <201>;
   coresight-name = "coresight-pcnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <6>;
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xe6900bb6>,
    <&clock_gcc 0x5d4683bd>;

   coresight-id = <200>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <5>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd61e5721>,
    <&clock_gcc 0x50600f1b>;
  };


  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_smmnoc_bimc: mas-smmnoc-bimc {
   cell-id = <10027>;
   label = "mas-smmnoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <135>;
  };

  mas_snoc_bimc: mas-snoc-bimc {
   cell-id = <10031>;
   label = "mas-snoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };


  mas_usb_hs2: mas-usb-hs2 {
   cell-id = <93>;
   label = "mas-usb-hs2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <57>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <41>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_usb_hs1: mas-usb-hs1 {
   cell-id = <87>;
   label = "mas-usb-hs1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <42>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <39>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_crypto: mas-crypto {
   cell-id = <55>;
   label = "mas-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,prio1 = <0>;
   qcom,prio0 = <0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <23>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <33>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <35>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_sdcc_3: mas-sdcc-3 {
   cell-id = <79>;
   label = "mas-sdcc-3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <34>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_snoc_pcnoc: mas-snoc-pcnoc {
   cell-id = <10041>;
   label = "mas-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <77>;
  };

  mas_lpass_ahb: mas-lpass-ahb {
   cell-id = <52>;
   label = "mas-lpass-ahb";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <12>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <18>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <50>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_dehr: mas-dehr {
   cell-id = <75>;
   label = "mas-dehr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <48>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };

  mas_xm_usb_hs1: mas-xm-usb-hs1 {
   cell-id = <110>;
   label = "mas-xm-usb-hs1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <136>;
   qcom,blacklist = <&slv_blsp_2 &slv_crypto_0_cfg &slv_sdcc_2
     &slv_message_ram &slv_venus_cfg &slv_camera_ss_cfg
     &slv_usb_hs2 &slv_pdm &slv_disp_ss_cfg
     &slv_sdcc_3 &slv_usb_hs &slv_snoc_cfg
     &slv_blsp_1 &slv_tlmm &slv_pmic_arb
     &slv_sdcc_1 &slv_tcsr &slv_gpu_cfg
     &slv_dcc_cfg &slv_prng>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
   qcom,blacklist = <&slv_cats_0 &slv_lpass &slv_kpss_ahb
     &slv_qdss_stm &slv_cats_1>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&snoc_int_2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
   qcom,blacklist = <&slv_snoc_bimc>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_0 &slv_smmnoc_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <7>;
   qcom,blacklist = <&slv_lpass &slv_cats_1 &slv_cats_0
     &slv_kpss_ahb &slv_imem &slv_qdss_stm>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <16 17>;
   qcom,qos-mode = "bypass";
   qcom,vrail-comp = <200>;
   qcom,connections = <&slv_smmnoc_bimc &mm_int_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <6>;
   qcom,blacklist = <&slv_lpass &slv_cats_1 &slv_cats_0
     &slv_kpss_ahb &slv_imem &slv_qdss_stm>;
  };

  mas_mdp0: mas-mdp0 {
   cell-id = <22>;
   label = "mas-mdp0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,vrail-comp = <50>;
   qcom,connections = <&mm_int_0 &slv_smmnoc_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <8>;
   qcom,blacklist = <&slv_lpass &slv_cats_1 &slv_cats_0
     &slv_kpss_ahb &slv_imem &slv_qdss_stm>;
  };

  mas_mdp1: mas-mdp1 {
   cell-id = <23>;
   label = "mas-mdp1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <13>;
   qcom,qos-mode = "bypass";
   qcom,vrail-comp = <50>;
   qcom,connections = <&mm_int_0 &slv_smmnoc_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <61>;
   qcom,blacklist = <&slv_lpass &slv_cats_1 &slv_cats_0
     &slv_kpss_ahb &slv_imem &slv_qdss_stm>;
  };

  mas_pcnoc_snoc: mas-pcnoc-snoc {
   cell-id = <10010>;
   label = "mas-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <29>;
   qcom,blacklist = <&slv_cats_0 &slv_cats_1>;
  };

  mas_venus_0: mas-venus-0 {
   cell-id = <63>;
   label = "mas-venus-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <8>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_0 &slv_smmnoc_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <9>;
   qcom,blacklist = <&slv_lpass &slv_cats_1 &slv_cats_0
     &slv_kpss_ahb &slv_imem &slv_qdss_stm>;
  };

  mas_venus_1: mas-venus-1 {
   cell-id = <64>;
   label = "mas-venus-1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <14>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_0 &slv_smmnoc_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <10>;
   qcom,blacklist = <&slv_lpass &slv_cats_1 &slv_cats_0
     &slv_kpss_ahb &slv_imem &slv_qdss_stm>;
  };

  mas_vfe_0: mas-vfe-0 {
   cell-id = <29>;
   label = "mas-vfe-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_0 &slv_smmnoc_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <11>;
   qcom,blacklist = <&slv_lpass &slv_cats_1 &slv_cats_0
     &slv_kpss_ahb &slv_imem &slv_qdss_stm>;
  };

  mas_vfe_1: mas-vfe-1 {
   cell-id = <109>;
   label = "mas-vfe-1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <15>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_0 &slv_smmnoc_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <133>;
   qcom,blacklist = <&slv_lpass &slv_cats_1 &slv_cats_0
     &slv_kpss_ahb &slv_imem &slv_qdss_stm>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_0 &slv_smmnoc_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <115>;
   qcom,blacklist = <&slv_lpass &slv_cats_1 &slv_cats_0
     &slv_kpss_ahb &slv_imem &slv_qdss_stm>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
   qcom,blacklist = <&slv_cats_0 &slv_cats_1 &slv_lpass
     &slv_kpss_ahb &slv_imem>;
  };

  mas_lpass_proc: mas-lpass-proc {
   cell-id = <11>;
   label = "mas-lpass-proc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <19>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&snoc_int_0 &snoc_int_1 &slv_snoc_bimc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <25>;
   qcom,blacklist = <&slv_cats_0 &slv_lpass &slv_kpss_ahb
     &slv_cats_1>;
  };

  mas_ipa: mas-ipa {
   cell-id = <90>;
   label = "mas-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <18>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_2>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <59>;
   qcom,blacklist = <&slv_cats_0 &slv_lpass &slv_kpss_ahb
     &slv_cats_1>;
  };


  pcnoc_m_0: pcnoc-m-0 {
   cell-id = <10014>;
   label = "pcnoc-m-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <87>;
   qcom,slv-rpm-id = <116>;
  };

  pcnoc_m_1: pcnoc-m-1 {
   cell-id = <10015>;
   label = "pcnoc-m-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <88>;
   qcom,slv-rpm-id = <117>;
  };

  pcnoc_int_0: pcnoc-int-0 {
   cell-id = <10012>;
   label = "pcnoc-int-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pcnoc_snoc &pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <85>;
   qcom,slv-rpm-id = <114>;
  };

  pcnoc_int_1: pcnoc-int-1 {
   cell-id = <10013>;
   label = "pcnoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pcnoc_snoc &pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <86>;
   qcom,slv-rpm-id = <115>;
  };

  pcnoc_int_2: pcnoc-int-2 {
   cell-id = <10049>;
   label = "pcnoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_s_1 &pcnoc_s_2
     &pcnoc_s_4 &pcnoc_s_8
     &pcnoc_s_9 &pcnoc_s_3>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <124>;
   qcom,slv-rpm-id = <184>;
  };

  pcnoc_s_1: pcnoc-s-1 {
   cell-id = <10019>;
   label = "pcnoc-s-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_crypto_0_cfg &slv_prng &slv_pdm
     &slv_message_ram>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <90>;
   qcom,slv-rpm-id = <119>;
  };

  pcnoc_s_2: pcnoc-s-2 {
   cell-id = <10020>;
   label = "pcnoc-s-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pmic_arb>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <91>;
   qcom,slv-rpm-id = <120>;
  };

  pcnoc_s_3: pcnoc-s-3 {
   cell-id = <10021>;
   label = "pcnoc-s-3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_snoc_cfg &slv_dcc_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <92>;
   qcom,slv-rpm-id = <121>;
  };

  pcnoc_s_4: pcnoc-s-4 {
   cell-id = <10022>;
   label = "pcnoc-s-4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_camera_ss_cfg &slv_disp_ss_cfg &slv_venus_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <93>;
   qcom,slv-rpm-id = <122>;
  };

  pcnoc_s_8: pcnoc-s-8 {
   cell-id = <10023>;
   label = "pcnoc-s-8";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_usb_hs &slv_sdcc_3 &slv_blsp_1
    &slv_sdcc_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <96>;
   qcom,slv-rpm-id = <125>;
  };

  pcnoc_s_9: pcnoc-s-9 {
   cell-id = <10024>;
   label = "pcnoc-s-9";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_gpu_cfg &slv_usb_hs2 &slv_sdcc_2
     &slv_blsp_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <97>;
   qcom,slv-rpm-id = <126>;
  };


  mm_int_0: mm-int-0 {
   cell-id = <10000>;
   label = "mm-int-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,vrail-comp = <200>;
   qcom,connections = <&snoc_int_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <79>;
   qcom,slv-rpm-id = <108>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <98>;
   qcom,slv-rpm-id = <128>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qdss_stm &slv_imem &slv_snoc_pcnoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_lpass &slv_cats_0 &slv_cats_1
    &slv_kpss_ahb>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
  };

  snoc_int_2: snoc-int-2 {
   cell-id = <10066>;
   label = "snoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&snoc_int_0 &snoc_int_1 &slv_snoc_bimc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <134>;
   qcom,slv-rpm-id = <197>;
  };


  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };


  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_tlmm:slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <51>;
  };

  slv_crypto_0_cfg:slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_dcc_cfg:slv-dcc-cfg {
   cell-id = <682>;
   label = "slv-dcc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <155>;
  };

  slv_camera_ss_cfg:slv-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_disp_ss_cfg:slv-disp-ss-cfg {
   cell-id = <590>;
   label = "slv-disp-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <4>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_usb_hs:slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <40>;
  };

  slv_sdcc_3:slv-sdcc-3 {
   cell-id = <607>;
   label = "slv-sdcc-3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <32>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_gpu_cfg:slv-gpu-cfg {
   cell-id = <598>;
   label = "slv-gpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_usb_hs2:slv-usb-hs2 {
   cell-id = <670>;
   label = "slv-usb-hs2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <79>;
  };

  slv_blsp_2:slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <37>;
  };

  slv_pcnoc_snoc:slv-pcnoc-snoc {
   cell-id = <10011>;
   label = "slv-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,connections = <&mas_pcnoc_snoc>;
   qcom,slv-rpm-id = <45>;
  };


  slv_kpss_ahb:slv-kpss-ahb {
   cell-id = <673>;
   label = "slv-kpss-ahb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_smmnoc_bimc:slv-smmnoc-bimc {
   cell-id = <10028>;
   label = "slv-smmnoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,vrail-comp = <200>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_smmnoc_bimc>;
   qcom,slv-rpm-id = <198>;
  };

  slv_snoc_bimc:slv-snoc-bimc {
   cell-id = <10032>;
   label = "slv-snoc-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc>;
   qcom,slv-rpm-id = <24>;
  };

  slv_imem:slv-imem {
   cell-id = <519>;
   label = "slv-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_snoc_pcnoc:slv-snoc-pcnoc {
   cell-id = <10042>;
   label = "slv-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_pcnoc>;
   qcom,slv-rpm-id = <28>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_cats_0:slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <106>;
  };

  slv_cats_1:slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
  };

  slv_lpass:slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <21>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0x96854074>;

  qcom,bw-upstep = <520>;
  qcom,bw-dwnstep = <3640>;
  qcom,max-vote = <6760>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <50>;

  qcom,ports = <11>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <320000 620000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <1000 1000 1000 1000 1000 1000>;

  qcom,cci-response-time-us = <1000 1000 1000 1000 1000 1000>;
  qcom,max-cci-freq = <500000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 129 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-jtag.dtsi" 1
# 14 "dts/msm8976-jtag.dtsi"
&soc {
 jtag_fuse: jtagfuse@a601c {
  compatible = "qcom,jtag-fuse-v2";
  reg = <0xa601c 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@6840000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x6840000 0x1000>,
        <0x6810000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_gcc 0x1492202a>,
           <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@6940000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x6940000 0x1000>,
        <0x6910000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_gcc 0x1492202a>,
           <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@6a40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x6a40000 0x1000>,
        <0x6a10000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_gcc 0x1492202a>,
           <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@6b40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x6b40000 0x1000>,
        <0x6b10000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_gcc 0x1492202a>,
           <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@6c40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x6c40000 0x1000>,
        <0x6c10000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_gcc 0x1492202a>,
           <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@6d40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x6d40000 0x1000>,
        <0x6d10000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_gcc 0x1492202a>,
           <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 jtag_mm6: jtagmm@6e40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x6e40000 0x1000>,
        <0x6e10000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_gcc 0x1492202a>,
           <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
 };

 jtag_mm7: jtagmm@6f40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x6f40000 0x1000>,
        <0x6f10000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_gcc 0x1492202a>,
           <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
 };
};
# 130 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-coresight.dtsi" 1
# 13 "dts/msm8976-coresight.dtsi"
&soc {
 tmc_etr: tmc@6026000 {
  compatible = "arm,coresight-tmc";
  reg = <0x6026000 0x1000>,
        <0x6084000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x500000>;
  qcom,sg-enable;
  coresight-default-sink;
  qcom,force-reg-dump;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;
  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@820000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x6020000 0x1000>,
        <0x1100000 0xb0000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  qcom,nidnthw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;
  qcom,nidnt-jtag;
  qcom,nidnt-spmi;
  nidnt-gpio = <38>;
  nidnt-gpio-polarity = <1>;

  interrupts = <0 82 0>;
  interrupt-names = "nidnt-irq";

  vdd-supply = <&pm8950_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8950_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@6024000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x6024000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;
  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@6025000 {
  compatible = "arm,coresight-tmc";
  reg = <0x6025000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-ctis = <&cti0 &cti8>;
  qcom,force-reg-dump;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_merg: funnel@6023000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6023000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-merg";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@6021000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6021000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in1: funnel@6022000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6022000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in1";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in2: funnel@6068000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6068000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-in2";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apps_l1: funnel@6b70000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6b70000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <8>;
  coresight-name = "coresight-funnel-apps-l1";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apps_l0: funnel@6b60000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6b60000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <9>;
  coresight-name = "coresight-funnel-apps-l0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l1>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@6840000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x6840000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <10>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l0>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@6940000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x6940000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <11>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l0>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@6a40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x6a40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <12>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l0>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@6b40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x6b40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l0>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm4: etm@6c40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x6c40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <14>;
  coresight-name = "coresight-etm4";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l0>;
  coresight-child-ports = <4>;
  coresight-etm-cpu = <&CPU4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm5: etm@6d40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x6d40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <15>;
  coresight-name = "coresight-etm5";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l0>;
  coresight-child-ports = <5>;
  coresight-etm-cpu = <&CPU5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm6: etm@6e40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x6e40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <16>;
  coresight-name = "coresight-etm6";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l0>;
  coresight-child-ports = <6>;
  coresight-etm-cpu = <&CPU6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm7: etm@6f40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x6f40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <17>;
  coresight-name = "coresight-etm7";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l0>;
  coresight-child-ports = <7>;
  coresight-etm-cpu = <&CPU7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@6002000 {
  compatible = "arm,coresight-stm";
  reg = <0x6002000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <18>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;
  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <19>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;

  qcom,blk-size = <1>;
  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti0: cti@6010000 {
  compatible = "arm,coresight-cti";
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@6011000 {
  compatible = "arm,coresight-cti";
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@6012000 {
  compatible = "arm,coresight-cti";
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@6013000 {
  compatible = "arm,coresight-cti";
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@6014000 {
  compatible = "arm,coresight-cti";
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@6015000 {
  compatible = "arm,coresight-cti";
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@6016000 {
  compatible = "arm,coresight-cti";
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-gpio-trigout = <2>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_b0>;
 };

 cti7: cti@6017000 {
  compatible = "arm,coresight-cti";
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@6018000 {
  compatible = "arm,coresight-cti";
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti9: cti@6019000 {
  compatible = "arm,coresight-cti";
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti9";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti10: cti@601a000 {
  compatible = "arm,coresight-cti";
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti10";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti11: cti@601b000 {
  compatible = "arm,coresight-cti";
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti11";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti12: cti@601c000 {
  compatible = "arm,coresight-cti";
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti12";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti13: cti@601d000 {
  compatible = "arm,coresight-cti";
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti13";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti14: cti@601e000 {
  compatible = "arm,coresight-cti";
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <34>;
  coresight-name = "coresight-cti14";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@6820000 {
  compatible = "arm,coresight-cti";
  reg = <0x6820000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <35>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@6920000 {
  compatible = "arm,coresight-cti";
  reg = <0x6920000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <36>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@6a20000 {
  compatible = "arm,coresight-cti";
  reg = <0x6a20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <37>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@6b20000 {
  compatible = "arm,coresight-cti";
  reg = <0x6b20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <38>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu4: cti@6c20000 {
  compatible = "arm,coresight-cti";
  reg = <0x6c20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <39>;
  coresight-name = "coresight-cti-cpu4";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu5: cti@6d20000 {
  compatible = "arm,coresight-cti";
  reg = <0x6d20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <40>;
  coresight-name = "coresight-cti-cpu5";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu6: cti@6e20000 {
  compatible = "arm,coresight-cti";
  reg = <0x6e20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <41>;
  coresight-name = "coresight-cti-cpu6";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu7: cti@6f20000 {
  compatible = "arm,coresight-cti";
  reg = <0x6f20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <42>;
  coresight-name = "coresight-cti-cpu7";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_isdb: cti@6141000 {
  compatible = "arm,coresight-cti";
  reg = <0x6141000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <43>;
  coresight-name = "coresight-cti-isdb";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cs: cti@6b80000 {
  compatible = "arm,coresight-cti";
  reg = <0x6b80000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <44>;
  coresight-name = "coresight-cti-cs";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@603c000 {
  compatible = "arm,coresight-cti";
  reg = <0x603c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <45>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@6060000 {
  compatible = "arm,coresight-cti";
  reg = <0x6060000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <46>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu1: cti@6038000 {
  compatible = "arm,coresight-cti";
  reg = <0x6038000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <47>;
  coresight-name = "coresight-cti-modem-cpu1";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcn_cpu0: cti@6035000 {
  compatible = "arm,coresight-cti";
  reg = <0x6035000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <48>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_video_cpu0: cti@6030000 {
  compatible = "arm,coresight-cti";
  reg = <0x6030000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <49>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_audio_cpu0: cti@6064000 {
  compatible = "arm,coresight-cti";
  reg = <0x6064000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <50>;
  coresight-name = "coresight-cti-audio-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 dbgui: dbgui@606d000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x606d000 0x1000>;
  reg-names = "dbgui-base";

  coresight-id = <51>;
  coresight-name = "coresight-dbgui";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <3>;

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0x130>;
  qcom,dbgui-size = <64>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpda: tpda@6003000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x6003000 0x1000>;
  reg-names = "tpda-base";

  coresight-id = <52>;
  coresight-name = "coresight-tpda";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <3>;

  qcom,tpda-atid = <64>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_dcc: tpdm@60a0000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x60a0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <53>;
  coresight-name = "coresight-tpdm-dcc";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_dsat: tpdm@60a4000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x60a4000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <54>;
  coresight-name = "coresight-tpdm-dsat";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpda_lmh: tpda@6b91000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x6b91000 0x1000>;
  reg-names = "tpda-base";

  coresight-id = <55>;
  coresight-name = "coresight-tpda-lmh";
  coresight-nr-inports = <32>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apps_l1>;
  coresight-child-ports = <1>;

  qcom,tpda-atid = <65>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_lmh: tpdm@6b90000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x6b90000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <56>;
  coresight-name = "coresight-tpdm-lmh";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda_lmh>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <57>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;

  qcom,inst-id = <4>;
 };

 wcn_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <58>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <0>;

  qcom,inst-id = <3>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <59>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <7>;

  qcom,inst-id = <2>;
 };

 modem_etm1 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <60>;
  coresight-name = "coresight-modem-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <1>;

  qcom,inst-id = <11>;
 };

 audio_etm {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <61>;
  coresight-name = "coresight-audio-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;

  qcom,inst-id = <5>;
 };

 hwevent: hwevent@606c000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x606c000 0x148>,
        <0x606cfb0 0x4>,
        <0x78c5010 0x4>,
        <0x7885010 0x4>;
  reg-names = "wrapper-mux", "wrapper-lockaccess", "usbbam-mux",
              "blsp-mux";
  coresight-id = <62>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 fuse: fuse@a601c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0xa601c 0x8>,
        <0xa6004 0x4>,
        <0xa600c 0x4>;
  reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";

  coresight-id = <63>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 qpdi: qpdi@1941000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x1941000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <64>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8950_l11>;
  qcom,vdd-voltage-level = <2800000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8950_l12>;
  qcom,vdd-io-voltage-level = <1800000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
 };
};
# 131 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-pm.dtsi" 1
# 13 "dts/msm8976-pm.dtsi"
&soc {
 qcom,spm@b1d2000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb1d2000 0x1000>;
  qcom,name = "system-cci";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly = <0X3c102800>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,saw2-pmic-data0 = <0x03030080>;
  qcom,saw2-pmic-data1 = <0x00030000>;
  qcom,pfm-port = <0x2>;
 };

 cluster1_spm: qcom,spm@b012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb012000 0x1000>,
      <0xb011210 0x8>;
  qcom,name = "a72-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly = <0x3c11840a>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,cpu-vctl-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,saw2-pmic-data0 = <0x03030080>;
  qcom,saw2-pmic-data1 = <0x00030000>;
  qcom,pfm-port = <0x2>;
 };

 qcom,lpm-levels {
  status = "okay";
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,default-level = <0>;
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-cci-active";
    qcom,psci-mode = <0>;
    qcom,latency-us = <301>;
    qcom,ss-power = <463>;
    qcom,energy-overhead = <348515>;
    qcom,time-overhead = <505>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-cci-retention";
    qcom,psci-mode = <1>;
    qcom,latency-us = <361>;
    qcom,ss-power = <431>;
    qcom,energy-overhead = <501447>;
    qcom,time-overhead = <633>;
    qcom,min-child-idx = <2>;
   };

   qcom,pm-cluster-level@2{
    reg = <2>;
    label = "system-cci-pc";
    qcom,psci-mode = <2>;
    qcom,latency-us = <10740>;
    qcom,ss-power = <388>;
    qcom,energy-overhead = <1013303>;
    qcom,time-overhead = <1158>;
    qcom,min-child-idx = <3>;
    qcom,notify-rpm;
    qcom,is-reset;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "a53";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "a53-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <149>;
     qcom,ss-power = <489>;
     qcom,energy-overhead = <199236>;
     qcom,time-overhead = <330>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "a53-l2-retention";
     qcom,psci-mode = <2>;
     qcom,latency-us = <272>;
     qcom,ss-power = <468>;
     qcom,energy-overhead = <277180>;
     qcom,time-overhead = <467>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "a53-l2-gdhs";
     qcom,psci-mode = <3>;
     qcom,latency-us = <331>;
     qcom,ss-power = <442>;
     qcom,energy-overhead = <335344>;
     qcom,time-overhead = <541>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "a53-l2-pc";
     qcom,psci-mode = <4>;
     qcom,latency-us = <419>;
     qcom,ss-power = <423>;
     qcom,energy-overhead = <479220>;
     qcom,time-overhead = <779>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,psci-cpu-mode = <1>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <58>;
      qcom,ss-power = <547>;
      qcom,energy-overhead = <61640>;
      qcom,time-overhead = <118>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,psci-cpu-mode = <3>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <149>;
      qcom,ss-power = <489>;
      qcom,energy-overhead = <199236>;
      qcom,time-overhead = <330>;
      qcom,use-broadcast-timer;
      qcom,is-reset;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "a72";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "a72-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <144>;
     qcom,ss-power = <520>;
     qcom,energy-overhead = <194277>;
     qcom,time-overhead = <302>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "a72-l2-retention";
     qcom,psci-mode = <2>;
     qcom,latency-us = <244>;
     qcom,ss-power = <490>;
     qcom,energy-overhead = <277821>;
     qcom,time-overhead = <425>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "a72-l2-gdhs";
     qcom,psci-mode = <3>;
     qcom,latency-us = <301>;
     qcom,ss-power = <463>;
     qcom,energy-overhead = <348515>;
     qcom,time-overhead = <505>;
     qcom,min-child-idx = <2>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "a72-l2-pc";
     qcom,psci-mode = <4>;
     qcom,latency-us = <899>;
     qcom,ss-power = <430>;
     qcom,energy-overhead = <777359>;
     qcom,time-overhead = <1256>;
     qcom,min-child-idx = <2>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,psci-cpu-mode = <1>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <31>;
      qcom,ss-power = <552>;
      qcom,energy-overhead = <64172>;
      qcom,time-overhead = <61>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,psci-cpu-mode = <2>;
      qcom,spm-cpu-mode = "retention";
      qcom,latency-us = <99>;
      qcom,ss-power = <545>;
      qcom,energy-overhead = <150122>;
      qcom,time-overhead = <239>;
      qcom,use-broadcast-timer;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,psci-cpu-mode = <3>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <144>;
      qcom,ss-power = <520>;
      qcom,energy-overhead = <194277>;
      qcom,time-overhead = <302>;
      qcom,use-broadcast-timer;
      qcom,is-reset;
     };
    };
   };
  };

 };

 qcom,mpm@601d0 {
  compatible = "qcom,mpm-v2";
  reg = <0x601d0 0x1000>,
      <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_gcc 0x2be48257>;
  clock-names = "xo";

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <49 172>,
   <58 166>,
   <53 104>,
   <62 222>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 23>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 51>,
   <0xff 54>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 73>,
   <0xff 74>,
   <0xff 75>,
   <0xff 76>,
   <0xff 78>,
   <0xff 79>,
   <0xff 85>,
   <0xff 86>,
   <0xff 90>,
   <0xff 92>,
   <0xff 93>,
   <0xff 97>,
   <0xff 102>,
   <0xff 108>,
   <0xff 109>,
   <0xff 112>,
   <0xff 114>,
   <0xff 126>,
   <0xff 128>,
   <0xff 129>,
   <0xff 130>,
   <0xff 131>,
   <0xff 133>,
   <0xff 134>,
   <0xff 137>,
   <0xff 138>,
   <0xff 140>,
   <0xff 141>,
   <0xff 142>,
   <0xff 143>,
   <0xff 144>,
   <0xff 145>,
   <0xff 146>,
   <0xff 147>,
   <0xff 148>,
   <0xff 149>,
   <0xff 150>,
   <0xff 151>,
   <0xff 152>,
   <0xff 153>,
   <0xff 155>,
   <0xff 157>,
   <0xff 167>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 212>,
   <0xff 215>,
   <0xff 224>,
   <0xff 239>,
   <0xff 240>,
   <0xff 253>,
   <0xff 260>,
   <0xff 262>,
   <0xff 269>,
   <0xff 270>,
   <0xff 272>,
   <0xff 273>,
   <0xff 274>,
   <0xff 275>,
   <0xff 276>,
   <0xff 277>,
   <0xff 286>,
   <0xff 287>,
   <0xff 296>,
   <0xff 305>,
   <0xff 306>,
   <0xff 307>,
   <0xff 308>,
   <0xff 321>,
   <0xff 322>,
   <0xff 323>,
   <0xff 325>,
   <0xff 327>,
   <0xff 329>;

  qcom,gpio-parent = <&msm_gpio>;
  qcom,gpio-map = <3 100>,
   <4 1>,
   <5 5>,
   <6 9>,
   <8 106>,
   <9 119>,
   <10 133>,
   <11 135>,
   <12 12>,
   <13 13>,
   <14 138>,
   <15 139>,
   <16 140>,
   <17 21>,
   <18 52>,
   <19 25>,
   <20 141>,
   <21 142>,
   <22 28>,
   <23 144>,
   <24 17>,
   <25 33>,
   <26 56>,
   <27 60>,
   <28 38>,
   <29 107>,
   <30 109>,
   <31 45>,
   <32 67>,
   <33 112>,
   <34 113>,
   <35 114>,
   <36 115>,
   <37 68>,
   <38 118>,
   <39 120>,
   <40 121>,
   <41 102>,
   <50 105>,
   <51 130>,
   <52 65>,
   <53 131>,
   <54 39>,
   <55 41>,
   <56 35>;
 };

 qcom,cpu-sleep-status{
  compatible = "qcom,cpu-sleep-status";
 };

 qcom,rpm-log@29dc00 {
  compatible = "qcom,rpm-log";
  reg = <0x29dc00 0x4000>;
  qcom,rpm-addr-phys = <0x200000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@200000 {
  compatible = "qcom,rpm-stats";
  reg = <0x200000 0x1000>,
        <0x290014 0x4>,
        <0x29001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x5000>;
  qcom,masters = "APSS", "MPSS", "PRONTO", "TZ", "LPASS";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };

 qcom,rpm-rbcpr-stats@0x29daa0 {
  compatible = "qcom,rpmrbcpr-stats";
  reg = <0x29daa0 0x1a0000>;
  qcom,start-offset = <0x190010>;
 };
};
# 132 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-gpu.dtsi" 1
# 13 "dts/msm8976-gpu.dtsi"
&soc {
 msm_bus: qcom,kgsl-busmon{
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };


 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  qcom,bw-tbl =
   < 0 >,
   < 805 >,
   < 1245 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 4101 >,
   < 5126 >,
   < 5712 >,
   < 6152 >,
   < 7104 >;
 };

 msm_gpu: qcom,kgsl-3d0@01c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0x1C00000 0x40000
      0x1C40000 0x10000>;
  reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x05010000>;

  qcom,initial-pwrlevel = <5>;

  qcom,idle-timeout = <8>;
  qcom,strtstp-sleepwake;

  qcom,pm-qos-active-latency = <401>;
  qcom,pm-qos-wakeup-latency = <101>;


  qcom,l2pc-cpu-mask = <0x000000F0>;







  qcom,clk-map = <0x00000F9E>;

 clocks = <&clock_gcc_gfx 0x49a51fd9>,
   <&clock_gcc_gfx 0xd15c8a00>,
   <&clock_gcc_gfx 0x5620913a>,
   <&clock_gcc_gfx 0x3edd69ad>,
   <&clock_gcc_gfx 0xb432168e>,
   <&clock_gcc_gfx 0x59505e55>,
   <&clock_gcc_gfx 0x18bb9a90>,
   <&clock_gcc_gfx 0xe66048ad>,
   <&clock_gcc_gfx 0x1180db06>,
   <&clock_gcc_gfx 0xae18e54d>;

 clock-names = "core_clk", "iface_clk", "mem_clk",
   "mem_iface_clk", "gtcu_iface_clk",
   "gtcu_clk", "gtbu_clk", "gtbu1_clk",
   "rbbmtimer_clk", "aon_clk";



  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,bus-width = <16>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <11>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 844800>,
    <26 512 0 1305600>,
    <26 512 0 1689600>,
    <26 512 0 2227200>,
    <26 512 0 3072000>,
    <26 512 0 4300800>,
    <26 512 0 5376000>,
    <26 512 0 5990400>,
    <26 512 0 6451200>,
    <26 512 0 7449600>;


  vddcx-supply = <&gdsc_oxili_cx>;
  vdd-supply = <&gdsc_oxili_gx>;


                iommu = <&gfx_iommu>;


  coresight-id = <67>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <600000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <9>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <550000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <9>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <480000000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <7>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <432000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <5>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <300000000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <266666667>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <4>;
    qcom,bus-max = <5>;
   };

   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };
};
# 133 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-cpu.dtsi" 1
# 14 "dts/msm8976-cpu.dtsi"
/ {

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };
    core1 {
     cpu = <&CPU5>;
    };
    core2 {
     cpu = <&CPU6>;
    };
    core3 {
     cpu = <&CPU7>;
    };
   };
  };

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile0>;
   efficiency = <1024>;
   qcom,acc = <&acc0>;
   next-level-cache = <&L2_0>;
   qcom,sleep-status = <&cpu0_slp_sts>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_0>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x1>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile0>;
   efficiency = <1024>;
   qcom,acc = <&acc1>;
   next-level-cache = <&L2_0>;
   qcom,sleep-status = <&cpu1_slp_sts>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x2>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile0>;
   efficiency = <1024>;
   qcom,acc = <&acc2>;
   next-level-cache = <&L2_0>;
   qcom,sleep-status = <&cpu2_slp_sts>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x3>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile0>;
   efficiency = <1024>;
   qcom,acc = <&acc3>;
   next-level-cache = <&L2_0>;
   qcom,sleep-status = <&cpu3_slp_sts>;
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x100>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile1>;
   efficiency = <1830>;
   qcom,acc = <&acc4>;
   qcom,ldo = <&ldo4>;
   next-level-cache = <&L2_1>;
   qcom,sleep-status = <&cpu4_slp_sts>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_1>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x101>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile2>;
   efficiency = <1830>;
   qcom,acc = <&acc5>;
   qcom,ldo = <&ldo5>;
   next-level-cache = <&L2_1>;
   qcom,sleep-status = <&cpu5_slp_sts>;
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x102>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile3>;
   efficiency = <1830>;
   qcom,acc = <&acc6>;
   qcom,ldo = <&ldo6>;
   next-level-cache = <&L2_1>;
   qcom,sleep-status = <&cpu6_slp_sts>;
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x103>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile4>;
   efficiency = <1830>;
   qcom,acc = <&acc7>;
   qcom,ldo = <&ldo7>;
   next-level-cache = <&L2_1>;
   qcom,sleep-status = <&cpu7_slp_sts>;
  };
 };
};

&soc {

 l2ccc_0: clock-controller@b111000 {
  compatible = "qcom,8976-l2ccc";
  reg = <0x0b111000 0x1000>;
  reg-names = "l2-base";
 };

 l2ccc_1: clock-controller@b011000 {
  compatible = "qcom,8976-l2ccc";
  reg = <0x0b011000 0x1000>;
  reg-names = "l2-base";
  qcom,vctl-val = <0xb8>;
 };

 acc0:clock-controller@b188000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b188000 0x1000>;
 };

 acc1:clock-controller@b198000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b198000 0x1000>;
 };

 acc2:clock-controller@b1a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1a8000 0x1000>;
 };

 acc3:clock-controller@b1b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1b8000 0x1000>;
 };

 acc4:clock-controller@b088000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b088000 0x1000>;
 };

 acc5:clock-controller@b098000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b098000 0x1000>;
 };

 acc6:clock-controller@b0a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0a8000 0x1000>;
 };

 acc7:clock-controller@b0b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0b8000 0x1000>;
 };

 ldo4:ldo-vref@b086000 {
  compatible = "qcom,8976-cpu-ldo-vref";
  reg = <0xb086000 0x40>;
  qcom,ldo-vref-ret = <0x9>;
 };

 ldo5:ldo-vref@b096000 {
  compatible = "qcom,8976-cpu-ldo-vref";
  reg = <0xb096000 0x40>;
  qcom,ldo-vref-ret = <0x9>;
 };

 ldo6:ldo-vref@b0a6000 {
  compatible = "qcom,8976-cpu-ldo-vref";
  reg = <0xb0a6000 0x40>;
  qcom,ldo-vref-ret = <0x9>;
 };

 ldo7:ldo-vref@b0b6000 {
  compatible = "qcom,8976-cpu-ldo-vref";
  reg = <0xb0b6000 0x40>;
  qcom,ldo-vref-ret = <0x9>;
 };

 cpu0_slp_sts: cpu-sleep-status@b188008 {
  reg = <0xb188008 0x100>;
  qcom,sleep-status-mask= <0x40000>;
 };

 cpu1_slp_sts: cpu-sleep-status@b198008 {
  reg = <0xb198008 0x100>;
  qcom,sleep-status-mask= <0x40000>;
 };

 cpu2_slp_sts: cpu-sleep-status@b1a8008 {
  reg = <0xb1a8008 0x100>;
  qcom,sleep-status-mask= <0x40000>;
 };

 cpu3_slp_sts: cpu-sleep-status@b1b8008 {
  reg = <0xb1b8008 0x100>;
  qcom,sleep-status-mask= <0x40000>;
 };

 cpu4_slp_sts: cpu-sleep-status@b088008 {
  reg = <0xb088008 0x100>;
  qcom,sleep-status-mask= <0x40000>;
 };

 cpu5_slp_sts: cpu-sleep-status@b098008 {
  reg = <0xb098008 0x100>;
  qcom,sleep-status-mask= <0x40000>;
 };

 cpu6_slp_sts: cpu-sleep-status@b0a8008 {
  reg = <0xb0a8008 0x100>;
  qcom,sleep-status-mask= <0x40000>;
 };

 cpu7_slp_sts: cpu-sleep-status@b0b8008 {
  reg = <0xb0b8008 0x100>;
  qcom,sleep-status-mask= <0x40000>;
 };

};
# 134 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-mdss.dtsi" 1
# 13 "dts/msm8976-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x1a00000 0x90000>,
   <0x1ab0000 0x3000>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 0 6400000>, <23 512 0 6400000>,
   <22 512 0 6400000>, <23 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-ib-factor-cmd = <1 1>;
  qcom,mdss-clk-factor = <105 100>;
  qcom,max-bandwidth-low-kbps = <5700000>;
  qcom,max-bandwidth-high-kbps = <5700000>;
  qcom,max-bandwidth-per-pipe-kbps = <4 2100000>,
         <8 1800000>;


  qcom,mdss-vbif-qos-rt-setting = <2 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;
  qcom,max-mixer-width = <2560>;
  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-clk-rate = <360000000>;
  qcom,mdss-pipe-vig-off = <0x00005000 0x00007000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
  qcom,mdss-pipe-dma-off = <0x00025000>;
  qcom,mdss-pipe-cursor-off = <0x000450DC>;
  qcom,mdss-pipe-vig-fetch-id = <1 9>;
  qcom,mdss-pipe-rgb-fetch-id = <7 8>;
  qcom,mdss-pipe-dma-fetch-id = <4>;
  qcom,mdss-default-ot-wr-limit = <16>;
  qcom,mdss-default-ot-rd-limit = <16>;

  qcom,mdss-pipe-vig-xin-id = <0 4>;
  qcom,mdss-pipe-rgb-xin-id = <1 5>;
  qcom,mdss-pipe-dma-xin-id = <2>;
  qcom,mdss-pipe-cursor-xin-id = <7>;


  qcom,mdss-pipe-vig-panic-ctrl-offsets = <0 1>;
  qcom,mdss-pipe-rgb-panic-ctrl-offsets = <4 5>;
  qcom,mdss-pipe-dma-panic-ctrl-offsets = <8>;

  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0 0>,
            <0x2b4 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2ac 4 8>,
            <0x2b4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 8 12>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 16 15>;

  qcom,mdss-smp-data = <10 10240>;

  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800>;
  qcom,mdss-wb-off = <0x00065000 0x00065800 0x00066000>;
  qcom,mdss-intf-off = <0x00000000 0x0006b800 0x0006c000>;
  qcom,mdss-ppb-off = <0x00000420>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;
  qcom,mdss-ad-off = <0x0079000>;
  qcom,mdss-rot-block-size = <64>;
  qcom,mdss-wfd-mode = "intf_no_dspp";
  qcom,mdss-has-non-scalar-rgb;
  qcom,mdss-has-decimation;
  qcom,mdss-no-hist-vote;
  qcom,mdss-has-10bit-pa;
  qcom,mdss-needs-iommu-bw-vote;
  qcom,mdss-has-panic-ctrl;
  qcom,mdss-has-dst-split;
  qcom,mdss-dsc-off = <0x00081000 0x00081400>;

  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0x32a09f1f>,
    <&clock_gcc 0x82287f76>,
    <&clock_gcc 0x51e8fc68>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk", "tbu_clk",
    "tbu_rt_clk";
  qcom,mdp-settings = <0x0000117c 0x0000ffff>,
        <0x00001180 0x0000000f>,
        <0x00001184 0x0000ffc0>,
        <0x000011e0 0x000000e4>,
        <0x000011e4 0x00000000>,
        <0x00065048 0x00000008>,
        <0x00065848 0x00000008>,
        <0x00066048 0x00000008>;

  qcom,regs-dump-mdp = <0x01000 0x01424>,
         <0x02000 0x02030>,
         <0x02200 0x02230>,
         <0x02400 0x02430>,
         <0x05000 0x05130>,
         <0x05200 0x05230>,
      <0x07000 0x07130>,
      <0x07200 0x07230>,
         <0x15000 0x15130>,
         <0x17000 0x17130>,
         <0x25000 0x2512C>,
         <0x45000 0x4538c>,
         <0x46000 0x4838c>,
         <0x55000 0x5522c>,
         <0x65000 0x652b4>,
         <0x65800 0x65ab4>,
      <0x66000 0x662b4>,
         <0x6b800 0x6ba54>,
      <0x6c000 0x6c054>,
         <0x71000 0x710d0>,
      <0x71800 0x718d0>,
      <0x73000 0x730d0>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2",
   "VIG0_SSPP", "VIG0",
   "VIG1_SSPP", "VIG1",
   "RGB0_SSPP", "RGB1_SSPP",
   "DMA0_SSPP",
   "LAYER_0", "LAYER_1",
   "DSPP_0",
   "WB_0", "WB_1",
   "INTF_1", "INTF_2",
   "PP_0", "PP_1", "PP_4";


  qcom,mdss-prefill-outstanding-buffer-bytes = <2048>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2560>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <5120>;
  qcom,mdss-prefill-fbc-lines = <0>;

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,mdss-fb-splash-logo-enabled;
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_secondary {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  hw-config = "split_dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  qcom,mdss-fb-map-prim = <&mdss_fb0>;
  qcom,mdss-fb-map-sec = <&mdss_fb2>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8950_l1>;
  vddio-supply = <&pm8950_l6>;
  ranges = <0x1a94000 0x1a94000 0x300
        0x1a94400 0x1a94400 0x280
        0x1a94b80 0x1a94b80 0x30
        0x193e000 0x193e000 0x30
     0x1a96000 0x1a96000 0x300
        0x1a96400 0x1a96400 0x280
        0x1a96b80 0x1a96b80 0x30
        0x193e000 0x193e000 0x30>;

  clocks = <&clock_gcc 0x22f3521f>,
   <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc 0x668f51de>,
   <&clock_gcc_mdss 0xfb32f31e>,
   <&clock_gcc_mdss 0x585ef6d4>,
   <&clock_gcc_mdss 0x087c1612>,
   <&clock_gcc_mdss 0x8067c5a3>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
   "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk",
   "ext_pixel1_clk";

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;
  qcom,timing-db-mode;
  qcom,split-dsi-independent-pll;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@1a94000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0x1a94000 0x300>,
         <0x1a94400 0x280>,
         <0x1a94b80 0x30>,
         <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy",
         "dsi_phy_regulator", "mmss_misc_phys";

   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8950_l17>;
   vddio-supply = <&pm8950_l6>;
   lab-supply = <&lab_regulator>;
   ibb-supply = <&ibb_regulator>;

   clocks = <&clock_gcc_mdss 0x35da7862>,
    <&clock_gcc_mdss 0xcc5c5c77>,
    <&clock_gcc 0xaec5cb25>,
    <&clock_gcc_mdss 0x75cc885b>,
    <&clock_gcc_mdss 0xccac1f35>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg";

   qcom,platform-strength-ctrl = [ff 06];
   qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
   qcom,platform-regulator-settings =
     [07 09 03 00 20 07 01];
   qcom,platform-lane-config = [01 c0 00 00 00 00 00 01 97
    01 c0 00 00 05 00 00 01 97
    01 c0 00 00 0a 00 00 01 97
    01 c0 00 00 0f 00 00 01 97
    00 40 00 00 00 00 00 01 bb];

  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@1a96000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->1";
   cell-index = <1>;
   reg = <0x1a96000 0x300>,
         <0x1a96400 0x280>,
         <0x1a94b80 0x30>,
         <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy",
         "dsi_phy_regulator", "mmss_misc_phys";

   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8950_l17>;
   vddio-supply = <&pm8950_l6>;
   lab-supply = <&lab_regulator>;
   ibb-supply = <&ibb_regulator>;

   clocks = <&clock_gcc_mdss 0x41f97fd8>,
    <&clock_gcc_mdss 0x9a9c430d>,
    <&clock_gcc 0x34653cc7>,
    <&clock_gcc_mdss 0x63c2c955>,
    <&clock_gcc_mdss 0x090f68ac>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg";

   qcom,platform-strength-ctrl = [ff 06];
   qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
   qcom,platform-regulator-settings =
     [07 09 03 00 20 07 01];
   qcom,platform-lane-config = [01 c0 00 00 00 00 00 01 97
    01 c0 00 00 05 00 00 01 97
    01 c0 00 00 0a 00 00 01 97
    01 c0 00 00 0f 00 00 01 97
    00 40 00 00 00 00 00 01 bb];

  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <1280 720>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };
};

# 1 "dts/msm8976-mdss-panels.dtsi" 1
# 13 "dts/msm8976-mdss-panels.dtsi"
# 1 "dts/dsi-panel-sim-video.dtsi" 1
# 13 "dts/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <6>;
  qcom,mdss-dsi-h-back-porch = <6>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 14 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-sim-cmd.dtsi" 1
# 13 "dts/dsi-panel-sim-cmd.dtsi"
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd{
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 15 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-nt35597-dualmipi-wqxga-video.dtsi" 1
# 13 "dts/dsi-panel-nt35597-dualmipi-wqxga-video.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_video: qcom,mdss_dsi_nt35597_wqxga_video {
  qcom,mdss-dsi-panel-name = "nt35597 video mode dual dsi panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 10
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 ba 03
   15 01 00 00 10 00 02 e5 01
   15 01 00 00 10 00 02 35 00
   15 01 00 00 10 00 02 bb 03
   15 01 00 00 10 00 02 b0 03
   39 01 00 00 10 00 06 3b 03 08 08 64 9a
   15 01 00 00 10 00 02 ff e0
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 6b 3d
   15 01 00 00 10 00 02 6c 3d
   15 01 00 00 10 00 02 6d 3d
   15 01 00 00 10 00 02 6e 3d
   15 01 00 00 10 00 02 6f 3d
   15 01 00 00 10 00 02 35 02
   15 01 00 00 10 00 02 36 72
   15 01 00 00 10 00 02 37 10
   15 01 00 00 10 00 02 08 c0
   15 01 00 00 10 00 02 ff 10
   05 01 00 00 a0 00 02 11 00
   05 01 00 00 a0 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2a>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;
 };
};
# 16 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-nt35597-dualmipi-wqxga-cmd.dtsi" 1
# 13 "dts/dsi-panel-nt35597-dualmipi-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_cmd: qcom,mdss_dsi_nt35597_wqxga_cmd{
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 cmd mode dsi panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [d5 32 22 00 60 64 26 36 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x2b>;
  qcom,mdss-dsi-t-clk-pre = <0x28>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 10
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 ba 03
   15 01 00 00 10 00 02 e5 01
   15 01 00 00 10 00 02 35 00
   15 01 00 00 10 00 02 bb 10
   15 01 00 00 10 00 02 b0 03
   15 01 00 00 10 00 02 ff e0
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 6b 3d
   15 01 00 00 10 00 02 6c 3d
   15 01 00 00 10 00 02 6d 3d
   15 01 00 00 10 00 02 6e 3d
   15 01 00 00 10 00 02 6f 3d
   15 01 00 00 10 00 02 35 02
   15 01 00 00 10 00 02 36 72
   15 01 00 00 10 00 02 37 10
   15 01 00 00 10 00 02 08 c0
   15 01 00 00 10 00 02 ff 24
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 c6 06
   15 01 00 00 10 00 02 ff 10
   05 01 00 00 a0 00 02 11 00
   05 01 00 00 a0 00 02 29 00];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
   05 01 00 00 78 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
 };
};
# 17 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-otm1906c-1080p-cmd.dtsi" 1
# 19 "dts/dsi-panel-otm1906c-1080p-cmd.dtsi"
&mdss_mdp {
 dsi_otm1906c_1080p_cmd: qcom,mdss_dsi_otm1906c_1080p_cmd {
  qcom,mdss-dsi-panel-name = "otm1906c 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <45>;
  qcom,mdss-dsi-h-back-porch = <45>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <16>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 04 FF 19 06 01
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 03 FF 19 06
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 04 C1 00 C0 10
   29 01 00 00 00 00 02 00 91
   29 01 00 00 00 00 03 C5 14 28
   29 01 00 00 00 00 02 00 95
   29 01 00 00 00 00 02 C5 11
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 02 D9 00
   29 01 00 00 00 00 02 00 01
   29 01 00 00 00 00 02 D9 b4
   29 01 00 00 00 00 02 00 02
   29 01 00 00 00 00 02 D9 00
   29 01 00 00 00 00 02 00 03
   29 01 00 00 00 00 02 D9 cd
   29 01 00 00 00 00 02 00 04
   29 01 00 00 00 00 02 D9 00
   29 01 00 00 00 00 02 00 05
   29 01 00 00 00 00 02 D9 cd
   29 01 00 00 00 00 02 00 06
   29 01 00 00 00 00 02 D9 00
   29 01 00 00 00 00 02 00 07
   29 01 00 00 00 00 02 D9 cd
   29 01 00 00 00 00 02 00 81
   29 01 00 00 00 00 02 A5 01
   29 01 00 00 00 00 02 00 A5
   29 01 00 00 00 00 02 C5 11
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 05 F5 09 16 09 16
   29 01 00 00 00 00 02 00 A7
   29 01 00 00 00 00 02 F5 1A
   29 01 00 00 00 00 02 00 9D
   29 01 00 00 00 00 02 F5 1A
   29 01 00 00 00 00 02 00 A5
   29 01 00 00 00 00 02 F5 16
   29 01 00 00 00 00 02 00 8D
   29 01 00 00 00 00 02 F5 17
   29 01 00 00 00 00 02 00 E3
   29 01 00 00 00 00 02 F5 11
   29 01 00 00 00 00 02 00 ED
   29 01 00 00 00 00 02 F5 16
   29 01 00 00 00 00 02 00 E5
   29 01 00 00 00 00 02 F5 16
   29 01 00 00 00 00 02 00 81
   29 01 00 00 00 00 02 F5 16
   29 01 00 00 00 00 02 00 83
   29 01 00 00 00 00 02 F5 16
   29 01 00 00 00 00 02 00 E1
   29 01 00 00 00 00 02 F5 16
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 10 CC 0c 0c 00 00 0c 0c 0c 0c 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 10 CC 00 00 00 00 00 00 00 00 00 00 00 33 33 33 33
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 10 CC 33 33 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 03 C1 55 55
   29 01 00 00 00 00 02 00 94
   29 01 00 00 00 00 02 C5 88
   29 01 00 00 00 00 02 00 A4
   29 01 00 00 00 00 02 C5 88
   29 01 00 00 00 00 02 00 C1
   29 01 00 00 00 00 02 C5 f5
   29 01 00 00 00 00 02 00 B3
   29 01 00 00 00 00 02 C0 88
   29 01 00 00 00 00 02 00 B4
   29 01 00 00 00 00 02 C0 50
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 02 C5 01
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 03 D8 23 23
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 02 C4 81
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 02 B3 33
   29 01 00 00 00 00 02 00 A6
   29 01 00 00 00 00 02 B3 30
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 0b B4 1C 19 3F 01 64 5C 01 A0 5F A0
   29 01 00 00 00 00 02 00 F0
   29 01 00 00 00 00 02 B4 64
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0f C0 00 71 00 0A 0A 00 71 0A 0A 00 71 00 0A 0A
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 07 C0 00 00 00 02 00 04
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 10 C0 00 00 02 00 04 15 04 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 10 C0 00 00 02 00 04 15 04 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0d C2 83 01 00 00 82 01 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0d C2 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0e C2 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 10 C2 82 02 00 00 88 81 02 00 00 88 00 02 00 00 88
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 10 C2 01 02 00 00 88 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 10 C2 00 00 00 00 00 00 00 00 00 00 33 33 33 33 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 10 C3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0d C3 83 01 00 00 82 01 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0f C3 00 00 00 00 82 02 00 00 88 81 02 00 00 88
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 10 C3 00 02 00 00 88 01 02 00 00 88 00 00 00 00 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 10 C3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 06 C3 33 33 33 33 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0C CB 00 00 00 00 30 00 03 00 00 00 70
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 10 CB 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 10 CB 00 00 00 BF 00 00 00 00 00 FF 00 00 00 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0d CB 00 00 00 00 00 00 00 00 00 00 77 77
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 10 CB 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 10 CB 01 01 01 F3 01 01 01 01 00 F3 00 00 01 00 01
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 0d CB 00 01 00 01 00 01 00 01 00 00 77 07
   29 01 00 00 00 00 02 00 F0
   29 01 00 00 00 00 0c CB FF FF FF FF FF FF 03 33 03 00 70
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0d CC 08 09 18 19 0C 0D 0E 0F 07 07 07 07
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0d CC 09 08 19 18 0F 0E 0D 0C 07 07 07 07
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 10 CC 14 15 16 17 1C 1D 1E 1F 01 04 20 07 07 07 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0a CC 01 02 03 04 05 06 07 07 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 10 CD 1A 01 11 12 1A 05 18 07 1A 1A 23 23 23 1F 1E
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 04 CD 1D 23 23
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 10 CD 1A 02 11 12 1A 06 18 08 1A 1A 23 23 23 1F 1E
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 04 CD 1D 23 23
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0b A4 AF 00 20 04 00 17 15 03 60 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 04 A4 00 00 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0d A7 FF 0F 1E 00 20 00 01 98 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0b A7 1D 20 3D 00 00 BE 80 BE 05 20
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 02 A7 30
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 06 A7 00 1E 1E 00 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 0d A7 FF 3A 49 00 1E 00 01 00 00 00 00 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 0b A7 FF FF 1D 00 01 7C 81 7C 0B E0
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 02 A7 30
   29 01 00 00 00 00 02 00 F0
   29 01 00 00 00 00 06 A7 00 3C 3C 00 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0d A9 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0b A9 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 02 A9 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 06 A9 00 00 00 00 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 0f A9 FF 3A 49 00 1E 00 01 00 00 00 00 00 00 77
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 0B A9 FF FF 1D 00 01 7C 81 7C 0B E0
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 02 A9 30
   29 01 00 00 00 00 02 00 F0
   29 01 00 00 00 00 06 A9 00 3C 3C 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 09 A4 05 20 0B E0 00 00 0B E0
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 10 AB 05 14 00 00 FF 6A 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 10 AB 00 00 00 00 00 00 00 07 00 00 00 00 01 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0d AB 00 00 68 0A 00 00 44 04 00 00 00 00
   29 01 00 00 00 00 02 00 93
   29 01 00 00 00 00 02 B3 01
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 08 CE 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 87
   29 01 00 00 00 00 08 CE 00 00 33 00 33 00 00
   29 01 00 00 00 00 02 00 F0
   29 01 00 00 00 00 05 CE 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 10 CE 00 00 00 F0 00 00 00 00 FC 00 FC 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 08 CE 00 00 40 40 40 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 10 CE 01 01 01 01 01 01 01 01 F1 01 F1 01 01 01 01
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 08 CE 01 01 01 01 01 01 01
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 10 CE 04 04 04 04 04 04 04 04 F7 04 F7 04 04 00 00
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 08 CE 00 00 15 15 15 04 04
   29 01 00 00 00 00 02 00 F4
   29 01 00 00 00 00 02 CE 25
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0d D6 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0d D6 fd fd fd fd fd fd fd fd fd fd fd fd
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 0d D6 a9 a9 a9 a9 a9 a9 a9 a9 a9 a9 a9 a9
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 0d D6 54 54 54 54 54 54 54 54 54 54 54 54
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 19 e1 00 06 0B 15 1d 25 32 47 54 67 73 7C 7C 74 6B 5A 47 34 28 21 18 09 05 00
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 19 e2 00 06 0B 15 1d 25 32 47 54 67 73 7C 7C 74 6B 5A 47 34 28 21 18 09 05 00
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 19 e3 00 06 0B 15 1d 25 32 47 54 67 73 7C 7C 74 6B 5A 47 34 28 21 18 09 05 00
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 19 e4 00 06 0B 15 1d 25 32 47 54 67 73 7C 7C 74 6B 5A 47 34 28 21 18 09 05 00
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 19 e5 00 06 0B 15 1d 25 32 47 54 67 73 7C 7C 74 6B 5A 47 34 28 21 18 09 05 00
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 19 e6 00 06 0B 15 1d 25 32 47 54 67 73 7C 7C 74 6B 5A 47 34 28 21 18 09 05 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 03 FF 00 00
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 04 FF 00 00 00
   29 01 00 00 78 00 02 11 00
   29 01 00 00 05 00 02 29 00];

  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-init-delay-us = <5>;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-timings = [6E 3F 36 00 5A 4F 38 41 54 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1E>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
  qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
  qcom,mdss-dsi-bl-pmic-bank-select = <0>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 1>, <1 5>;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 18 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-hx8399a-1080p-video.dtsi" 1
# 13 "dts/dsi-panel-hx8399a-1080p-video.dtsi"
&mdss_mdp {
 dsi_hx8399a_1080p_video: qcom,mdss_dsi_hx8399a_1080p_video {
  qcom,mdss-dsi-panel-name = "hx8399a 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-panel-clockrate = <866400000>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <90>;
  qcom,mdss-dsi-h-back-porch = <60>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <3>;
  qcom,mdss-dsi-v-front-porch = <9>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 04
     B9 FF 83 99
   29 01 00 00 00 00 03
     BA 63 82
   29 01 00 00 00 00 0D
     B1 00 74 31 31
     44 09 22 22 71
     F1 63 6D
   29 01 00 00 00 00 0B
     B2 00 80 00 7F
     05 07 23 4D 02
     02
   29 01 00 00 00 00 29
     B4 00 FF 00 40
     00 3E 00 00 02
     00 00 01 00 10
     01 02 04 31 00
     01 44 00 40 00
     3E 00 00 02 00
     00 01 00 10 01
     02 04 01 00 01
     44
   29 01 00 00 00 00 02 D2 00
   29 01 00 00 00 00 20
     D3 00 01 00 00
     00 30 00 32 10
     05 00 05 00 00
     00 00 00 00 00
     00 00 00 01 07
     07 03 00 00 00
     05 08
   29 01 00 00 00 00 21
     D5 18 18 00 00
     00 00 00 00 19
     19 18 18 00 00
     00 00 00 00 00
     00 03 02 01 00
     21 20 30 30 31
     31 32 32
   29 01 00 00 00 00 21
     D6 18 18 40 40
     40 40 40 40 18
     18 19 19 40 40
     40 40 40 40 40
     40 00 01 02 03
     20 21 30 30 31
     31 32 32
   29 01 00 00 00 00 31
     D8 00 00 00 00
     00 00 00 00 00
     00 00 00 00 00
     00 00 00 00 00
     00 00 00 00 00
     00 00 00 00 00
     00 00 00 00 00
     00 00 00 00 00
     00 C0 00 0A BF
     C0 00 0A BF
   29 01 00 00 00 00 03
     B6 34 34
   29 01 00 00 00 00 02 CC 08
   29 01 00 00 00 00 2B
     E0 01 10 15 2B
     32 3E 22 3C 07
     0C 0F 12 15 13
     14 10 16 0A 17
     06 12 01 10 15
     2B 32 3E 22 3C
     07 0C 0F 12 15
     13 14 10 16 0A
     17 06 12
   29 01 00 00 00 00 04
     BF CF 00 46
   29 01 00 00 00 00 02 36 c0
   29 01 00 00 78 00 02 11 00
   29 01 00 00 0A 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings =
   [f9 3d 34 00 58 4d 36 3f 53 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1e>;
  qcom,mdss-dsi-t-clk-pre = <0x38>;
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-command
   = [06 01 00 01 05 00 02 09 00];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-read-length = <3>;
  qcom,mdss-dsi-panel-status-value = <0xe0 0x73 0x04>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 19 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-nt35597-dsc-wqxga-video.dtsi" 1
# 14 "dts/dsi-panel-nt35597-dsc-wqxga-video.dtsi"
&mdss_mdp {
 dsi_nt35597_dsc_video: qcom,mdss_dsi_nt35597_dsc_wqxga_video {
  qcom,mdss-dsi-panel-name = "NT35597 video mode dsc dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi1>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_2";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1440>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;

  qcom,mdss-dsi-compression = "dsc";
  qcom,mdss-dsc-slice-height = <16>;
  qcom,mdss-dsc-slice-width = <720>;
  qcom,mdss-dsc-slice-per-pkt = <2>;
  qcom,mdss-dsc-bit-per-component = <8>;
  qcom,mdss-dsc-bit-per-pixel = <8>;
  qcom,mdss-dsc-block-prediction-enable;
  qcom,mdss-dsc-ich-reset-value = <0>;
  qcom,mdss-dsc-ich-reset-override = <0>;
  qcom,mdss-dsc-data-path-mode = "1p1d";
  qcom,mdss-dsc-config-by-manufacture-cmd;

  qcom,mdss-dsi-on-command = [15 01 00 00 0a 00 02 ff 10
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 ba 03
   15 01 00 00 0a 00 02 e5 01
   15 01 00 00 0a 00 02 b0 03
   39 01 00 00 0a 00 06 3B 03 08 08 2e 64
   15 01 00 00 0a 00 02 ff 28
   15 01 00 00 0a 00 02 7a 02
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 ff 10
   39 01 00 00 0a 00 11 c1 09 20 00 10 02 00 02 68 01
       bb 00 0a 06 67 04 c5
   39 01 00 00 0a 00 03 c2 10 f0
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 c0 03
   15 01 00 00 0a 00 02 bb 03
   15 01 00 00 0a 00 02 ff e0
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 6b 3d
   15 01 00 00 0a 00 02 6c 3d
   15 01 00 00 0a 00 02 6d 3d
   15 01 00 00 0a 00 02 6e 3d
   15 01 00 00 0a 00 02 6f 3d
   15 01 00 00 0a 00 02 35 02
   15 01 00 00 0a 00 02 36 72
   15 01 00 00 0a 00 02 37 10
   15 01 00 00 0a 00 02 08 c0
   15 01 00 00 0a 00 02 ff 10
   05 01 00 00 a0 00 01 11
   07 01 00 00 a0 00 01 01
   0a 01 00 00 a0 00 80 10 00 00 89 20 08 0a 00 05 a0 00
   10 02 d0 02 d0 02 00 02 68 00 20 01 bb 00 0a 00 0c 06
   67 04 c5 18 00 10 f0 03 0c 20 00 00 0b 0b 33 0e 1c 2a
   38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09
   be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b
   74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00
   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   00 00 00 00 00 00 00 00 00];

  qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 a0 00 01 29];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [a4 24 18 00 4c 50 1c 28
        1c 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x4>;
  qcom,mdss-dsi-t-clk-pre = <0x20>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;
 };
};
# 20 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-nt35597-dsc-wqxga-cmd.dtsi" 1
# 13 "dts/dsi-panel-nt35597-dsc-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_nt35597_dsc_cmd: qcom,mdss_dsi_nt35597_dsc_wqxga_cmd {
  qcom,mdss-dsi-panel-name = "NT35597 cmd mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1440>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-tear-check-sync-cfg-height = <2576>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [a4 24 18 00 4c 50 1c 28
        1c 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x4>;
  qcom,mdss-dsi-t-clk-pre = <0x20>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;

  qcom,mdss-dsi-compression = "dsc";
  qcom,mdss-dsc-slice-height = <16>;
  qcom,mdss-dsc-slice-width = <720>;
  qcom,mdss-dsc-slice-per-pkt = <2>;
  qcom,mdss-dsc-bit-per-component = <8>;
  qcom,mdss-dsc-bit-per-pixel = <8>;
  qcom,mdss-dsc-block-prediction-enable;
  qcom,mdss-dsc-ich-reset-value = <0>;
  qcom,mdss-dsc-ich-reset-override = <0>;
  qcom,mdss-dsc-data-path-mode = "1p1d";
  qcom,mdss-dsc-config-by-manufacture-cmd;

  qcom,mdss-dsi-on-command = [15 01 00 00 0a 00 02 ff 10
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 ba 03
   15 01 00 00 0a 00 02 e5 01
   15 01 00 00 0a 00 02 b0 03
   15 01 00 00 0a 00 02 ff 28
   15 01 00 00 0a 00 02 7a 02
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 ff 10
   39 01 00 00 0a 00 11 c1 09 20 00 10 02 00 02 68 01
       bb 00 0a 06 67 04 c5
   39 01 00 00 0a 00 03 c2 10 f0
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 c0 03
   15 01 00 00 0a 00 02 35 00
   15 01 00 00 0a 00 02 bb 10
   15 01 00 00 0a 00 02 ff e0
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 6b 3d
   15 01 00 00 0a 00 02 6c 3d
   15 01 00 00 0a 00 02 6d 3d
   15 01 00 00 0a 00 02 6e 3d
   15 01 00 00 0a 00 02 6f 3d
   15 01 00 00 0a 00 02 35 02
   15 01 00 00 0a 00 02 36 72
   15 01 00 00 0a 00 02 37 10
   15 01 00 00 0a 00 02 08 c0
   15 01 00 00 0a 00 02 ff 24
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 c6 06
   15 01 00 00 0a 00 02 ff 10
   05 01 00 00 f0 00 01 11
   07 01 00 00 a0 00 01 01
   0a 01 00 00 a0 00 80 10 00 00 89 20 08 0a 00 05 a0
    00 10 02 d0 02 d0 02 00 02 68 00 20 01 bb 00
    0a 00 0c 06 67 04 c5 18 00 10 f0 03 0c 20 00
    00 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79
    7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa
    19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b
    74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00
    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
    00 00 00 00 00 00 00 00 00 00 00 00 00
   05 01 00 00 a0 00 01 29];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];
 };
};
# 21 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-truly-1080p-video.dtsi" 1
# 13 "dts/dsi-panel-truly-1080p-video.dtsi"
&mdss_mdp {
 dsi_truly_1080_vid: qcom,mdss_dsi_truly_1080p_video {
  qcom,mdss-dsi-panel-name = "truly 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a 3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   23 01 00 00 00 00 02 b0 00
   29 01 00 00 00 00 07 b3 14 00 00 00 00 00
   29 01 00 00 00 00 03 b6 3a d3
   29 01 00 00 00 00 03 c0 00 00
   29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02
    58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01
    22 22 00 01
   29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00
   29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06
    00 00 00 00 00 04 00 00 00 0c 06
   29 01 00 00 00 00 29 c6 00 69 00 69 00 69 00 00 00 00 00
    69 00 69 00 69 10 19 07 00 01 00 69 00 69 00 69 00 00 00
    00 00 69 00 69 00 69 10 19 07
   29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0
   23 01 00 00 00 00 02 cc 0b
   29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00
   29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00
    a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33
   29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32
   29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52
    60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77
   29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00
    00 fc 00 00 00 00 00 fc 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 22 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-truly-1080p-cmd.dtsi" 1
# 13 "dts/dsi-panel-truly-1080p-cmd.dtsi"
&mdss_mdp {
 dsi_truly_1080_cmd: qcom,mdss_dsi_truly_1080p_cmd {
  qcom,mdss-dsi-panel-name = "truly 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a 3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 d6 01
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   23 01 00 00 00 00 02 b0 04
   29 01 00 00 00 00 07 b3 04 00 00 00 00 00
   29 01 00 00 00 00 03 b6 3a d3
   29 01 00 00 00 00 03 c0 00 00
   29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02
    58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01
    22 22 00 01
   29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00
   29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06
    00 00 00 00 00 04 00 00 00 0c 06
   29 01 00 00 00 00 29 c6 78 69 00 69 00 69 00 00 00 00 00
    69 00 69 00 69 10 19 07 00 78 00 69 00 69 00 69 00 00 00
    00 00 69 00 69 00 69 10 19 07
   29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0
   23 01 00 00 00 00 02 cc 0b
   29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00
   29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00
    a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33
   29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32
   29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52
    60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77
   29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00
    00 fc 00 00 00 00 00 fc 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,partial-update-enabled;
  qcom,panel-roi-alignment = <2 2 4 2 900 2>;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 23 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-adv7533-1080p-video.dtsi" 1
# 13 "dts/dsi-panel-adv7533-1080p-video.dtsi"
&mdss_mdp {
 dsi_adv7533_1080p: qcom,mdss_dsi_adv7533_1080p {
  label = "adv7533 720p video mode dsi panel";
  qcom,mdss-dsi-panel-name = "dsi_adv7533_1080p";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1920>;
  qcom,mdss-dsi-panel-height = <1080>;
  qcom,mdss-dsi-h-front-porch = <88>;
  qcom,mdss-dsi-h-back-porch = <148>;
  qcom,mdss-dsi-h-pulse-width = <44>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <36>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6c 2a 3a
        2c 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <160>;
  qcom,mdss-pan-physical-height-dimension = <90>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-always-on;
  qcom,dba-panel;
 };
};
# 24 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-adv7533-720p-video.dtsi" 1
# 13 "dts/dsi-panel-adv7533-720p-video.dtsi"
&mdss_mdp {
 dsi_adv7533_720p: qcom,mdss_dsi_adv7533_720p {
  label = "adv7533 720p video mode dsi panel";
  qcom,mdss-dsi-panel-name = "dsi_adv7533_720p";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <720>;
  qcom,mdss-dsi-h-front-porch = <110>;
  qcom,mdss-dsi-h-back-porch = <220>;
  qcom,mdss-dsi-h-pulse-width = <40>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <5>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-panel-timings = [a4 24 18 00 4e 52 1c 28
        1c 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x20>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <160>;
  qcom,mdss-pan-physical-height-dimension = <90>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-always-on;
  qcom,dba-panel;
 };
};
# 25 "dts/msm8976-mdss-panels.dtsi" 2
# 1 "dts/dsi-panel-nt35523-dualmipi-wqxga-video.dtsi" 1
# 13 "dts/dsi-panel-nt35523-dualmipi-wqxga-video.dtsi"
&mdss_mdp {
 dsi_dual_nt35523_video: qcom,mdss_dsi_nt35523_wqxga_video {
  qcom,mdss-dsi-panel-name = "nt35523 video mode dual dsi panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <768>;
  qcom,mdss-dsi-panel-height = <2048>;
  qcom,mdss-dsi-h-front-porch = <90>;
  qcom,mdss-dsi-h-back-porch = <90>;
  qcom,mdss-dsi-h-pulse-width = <24>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <10>;
  qcom,mdss-dsi-v-front-porch = <14>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;

  qcom,mdss-dsi-on-command = [29 01 00 00 78 00 02 11 00
         29 01 00 00 C8 00 02 29 00];
  qcom,mdss-dsi-off-command = [29 01 00 00 78 00 02 28 00
          29 01 00 00 96 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-panel-timings = [BD 2C 1E 00 5A 5E 22 30 25 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x24>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;
 };
};
# 26 "dts/msm8976-mdss-panels.dtsi" 2

&soc {
 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vdd";
   qcom,supply-min-voltage = <2850000>;
   qcom,supply-max-voltage = <2850000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "lab";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@3 {
   reg = <3>;
   qcom,supply-name = "ibb";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-post-on-sleep = <20>;
  };
 };
};
# 340 "dts/msm8976-mdss.dtsi" 2
# 135 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-mdss-pll.dtsi" 1
# 13 "dts/msm8976-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@1a94a00 {
  compatible = "qcom,mdss_dsi_pll_8976";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x1a94a00 0xd4>, <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@1a96a00 {
  compatible = "qcom,mdss_dsi_pll_8976";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0x1a96a00 0xd4>, <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 136 "dts/msm8956.dtsi" 2
# 1 "dts/msm-rdbg.dtsi" 1
# 13 "dts/msm-rdbg.dtsi"
&soc {
 smp2pgpio_rdbg_2_in: qcom,smp2pgpio-rdbg-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_in {
  compatible = "qcom,smp2pgpio_client_rdbg_2_in";
  gpios = <&smp2pgpio_rdbg_2_in 0 0>;
 };

 smp2pgpio_rdbg_2_out: qcom,smp2pgpio-rdbg-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_out {
  compatible = "qcom,smp2pgpio_client_rdbg_2_out";
  gpios = <&smp2pgpio_rdbg_2_out 0 0>;
 };

 smp2pgpio_rdbg_1_in: qcom,smp2pgpio-rdbg-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_in {
  compatible = "qcom,smp2pgpio_client_rdbg_1_in";
  gpios = <&smp2pgpio_rdbg_1_in 0 0>;
 };

 smp2pgpio_rdbg_1_out: qcom,smp2pgpio-rdbg-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_out {
  compatible = "qcom,smp2pgpio_client_rdbg_1_out";
  gpios = <&smp2pgpio_rdbg_1_out 0 0>;
 };
};
# 137 "dts/msm8956.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 arm64-cpu-erp {
  compatible = "arm,arm64-cpu-erp";
  interrupts = <0 275 0>,
        <0 276 0>,
        <0 273 0>,
        <0 274 0>,
        <1 7 0>;
  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq",
      "sbe-irq";
  poll-delay-ms = <5000>;
 };

 qcom,msm-gladiator@b1c0000 {
  compatible = "qcom,msm-gladiator";
  reg = <0x0b1C0000 0x4000>;
  reg-names = "gladiator_base";
  interrupts = <0 22 0>;
 };

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
        <0x0b002000 0x1000>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };
 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8976";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8950_s2_level>;
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8976";
  clocks = <&clock_cpu 0x61a2945f>;
  clock-names = "debug_cpu_clk";
  #clock-cells = <1>;
 };

 clock_gcc_gfx: qcom,gcc-gfx@1800000 {
                compatible = "qcom,gcc-gfx-8976";
                reg = <0x1800000 0x80000>;
                reg-names = "cc_base";
  vdd_gfx-supply = <&gfx_vreg_corner>;
  gpu_handle = <&msm_gpu>;
                qcom,gfxfreq-corner =
   < 0 0 >,
   < 133333333 1 >,
   < 200000000 2 >,
   < 266666667 3 >,
   < 300000000 4 >,
   < 366670000 5 >,
   < 432000000 6 >,
   < 480000000 7 >,
   < 550000000 8 >,
   < 600000000 9 >;
  #clock-cells = <1>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1800000 {
  compatible = "qcom,gcc-mdss-8976";
  reg = <0x1800000 0x80000>;
                reg-names = "cc_base";
  clocks = <&mdss_dsi0_pll 0x5767c287>,
    <&mdss_dsi0_pll 0x44539836>,
    <&mdss_dsi1_pll 0xce233fcf>,
    <&mdss_dsi1_pll 0x73e88d02>;
  clock-names = "pclk0_src", "byte0_src", "pclk1_src",
     "byte1_src";
  #clock-cells = <1>;
 };

 clock_cpu: qcom,cpu-clock-8976@b016000 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "qcom,cpu-clock-8976";
  reg = <0xb114000 0x68>,
   <0xb014000 0x68>,
   <0xb116000 0x40>,
   <0xb016000 0x40>,
   <0xb1d0000 0x40>,
   <0xb111050 0x08>,
   <0xb011050 0x08>,
   <0xb1d1050 0x08>,
   <0x00a412c 0x08>;
  reg-names = "rcgwr-c0-base", "rcgwr-c1-base",
       "c0-pll", "c1-pll", "cci-pll",
       "c0-mux", "c1-mux", "cci-mux",
       "efuse";

  qcom,num-clusters = <2>;
  qcom,lmh-sid-c0 = < 0x30 0x077706db>,
       < 0x34 0x05550249>,
       < 0x38 0x00000111>;
  qcom,link-sid-c0 = < 0x40 0x000fc987>;
  qcom,dfs-sid-c0 = < 0x10 0xfefebff7>,
       < 0x14 0xfdff7fef>,
       < 0x18 0xfbffdefb>,
       < 0x1c 0xb69b5555>,
       < 0x20 0x24929249>,
       < 0x24 0x49241112>,
       < 0x28 0x11112111>,
       < 0x2c 0x00008102>;
  qcom,lmh-sid-c1 = < 0x30 0x077706db>,
       < 0x34 0x05550249>,
       < 0x38 0x00000111>;
  qcom,link-sid-c1 = < 0x40 0x000fc987>;
  qcom,dfs-sid-c1 = < 0x10 0xfefebff7>,
       < 0x14 0xfdff7fef>,
       < 0x18 0xfbffdefb>,
       < 0x1c 0xb69b5555>,
       < 0x20 0x24929249>,
       < 0x24 0x49241112>,
       < 0x28 0x11112111>,
       < 0x2c 0x00008102>;

  vdd_mx_hf-supply = <&pm8950_s6_level_ao>;
  vdd_hf_pll-supply = <&pm8950_l7_ao>;
  vdd_mx_sr-supply = <&pm8950_s6_level_ao>;
  vdd_a72-supply = <&apc1_vreg_corner>;
  vdd_a53-supply = <&apc0_vreg_corner>;
  vdd_cci-supply = <&apc0_vreg_corner>;
  clocks = <&clock_gcc 0x2fdd2c7c>,
    <&clock_gcc 0x10525d57>,
    <&clock_gcc 0x6b2fb034>;
  clock-names = "xo_a", "aux_clk_2", "aux_clk_3";
  qcom,speed0-bin-v0-c0 =
   < 0 0>,
   < 400000000 1>,
   < 691200000 2>,
   < 806400000 3>,
   < 1017600000 4>,
   < 1190400000 5>,
   < 1305600000 6>,
   < 1382400000 7>,
   < 1401600000 8>;
  qcom,speed0-bin-v0-c1 =
   < 0 0>,
   < 400000000 1>,
   < 883200000 2>,
   < 1190400000 3>,
   < 1382400000 4>,
   < 1612800000 5>,
   < 1747200000 6>;
  qcom,speed0-bin-v0-cci =
   < 0 0>,
   < 307200000 1>,
   < 403200000 3>,
   < 441600000 4>,
   < 556800000 5>,
   < 614400000 6>;
  qcom,speed1-bin-v0-c0 =
   < 0 0>,
   < 400000000 1>,
   < 691200000 2>,
   < 806400000 3>,
   < 1017600000 4>,
   < 1190400000 5>,
   < 1305600000 6>,
   < 1382400000 7>,
   < 1401600000 8>,
   < 1440000000 9>;
  qcom,speed1-bin-v0-c1 =
   < 0 0>,
   < 400000000 1>,
   < 883200000 2>,
   < 1190400000 3>,
   < 1382400000 4>,
   < 1612800000 5>,
   < 1747200000 6>,
   < 1804800000 7>;
  qcom,speed1-bin-v0-cci =
   < 0 0>,
   < 307200000 1>,
   < 403200000 3>,
   < 441600000 4>,
   < 556800000 5>,
   < 614400000 6>;
  #clock-cells = <1>;
  ranges;
  qcom,spm@0 {
   compatible = "qcom,cpu-spm-8976";
   reg = <0x0b111200 0x100>,
         <0x0b011200 0x100>,
         <0x0b1d4000 0x100>;
   reg-names = "spm_c0_base", "spm_c1_base",
         "spm_cci_base";
  };
 };

 cci_cache: qcom,cci {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpu 0x96854074>;
  governor = "cpufreq";
  freq-tbl-khz =
   < 307200 >,
   < 403200 >,
   < 441600 >,
   < 556800 >,
   < 614400 >;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 805 >,
   < 1244 >,
   < 1611 >,
   < 2929 >,
   < 4101 >,
   < 5126 >,
   < 5712 >,
   < 6152 >,
   < 7104 >;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 805 >,
   < 1244 >,
   < 1611 >,
   < 2929 >,
   < 4101 >,
   < 5126 >,
   < 5712 >,
   < 6152 >,
   < 7104 >;
 };

 qcom,cpu-bwmon@408000 {
  compatible = "qcom,bimc-bwmon2";
  reg = <0x408000 0x300>, <0x401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
   target-dev = <&cpubw>;
   cpu-to-dev-map-0 =
    < 691200 805 >,
    < 806400 4101 >,
    < 1017600 5712 >,
    < 1190400 6152 >,
    < 1440000 7104 >;
   cpu-to-dev-map-4 =
    < 883200 805 >,
    < 1190400 4101 >,
    < 1382400 5712 >,
    < 1612800 6152 >,
    < 1804800 7104 >;
  };

  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map-0 =
    < 691200 2929 >,
    < 1017600 2929 >,
    < 1440000 4101 >;
   cpu-to-dev-map-4 =
    < 883200 2929 >,
    < 1382400 2929 >,
    < 1747200 4101 >;
  };

  cci-cpufreq {
   target-dev = <&cci_cache>;
   cpu-to-dev-map-0 =
    < 691200 307200 >,
    < 806400 403200 >,
    < 1017600 441600 >,
    < 1190400 556800 >,
    < 1440000 614400 >;
   cpu-to-dev-map-4 =
    < 883200 307200 >,
    < 1190400 403200 >,
    < 1382400 441600 >,
    < 1612800 556800 >,
    < 1804800 614400 >;
  };
 };

 qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
         "cpu3_clk", "cpu4_clk", "cpu5_clk";
  clocks = <&clock_cpu 0x96854074>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x57f8e534>,
    <&clock_cpu 0x57f8e534>;
  qcom,governor-per-policy;
  qcom,cpufreq-table-0 =
   < 400000 >,
   < 691200 >,
   < 806400 >,
   < 1017600 >,
   < 1190400 >,
   < 1305600 >,
   < 1382400 >,
   < 1401600 >,
   < 1440000 >;
  qcom,cpufreq-table-4 =
   < 400000 >,
   < 883200 >,
   < 940800 >,
   < 998400 >,
   < 1056000 >,
   < 1113600 >,
   < 1190400 >,
   < 1248000 >,
   < 1305600 >,
   < 1382400 >,
   < 1612800 >,
   < 1747200 >,
   < 1804800 >;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xff08>,
        <1 3 0xff08>,
        <1 4 0xff08>,
        <1 1 0xff08>;
  clock-frequency = <19200000>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
   <0x193d100 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 timer@b120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb120000 0x1000>;
  clock-frequency = <19200000>;

  frame@b121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb121000 0x1000>,
         <0xb122000 0x1000>;
  };

  frame@b123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb123000 0x1000>;
   status = "disabled";
  };

  frame@b124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb124000 0x1000>;
   status = "disabled";
  };

  frame@b125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb125000 0x1000>;
   status = "disabled";
  };

  frame@b126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb126000 0x1000>;
   status = "disabled";
  };

  frame@b127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb127000 0x1000>;
   status = "disabled";
  };

  frame@b128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb128000 0x1000>;
   status = "disabled";
  };
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,pipe-attr-ee;
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8976-tsens";
  reg = <0x4a8000 0x2000>,
        <0xa4000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  qcom,sensors = <11>;
  qcom,slope = <3313 3275 3320 3246 3279 3257 3234 3269 3255 3239 3286>;
  qcom,sensor-id = <0 1 2 3 4 5 6 7 8 9 10>;
  qcom,tsens_base_info = <2 8>;
  qcom,tsens_base_mask = <0 0x218 0xff 0 8>,
           <1 0x220 0xff 0 8>;
  qcom,tsens_calib_mask = <0 0x228 0x3 0 3>;
  qcom,tsens_sensor_point_bit_size = <6>;
  qcom,tsens_sensor_point1_total_masks = <12>;
  qcom,tsens_sensor_point1 = <0 0x218 0x00003f00 0x8 6>,
        <1 0x218 0x03f00000 0x14 6>,
        <2 0x21c 0x0000003f 0x0 6>,
        <3 0x21c 0x0003f000 0xc 6>,
        <4 0x220 0x00003f00 0x8 6>,
        <5 0x220 0x03f00000 0x14 6>,
        <6 0x224 0x0000003f 0x0 6>,
        <7 0x224 0x0003f000 0xc 6>,
        <8 0x228 0x000001f8 0x3 6>,
        <9 0x228 0x001f8000 0xf 6>,
        <10 0x228 0xf8000000 0x1b 5>,
        <10 0x22c 0x00000001 0x0 1>;
  qcom,tsens_sensor_point2_total_masks = <11>;
  qcom,tsens_sensor_point2 = <0 0x218 0x000fc000 0xe 6>,
        <1 0x218 0xfc000000 0x1a 6>,
        <2 0x21c 0x00000fc0 0x6 6>,
        <3 0x21c 0x00fc0000 0x12 6>,
        <4 0x220 0x000fc000 0xe 6>,
        <5 0x220 0xfc000000 0x1a 6>,
        <6 0x224 0x00000fc0 0x6 6>,
        <7 0x224 0x00fc0000 0x12 6>,
        <8 0x228 0x00007e00 0x9 6>,
        <9 0x228 0x07e00000 0x15 6>,
        <10 0x22c 0x0000007e 0x1 6>;
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information-0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
  };

  sensor_information1: qcom,sensor-information-1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
  };

  sensor_information2: qcom,sensor-information-2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
   qcom,alias-name = "pop_mem";
  };

  sensor_information3: qcom,sensor-information-3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
  };

  sensor_information4: qcom,sensor-information-4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
  };

  sensor_information5: qcom,sensor-information-5 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor5";
  };

  sensor_information6: qcom,sensor-information-6 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor6";
  };

  sensor_information7: qcom,sensor-information-7 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor7";
  };

  sensor_information8: qcom,sensor-information-8 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor8";
   qcom,alias-name = "L2_cache_1";
  };

  sensor_information9: qcom,sensor-information-9 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor9";
  };

  sensor_information10: qcom,sensor-information-10 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor10";
   qcom,alias-name = "gpu";
  };

  sensor_information11: qcom,sensor-information-11 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };

  sensor_information12: qcom,sensor-information-12 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm1";
  };

  sensor_information13: qcom,sensor-information-13 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm";
  };

  sensor_information14: qcom,sensor-information-14 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm_buf";
  };

  sensor_information15: qcom,sensor-information-15 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "case_therm";
  };

  sensor_information16: qcom,sensor-information-16 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8950_tz";
   qcom,scaling-factor = <1000>;
  };

  sensor_information17: qcom,sensor-information-17 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "LLM_IA72";
  };

  sensor_information18: qcom,sensor-information-18 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8004_tz";
   qcom,scaling-factor = <1000>;
  };
 };

 mitigation_profile0: qcom,limit_info-0 {
  qcom,temperature-sensor = <&sensor_information9>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile1: qcom,limit_info-1 {
  qcom,temperature-sensor = <&sensor_information4>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile2: qcom,limit_info-2 {
  qcom,temperature-sensor = <&sensor_information5>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile3: qcom,limit_info-3 {
  qcom,temperature-sensor = <&sensor_information6>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile4: qcom,limit_info-4 {
  qcom,temperature-sensor = <&sensor_information7>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <9>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,mitigation-profile-enable;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <25>;
  qcom,freq-mitigation-temp = <105>;
  qcom,freq-mitigation-temp-hysteresis = <20>;
  qcom,freq-mitigation-value = <400000>;
  qcom,therm-reset-temp = <115>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <0 1>;
  qcom,synchronous-cluster-map = <0 4 &CPU0 &CPU1 &CPU2 &CPU3>,
      <1 4 &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,disable-cx-phase-ctrl;
  qcom,disable-gfx-phase-ctrl;
  qcom,disable-psm;
  qcom,disable-ocr;
  qcom,mx-restriction-temp = <15>;
  qcom,mx-restriction-temp-hysteresis = <2>;
  qcom,mx-retention-min = <384>;
  vdd-mx-supply = <&pm8950_s6_floor_level>;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8950_s2_floor_level>;
  vdd-gfx-supply = <&gfx_vreg_corner>;

  qcom,vdd-dig-rstr {
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <256
     384
     384>;
   qcom,min-level = <16>;
  };

  qcom,vdd-gfx-rstr {
   qcom,vdd-rstr-reg = "vdd-gfx";
   qcom,levels = <6 9 9>;
   qcom,min-level = <1>;
  };

  msm_thermal_freq: qcom,vdd-apps-rstr {
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <1017600>;
   qcom,freq-req;
  };
 };

 qcom,bcl {
  compatible = "qcom,bcl";
  qcom,bcl-enable;
  qcom,bcl-framework-interface;
  qcom,bcl-freq-control-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,bcl-hotplug-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,bcl-soc-hotplug-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,ibat-monitor {
   qcom,high-threshold-uamp = <4200000>;
   qcom,low-threshold-uamp = <3400000>;
   qcom,mitigation-freq-khz = <1382400>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3200000>;
   qcom,soc-low-threshold = <10>;
   qcom,thermal-handle = <&msm_thermal_freq>;
  };
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0>;
   qcom,client-id = <1>;
   label = "modem";
  };
 };

 qcom,lmh@b1db000 {
  compatible = "qcom,lmh";
  interrupts = <0 264 4>;
  reg = <0xb1db000 0x4>;
  qcom,lmh-trim-err-offset = <18>;
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x00200000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 sdcc1_ice: sdcc1ice@7803000 {
  compatible = "qcom,ice";
  reg = <0x7803000 0x8000>;
  interrupt-names = "sdcc_ice_nonsec_level_irq", "sdcc_ice_sec_level_irq";
  interrupts = <0 312 0>, <0 313 0>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 0xfd6a4301>,
    <&clock_gcc 0x0fd5680a>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x691e0caa>;
  qcom,op-freq-hz = <200000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <78 512 0 0>,
   <78 512 1000 0>;
  qcom,bus-vector-names = "MIN", "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@7824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7824900 0x500>, <0x7824000 0x800>, <0x7824e00 0x200>;
  reg-names = "hc_mem", "core_mem", "cmdq_mem";

  sdhc-msm-crypto = <&sdcc1_ice>;
  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;

  qcom,cpu-dma-latency-us = <60 340 900>;
  qcom,cpu-affinity = "affine_cores";
  qcom,cpu-affinity-mask = <0x0f>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1046 3200>,
   <78 512 52286 160000>,
   <78 512 65360 200000>,
   <78 512 130718 400000>,
   <78 512 130718 400000>,
   <78 512 261438 800000>,
   <78 512 261438 800000>,
   <78 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 400000000 4294967295>;

  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x0fd5680a>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000
      177777778 342850000>;
  qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

  qcom,ice-clk-rates = <200000000 100000000>;
  qcom,scaling-lower-bus-speed-mode = "DDR52";

  status = "disabled";
 };

 sdhc_2: sdhci@7864900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7864900 0x11c>, <0x7864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;

  qcom,cpu-dma-latency-us = <701>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
   <81 512 1046 3200>,
   <81 512 52286 160000>,
   <81 512 65360 200000>,
   <81 512 130718 400000>,
   <81 512 261438 800000>,
   <81 512 261438 800000>,
   <81 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;

  status = "disabled";
 };

 sdhc_3: sdhci@7a24900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7a24900 0x11c>, <0x7a24000 0x800>;
  reg-names = "hc_mem", "core_mem";

  qcom,bus-width = <4>;
  gpios = <&msm_gpio 44 0>,
   <&msm_gpio 43 0>,
   <&msm_gpio 42 0>,
   <&msm_gpio 41 0>,
   <&msm_gpio 40 0>,
   <&msm_gpio 39 0>;
  qcom,gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";

  qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
        200000000>;
  qcom,cpu-dma-latency-us = <60>;
  qcom,cpu-affinity = "affine_cores";
  qcom,cpu-affinity-mask = <0x0f>;

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x565b2c03>,
   <&clock_gcc 0x0b27aeac>;

  qcom,core_3_0v_support;
  qcom,nonremovable;
  qcom,msm-bus,name = "sdhc3";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <79 512 0 0>,
   <79 512 1600 3200>,
   <79 512 80000 160000>,
   <79 512 100000 200000>,
   <79 512 200000 400000>,
   <79 512 400000 800000>,
   <79 512 800000 800000>,
   <79 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  #address-cells = <0>;
  interrupt-parent = <&sdhc_3>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 295 0
   1 &intc 0 297 0
   2 &msm_gpio 45 0x4>;
  interrupt-names = "hc_irq", "pwr_irq", "sdiowakeup_irq";

  qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50",
      "SDR104";
  status = "disabled";
 };

 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  status = "disabled";
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xf8a61c96>,
         <&clock_gcc 0x8caa5b4f>;
 };

 blsp1_uart0: uart@78af000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x78af000 0x200>,
   <0x7884000 0x1f000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart0>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 107 0
    1 &intc 0 238 0
    2 &msm_gpio 1 0>;

  qcom,tx-gpio = <&msm_gpio 0 0>;
  qcom,rx-gpio = <&msm_gpio 1 0>;
  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xc7c62f90>,
    <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&hsuart_sleep>;
  pinctrl-1 = <&hsuart_active>;
  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,msm-bus,name = "blsp1_uart0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
     <86 512 0 0>,
     <86 512 500 800>;
  status = "disabled";
 };

 dma_blsp1: qcom,sps-dma@7884000 {
                #dma-cells = <4>;
                compatible = "qcom,sps-dma";
                reg = <0x7884000 0x1f000>;
                interrupts = <0 238 0>;
                qcom,summing-threshold = <10>;
        };

        dma_blsp2: qcom,sps-dma@7ac4000 {
                #dma-cells = <4>;
                compatible = "qcom,sps-dma";
                reg = <0x7ac4000 0x1f000>;
                interrupts = <0 239 0>;
                qcom,summing-threshold = <10>;
        };

 i2c_2: i2c@78b6000 {
                compatible = "qcom,i2c-msm-v2";
                #address-cells = <1>;
                #size-cells = <0>;
                reg-names = "qup_phys_addr";
                reg = <0x78b6000 0x1000>;
                interrupt-names = "qup_irq";
                interrupts = <0 96 0>;
                qcom,clk-freq-out = <400000>;
                qcom,clk-freq-in = <19200000>;
                clock-names = "iface_clk", "core_clk";
                clocks = <&clock_gcc 0x8caa5b4f>,
                         <&clock_gcc 0x1076f220>;
                pinctrl-names = "i2c_active", "i2c_sleep";
                pinctrl-0 = <&i2c_2_active>;
                pinctrl-1 = <&i2c_2_sleep>;
                qcom,noise-rjct-scl = <0>;
                qcom,noise-rjct-sda = <0>;
                qcom,master-id = <86>;
                dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
                        <&dma_blsp1 7 32 0x20000020 0x20>;
                dma-names = "tx", "rx";
        };

 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b8000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xd7f40f6f>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
   <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };

 i2c_6: i2c@7af6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x7af6000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 300 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x1bf9a57e>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <84>;
  dmas = <&dma_blsp2 6 64 0x20000020 0x20>,
   <&dma_blsp2 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };

 i2c_8: i2c@7af8000 {
                compatible = "qcom,i2c-msm-v2";
                #address-cells = <1>;
                #size-cells = <0>;
                reg-names = "qup_phys_addr";
                reg = <0x7af8000 0x600>;
                interrupt-names = "qup_irq";
                interrupts = <0 302 0>;
                qcom,clk-freq-out = <400000>;
                qcom,clk-freq-in = <19200000>;
                clock-names = "iface_clk", "core_clk";
                clocks = <&clock_gcc 0x8f283c1d>,
                        <&clock_gcc 0xbd22539d>;
                pinctrl-names = "i2c_active", "i2c_sleep";
                pinctrl-0 = <&i2c_8_active>;
                pinctrl-1 = <&i2c_8_sleep>;
                qcom,noise-rjct-scl = <0>;
                qcom,noise-rjct-sda = <0>;
                qcom,master-id = <84>;
                dmas = <&dma_blsp2 10 64 0x20000020 0x20>,
                        <&dma_blsp2 11 32 0x20000020 0x20>;
                dma-names = "tx", "rx";
        };


 usb_otg: usb@78db000 {
  compatible = "qcom,hsusb-otg";
  reg = <0x78db000 0x400>, <0x6c000 0x200>;
  reg-names = "core", "phy_csr";

  interrupts = <0 134 0>, <0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  hsusb_vdd_dig-supply = <&pm8950_s6_level>;
  HSUSB_1p8-supply = <&pm8950_l7>;
  HSUSB_3p3-supply = <&pm8950_l13>;
  vbus_otg-supply = <&smbcharger_charger_otg>;
  qcom,vdd-voltage-level = <0
     256
     512>;

  qcom,hsusb-otg-phy-init-seq =
   <0x73 0x80 0x38 0x81 0x1b 0x82 0xffffffff>;
  qcom,hsusb-otg-phy-type = <3>;
  qcom,hsusb-otg-mode = <3>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,dp-manual-pullup;
  qcom,hsusb-otg-mpm-dpsehv-int = <49>;
  qcom,hsusb-otg-mpm-dmsehv-int = <58>;
  qcom,boost-sysclk-with-streaming;
  qcom,axi-prefetch-enable;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 60000 0>,
    <87 512 6000 6000>;

  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_gcc 0x9bd2b2bf>,
    <&clock_gcc 0x29f9d73d>,
    <&clock_gcc 0x57adc448>,
    <&clock_gcc 0x996884d5>,
    <&clock_gcc 0x0047179d>,
    <&clock_gcc 0xe13808fd>,
    <&clock_gcc 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "bimc_clk", "snoc_clk", "pcnoc_clk",
    "phy_reset_clk", "phy_por_clk", "phy_csr_clk",
    "xo";
  qcom,bus-clk-rate = <320000000 200000000 100000000>;
  qcom,max-nominal-sysclk-rate = <133330000>;
 };

 android_usb: android_usb@086000c8 {
  compatible = "qcom,android-usb";
  reg = <0x086000c8 0xc8>;
  qcom,pm-qos-latency = <2 1001 12701>;
 };

 slim_msm: slim@c140000{
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xc140000 0x2c000>,
   <0xc104000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 180 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x600000>;
  qcom,ea-pc = <0x170>;
 };

 qcom,usbbam@78c4000 {
  compatible = "qcom,usb-bam-msm";
  reg = <0x78c4000 0x17000>;
  reg-names = "hsusb";
  interrupts = <0 135 0>;
  interrupt-names = "hsusb";
  qcom,usb-bam-num-pipes = <16>;
  qcom,usb-bam-fifo-baseaddr = <0x08606000>;
  qcom,ignore-core-reset-ack;
  qcom,disable-clk-gating;
  qcom,usb-bam-max-mbps-highspeed = <400>;
  qcom,enable-hsusb-bam-on-boot;

  qcom,pipe0 {
   label = "hsusb-ipa-out-0";
   qcom,usb-bam-mem-type = <2>;
   qcom,bam-type = <1>;
   qcom,dir = <0>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <2>;
   qcom,src-bam-physical-address = <0x78c4000>;
   qcom,src-bam-pipe-index = <1>;
   qcom,data-fifo-size = <0x8000>;
   qcom,descriptor-fifo-size = <0x2000>;
   qcom,reset-bam-on-disconnect;
  };

  qcom,pipe1 {
   label = "hsusb-ipa-in-0";
   qcom,usb-bam-mem-type = <2>;
   qcom,bam-type = <1>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <2>;
   qcom,dst-bam-physical-address = <0x78c4000>;
   qcom,dst-bam-pipe-index = <0>;
   qcom,data-fifo-size = <0x8000>;
   qcom,descriptor-fifo-size = <0x2000>;
   qcom,reset-bam-on-disconnect;
  };

  qcom,pipe2 {
   label = "hsusb-qdss-in-0";
   qcom,usb-bam-mem-type = <3>;
   qcom,bam-type = <1>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <1>;
   qcom,src-bam-physical-address = <0x6084000>;
   qcom,src-bam-pipe-index = <0>;
   qcom,dst-bam-physical-address = <0x78c4000>;
   qcom,dst-bam-pipe-index = <2>;
   qcom,data-fifo-offset = <0x0>;
   qcom,data-fifo-size = <0xe00>;
   qcom,descriptor-fifo-offset = <0xe00>;
   qcom,descriptor-fifo-size = <0x200>;
   qcom,reset-bam-on-disconnect;
  };


  qcom,pipe3 {
   label = "hsusb-dpl-ipa-in-1";
   qcom,usb-bam-mem-type = <2>;
   qcom,bam-type = <1>;
   qcom,dir = <1>;
   qcom,pipe-num = <1>;
   qcom,peer-bam = <2>;
   qcom,dst-bam-physical-address = <0x78c4000>;
   qcom,dst-bam-pipe-index = <3>;
   qcom,data-fifo-size = <0x8000>;
   qcom,descriptor-fifo-size = <0x2000>;
   qcom,reset-bam-on-disconnect;
  };
 };

        ipa_hw: qcom,ipa@07900000 {
                compatible = "qcom,ipa";
                reg = <0x07900000 0x4effc>, <0x07904000 0x26934>;
                reg-names = "ipa-base", "bam-base";
                interrupts = <0 228 0>,
                             <0 230 0>;
                interrupt-names = "ipa-irq", "bam-irq";
                qcom,ipa-hw-ver = <6>;
                qcom,ipa-hw-mode = <0>;
                clock-names = "core_clk";
                clocks = <&clock_gcc 0xfa685cda>;
                qcom,ee = <0>;
                qcom,msm-bus,name = "ipa";
                qcom,msm-bus,num-cases = <3>;
                qcom,msm-bus,num-paths = <1>;
                qcom,msm-bus,vectors-KBps =
                <90 512 0 0>,
                <90 512 100000 800000>,
                <90 512 100000 1200000>;
                qcom,bus-vector-names = "MIN", "SVS", "PERF";
        };

        qcom,rmnet-ipa {
                compatible = "qcom,rmnet-ipa";
                qcom,rmnet-ipa-ssr;
                qcom,ipa-loaduC;
        };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0x0b011008 0x4>,
   <0x60000 0x8000>,
   <0x193D000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 289 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 290 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };
 };

 qcom_rng: qrng@22000 {
  compatible = "qcom,msm-rng";
  reg = <0x22000 0x140>;
  qcom,msm-rng-iface-clk;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
 };

 qcom_tzlog: tz-log@08600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x2000>;
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_seecom: qseecom@85e00000 {
  compatible = "qcom,qseecom";
  reg = <0x85e00000 0x500000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,appsbl-qseecom-support;
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 0 0>,
   <55 512 120000 1200000>,
   <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "adsp";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "adsp";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 qcom,wcnss-wlan@0a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
        <0xb011008 0x04>,
        <0x0a21b000 0x3000>,
        <0x03204000 0x00000100>,
        <0x03200800 0x00000200>,
        <0x0a100400 0x00000200>,
        <0x0a205050 0x00000200>,
        <0x0a219000 0x00000020>,
        <0x0a080488 0x00000008>,
        <0x0a080fb0 0x00000008>,
        <0x0a08040c 0x00000008>,
        <0x0a0120a8 0x00000008>,
        <0x0a012448 0x00000008>,
        <0x0a080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8950_s6_level_ao>;
  qcom,pronto-vddcx-supply = <&pm8950_s2_level>;
  qcom,pronto-vddpx-supply = <&pm8950_l5>;
  qcom,iris-vddxo-supply = <&pm8950_l7>;
  qcom,iris-vddrfa-supply = <&pm8950_l19>;
  qcom,iris-vddpa-supply = <&pm8950_l9>;
  qcom,iris-vdddig-supply = <&pm8950_l5>;

  qcom,iris-vddxo-voltage-level = <1800000 0 1800000>;
  qcom,iris-vddrfa-voltage-level = <1300000 0 1300000>;
  qcom,iris-vddpa-voltage-level = <3300000 0 3300000>;
  qcom,iris-vdddig-voltage-level = <1800000 0 1800000>;

  qcom,vddmx-voltage-level = <384
     0
     512>;
  qcom,vddcx-voltage-level = <256
     0
     384>;
  qcom,vddpx-voltage-level = <1800000 0 1800000>;

  qcom,iris-vddxo-current = <10000>;
  qcom,iris-vddrfa-current = <100000>;
  qcom,iris-vddpa-current = <515000>;
  qcom,iris-vdddig-current = <10000>;

  qcom,pronto-vddmx-current = <0>;
  qcom,pronto-vddcx-current = <0>;
  qcom,pronto-vddpx-current = <0>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
    "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&msm_gpio 40 0>, <&msm_gpio 41 0>, <&msm_gpio 42 0>,
   <&msm_gpio 43 0>, <&msm_gpio 44 0>;

  clocks = <&clock_gcc 0x0116b76f>,
    <&clock_gcc 0x24a30992>,
    <&clock_debug 0x8121ac15>,
    <&clock_gcc 0x709f430b>;

  clock-names = "xo", "rf_clk", "measure", "wcnss_debug";

  qcom,has-autodetect-xo;
  qcom,is-pronto-v3;
  qcom,has-pronto-hw;
 };

 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>,
   <0x000a4120 0x4>;
  reg-names = "vidc", "efuse";
  interrupts = <0 44 0>;
  vdd-cx-supply = <&pm8950_s2_level_ao>;
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  qcom,hfi = "venus";
  qcom,firmware-name = "venus-v1";

  clocks =
   <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x83a7f549>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>;

  clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,reset-clock-control;
  qcom,regulator-scaling;
  qcom,max-hw-load = <1011840>;
  qcom,dcvs-min-load = <734400>;
  qcom,dcvs-min-mbperframe = <32400>;

  qcom,load-freq-tbl =
   <979200 466000000 0x55555555>,
   <979200 400000000 0xffffffff>,
   <734400 360000000 0xffffffff>,
   <734400 400000000 0x55555555>,
   <489600 228570000 0xffffffff>,
   <489600 466000000 0x55555555>,
   <432000 228570000 0xffffffff>,
   <432000 400000000 0x55555555>,
   <244800 133333333 0xffffffff>,
   <244800 228570000 0x55555555>,
   <216000 100000000 0xffffffff>,
   <216000 228570000 0x55555555>,
   <108000 80000000 0xffffffff>,
   <108000 100000000 0x55555555>,
   <36000 72727200 0xffffffff>,
   <36000 80000000 0x55555555>;

  qcom,qdss-presets =
   <0x6025000 0x1000>,
   <0x6026000 0x1000>,
   <0x6021000 0x1000>,
   <0x6002000 0x1000>,
   <0x9180000 0x1000>,
   <0x9181000 0x1000>;

  qcom,reg-presets =
   <0xE0020 0x05555556>,
   <0xE0024 0x05555556>,
   <0x80124 0x00000003>;

  qcom,clock-voltage-tbl =
   <72727200 128>,
   <80000000 128>,
   <100000000 128>,
   <133333333 128>,
   <228570000 128>,
   <310667000 192>,
   <360000000 256>,
   <400000000 320>,
   <466000000 384>;

  qcom,vp9d-clock-voltage-tbl =
   <72727200 128>,
   <80000000 128>,
   <100000000 128>,
   <133333333 128>,
   <228570000 192>,
   <310667000 256>,
   <360000000 320>,
   <400000000 384>;

  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
       <0x800>;
   };

   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
    qcom,vidc-partition-buffer-types = <0x241>;
   };

   qcom,domain-sec-px {
    qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
    qcom,vidc-partition-buffer-types = <0x106>;
   };

   qcom,domain-sec-np {
    qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
    qcom,vidc-partition-buffer-types = <0x480>;
   };
  };

  qcom,msm-bus-clients {
   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-ddr";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 342000 0>,
     <63 512 342000 0>,
     <63 512 342000 0>,
     <63 512 677000 0>,
     <63 512 775000 0>,
     <63 512 1530000 0>,
     <63 512 1562000 0>,
     <63 512 1669000 0>,
     <63 512 1964000 0>;
    qcom,bus-configs = <0x55555555>;
   };

   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-ddr";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 252000 0>,
     <63 512 252000 0>,
     <63 512 252000 0>,
     <63 512 496000 0>,
     <63 512 574000 0>,
     <63 512 1148000 0>,
     <63 512 1967000 0>,
     <63 512 2458000 0>,
     <63 512 2458000 0>;
    qcom,bus-configs = <0xffffffff>;
   };

   qcom,msm-bus-client@2 {
    qcom,msm-bus,name = "venc-ddr-lowlatency";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 450000 0>,
     <63 512 450000 0>,
     <63 512 508000 0>,
     <63 512 1010000 0>,
     <63 512 1149000 0>,
     <63 512 2276000 0>,
     <63 512 2159000 0>,
     <63 512 2306000 0>,
     <63 512 2688000 0>;
    qcom,bus-configs = <0x55555555>;
    qcom,bus-low-latency;
   };

   qcom,msm-bus-client@3 {
    qcom,msm-bus,name = "venus-arm9-ddr";
    qcom,msm-bus,num-cases = <2>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 1000 1000>;
    qcom,bus-configs = <0x00000000>;
    qcom,bus-passive;
   };
  };
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "core_clk", "iface_clk", "bus_clk",
    "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";

  qcom,proxy-clock-names = "core_clk", "iface_clk",
      "bus_clk", "scm_core_clk",
      "scm_iface_clk", "scm_bus_clk",
      "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;
  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  linux,contiguous-region = <&venus_mem>;
 };

 qcom,lpass@c200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xc200000 0x00100>;
  interrupts = <0 293 1>;

  vdd_cx-supply = <&pm8950_s2_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <7 100000>;

  clocks = <&clock_gcc 0xb72aa4c9>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;
  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  linux,contiguous-region = <&reloc_mem>;
 };

        spmi_bus: qcom,spmi@200f000 {
                compatible = "qcom,spmi-pmic-arb";
                reg = <0x200f000 0x1000>,
                        <0x2400000 0x800000>,
                        <0x2c00000 0x800000>,
                        <0x3800000 0x200000>,
                        <0x200a000 0x2100>;
                reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
                interrupts = <0 190 0>;
                qcom,pmic-arb-channel = <0>;
                qcom,pmic-arb-max-peripherals = <256>;
                qcom,pmic-arb-max-periph-interrupts = <224>;
                qcom,pmic-arb-ee = <0>;
                #interrupt-cells = <3>;
                interrupt-controller;
                #address-cells = <1>;
                #size-cells = <0>;
                cell-index = <0>;
 };

 spi_0: spi@0x78B5000 {
  compatible = "qcom,spi-qup-v2";
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x78B5000 0x600>,
        <0x7884000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 95 0>, <0 238 0>;
  spi-max-frequency = <19200000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi0_default &spi0_cs0_active>;
  pinctrl-1 = <&spi0_sleep &spi0_cs0_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x759a76b0>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <4>;
  qcom,bam-producer-pipe-index = <5>;
  qcom,master-id = <86>;
 };

 qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8950_l7>;
  proxy-reg-names = "vdd_pronto_pll";
  vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_gcc 0x89dae6d0>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src = <80000000>;

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,sysmon-id = <6>;
  qcom,ssctl-instance-id = <0x13>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  linux,contiguous-region = <&reloc_mem>;
 };

 dcc: dcc@b3000 {
  compatible = "qcom,dcc";
  reg = <0xb3000 0x1000>,
        <0xb4000 0x2000>;
  reg-names = "dcc-base", "dcc-ram-base";

  clocks = <&clock_gcc 0xd1000c50>;
  clock-names = "dcc_clk";

  qcom,save-reg;
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x04080000 0x100>,
        <0x0194f000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>,
        <0x04020000 0x040>,
        <0x01871000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
     "rmb_base", "restart_reg";

  interrupts = <0 24 1>;
  vdd_mss-supply = <&pm8950_s1>;
  vdd_cx-supply = <&pm8950_s2_level>;
  vdd_cx-voltage = <384>;
  vdd_mx-supply = <&pm8950_s6_level>;
  vdd_mx-uV = <384>;
  vdd_pll-supply = <&pm8950_l7>;
  qcom,vdd_pll = <1800000>;

  clocks = <&clock_gcc 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,pas-id = <5>;
  qcom,pil-mss-memsetup;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,qdsp6v56-1-8;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  linux,contiguous-region = <&modem_mem>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 7 0xff00>;
 };

 ext_codec: sound-9335 {
  compatible = "qcom,msm8952-audio-slim-codec";
  qcom,model = "msm8976-tasha-snd-card";

  reg = <0xc051000 0x4>,
      <0xc051004 0x4>,
      <0xc055000 0x4>,
      <0xc056000 0x4>,
      <0xc052000 0x4>;

  reg-names = "csr_gp_io_mux_mic_ctl",
   "csr_gp_io_mux_spkr_ctl",
   "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
   "csr_gp_io_lpaif_sec_pcm_sec_mode_muxsel",
   "csr_gp_io_mux_quin_ctl";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,msm-gpios =
   "us_eu_gpio";
  qcom,pinctrl-names =
   "all_off",
   "us_eu_gpio_act";
  pinctrl-names =
   "all_off",
   "us_eu_gpio_act";
  pinctrl-0 = <&cross_conn_det_sus>;
  pinctrl-1 = <&cross_conn_det_act>;
  qcom,cdc-us-euro-gpios = <&msm_gpio 144 0>;

  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,tasha-mclk-clk-freq = <9600000>;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2",
    "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe",
    "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm",
    "msm-pcm-lpa";
  asoc-cpu = <&dai_pri_auxpcm>, <&dai_sec_auxpcm>, <&dai_hdmi>,
    <&dai_mi2s_hdmi>,
    <&dai_mi2s2>, <&dai_mi2s3>, <&dai_mi2s5>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>, <&afe_pcm_rx>,
    <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>,
    <&sb_5_rx>, <&bt_sco_rx>,
    <&bt_sco_tx>, <&int_fm_rx>, <&int_fm_tx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-hdmi.8",
    "msm-dai-q6-mi2s-hdmi.4118",
    "msm-dai-q6-mi2s.2",
    "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.5",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293";
  asoc-codec = <&stub_codec>;
  asoc-codec-names = "msm-stub-codec.1";
  qcom,max-aux-codec = <2>;
  qcom,aux-codec = "wsa881x.20170211", "wsa881x.20170212",
     "wsa881x.21170213", "wsa881x.21170214";
  qcom,aux-codec-prefix = "SpkrLeft", "SpkrRight",
     "SpkrLeft", "SpkrRight";
 };

 wcd9xxx_intc: wcd9xxx-irq {
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <120 0>;
  interrupt-names = "cdc-int";
 };

 wcd_rst_gpio: wcd_gpio_ctrl {
  compatible = "qcom,wcd-gpio-ctrl";
  qcom,cdc-rst-n-gpio = <&msm_gpio 133 0>;
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_reset_line_act>;
  pinctrl-1 = <&cdc_reset_line_sus>;
 };

 clock_audio: audio_ext_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,audio-ref-clk-gpio = <&pm8950_gpios 1 0>;
  clock-names = "osr_clk";
  clocks = <&clock_gcc 0xd454019f>;
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 lpa: qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
  qcom,vote-bms;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 voice_svc: qcom,msm-voice-svc {
  compatible = "qcom,msm-voice-svc";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s6: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_mi2s_hdmi: qcom,msm-dai-q6-mi2s-hdmi {
  compatible = "qcom,msm-dai-q6-mi2s-hdmi";
  qcom,msm-dai-q6-mi2s-dev-id = <4118>;
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 bcmbt_ldisc {
  compatible = "bcmbt_ldisc";
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-enabled;
  qcom,smmu-sid = <0x1>;
 };

 qcom,adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  linux,contiguous-region = <&adsp_mem>;
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,msmapr-audio {
  compatible = "qcom,msmapr-audio";
  qcom,apr-dest-type = "ADSP";
 };

 qcom,avtimer@c0a300c {
  compatible = "qcom,avtimer";
  reg = <0x0c0a300c 0x4>,
   <0x0c0a3010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk_div = <27>;
 };

 mcd {
  compatible = "qcom,mcd";
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

};

# 1 "dts/msm-pm8950-rpm-regulator.dtsi" 1
# 14 "dts/msm-pm8950-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-clk0 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "clk0";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-clk0 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "rpm_apc";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2653 "dts/msm8956.dtsi" 2
# 1 "dts/msm-pm8950.dtsi" 1
# 13 "dts/msm-pm8950.dtsi"
&spmi_bus {

 qcom,pm8950@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8950_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pm8950_temp_alarm: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8950_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8950_vadc>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
    <0x0 0x8 0x1>,
    <0x0 0x8 0x4>,
    <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin",
    "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8950_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  pm8950_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8950-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {

    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    qcom,mode = <4>;
    qcom,invert = <1>;
    qcom,ain-route = <1>;
    qcom,master-en = <1>;
    qcom,src-sel = <0>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {

    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    qcom,mode = <4>;
    qcom,invert = <1>;
    qcom,ain-route = <3>;
    qcom,master-en = <1>;
    qcom,src-sel = <0>;
   };
  };

  pm8950_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8950-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };
  };

  pm8950_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,pmic-revid = <&pm8950_revid>;

   chan@5 {
    label = "vcoin";
    reg = <5>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@7 {
    label = "vph_pwr";
    reg = <7>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@c {
    label = "ref_buf_625mv";
    reg = <0xc>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@11 {
    label = "pa_therm1";
    reg = <0x11>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@32 {
    label = "xo_therm";
    reg = <0x32>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@3c {
    label = "xo_therm_buf";
    reg = <0x3c>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@13 {
    label = "case_therm";
    reg = <0x13>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };
  };

  pm8950_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8950_vadc>;
   qcom,pmic-revid = <&pm8950_revid>;

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,btm-channel-number = <0x48>;
    qcom,thermal-node;
   };

   chan@7 {
    label = "vph_pwr";
    reg = <0x7>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,btm-channel-number = <0x68>;
   };
  };

  pm8950_rtc: qcom,pm8950_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8950_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };

   qcom,pm8950_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };

  qcom,leds@a300 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa300 0x100>;
   label = "mpp";
  };
 };

 pm8950_1: qcom,pm8950@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8950_pwm: pwm@bc00 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };
 };
};
# 2654 "dts/msm8956.dtsi" 2
# 1 "dts/msm-pmi8950.dtsi" 1
# 13 "dts/msm-pmi8950.dtsi"
&spmi_bus {

 qcom,pmi8950@2 {
  spmi-slave-container;
  reg = <0x2>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,cfg-shutdown-for-hard-reset;
  };

  pmi8950_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@0 {
    label = "usbin";
    reg = <0>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@1 {
    label = "dcin";
    reg = <1>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@3 {
    label = "vchg_sns";
    reg = <3>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@d {
    label = "chg_temp";
    reg = <0xd>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <16>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@43 {
    label = "usb_dp";
    reg = <0x43>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@44 {
    label = "usb_dm";
    reg = <0x44>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pmi8950_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8950-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };
  };

  pmi8950_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8950-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };
  };

  pmi8950_charger: qcom,qpnp-smbcharger {
   spmi-dev-container;
   compatible = "qcom,qpnp-smbcharger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,iterm-ma = <100>;
   qcom,float-voltage-mv = <4200>;
   qcom,resume-delta-mv = <200>;
   qcom,chg-inhibit-fg;
   qcom,rparasitic-uohm = <100000>;
   qcom,bms-psy-name = "bms";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,parallel-usb-min-current-ma = <1400>;
   qcom,parallel-usb-9v-min-current-ma = <900>;
   qcom,parallel-allowed-lowering-ma = <500>;
   qcom,autoadjust-vfloat;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,charge-unknown-battery;
   qcom,force-aicl-rerun;
   qcom,aicl-rerun-period-s = <180>;

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x2 0x10 0x0>,
      <0x2 0x10 0x1>,
      <0x2 0x10 0x2>,
      <0x2 0x10 0x3>,
      <0x2 0x10 0x4>,
      <0x2 0x10 0x5>,
      <0x2 0x10 0x6>,
      <0x2 0x10 0x7>;

    interrupt-names = "chg-error",
       "chg-inhibit",
       "chg-prechg-sft",
       "chg-complete-chg-sft",
       "chg-p2f-thr",
       "chg-rechg-thr",
       "chg-taper-thr",
       "chg-tcc-thr";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
    interrupts = <0x2 0x11 0x0>,
      <0x2 0x11 0x1>,
      <0x2 0x11 0x3>;
    interrupt-names = "otg-fail",
       "otg-oc",
      "usbid-change";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x2 0x12 0x0>,
      <0x2 0x12 0x1>,
      <0x2 0x12 0x2>,
      <0x2 0x12 0x3>,
     <0x2 0x12 0x4>,
      <0x2 0x12 0x5>,
      <0x2 0x12 0x6>,
      <0x2 0x12 0x7>;

    interrupt-names = "batt-hot",
       "batt-warm",
       "batt-cold",
       "batt-cool",
      "batt-ov",
       "batt-low",
       "batt-missing",
       "batt-term-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0x2 0x13 0x0>,
      <0x2 0x13 0x1>,
     <0x2 0x13 0x2>,
      <0x2 0x13 0x5>;

    interrupt-names = "usbin-uv",
      "usbin-ov",
       "usbin-src-det",
       "aicl-done";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts = <0x2 0x14 0x0>,
      <0x2 0x14 0x1>;
    interrupt-names = "dcin-uv",
       "dcin-ov";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x2 0x16 0x0>,
      <0x2 0x16 0x1>,
      <0x2 0x16 0x2>,
     <0x2 0x16 0x3>,
      <0x2 0x16 0x4>,
      <0x2 0x16 0x5>;

    interrupt-names = "power-ok",
       "temp-shutdown",
       "wdog-timeout",
       "flash-fail",
       "otst2",
       "otst3";
   };
  };

  pmi8950_fg: qcom,fg {
   spmi-dev-container;
   compatible = "qcom,qpnp-fg";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,resume-soc = <95>;
   status = "okay";
   qcom,bcl-lm-threshold-ma = <127>;
   qcom,bcl-mh-threshold-ma = <405>;
   qcom,fg-iterm-ma = <150>;
   qcom,fg-chg-iterm-ma = <100>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,cycle-counter-en;
   qcom,capacity-learning-on;
   qcom,fg-cutoff-voltage-mv = <3500>;

   qcom,fg-soc@4000 {
   status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0>,
      <0x2 0x40 0x1>,
      <0x2 0x40 0x2>,
      <0x2 0x40 0x3>,
      <0x2 0x40 0x4>,
      <0x2 0x40 0x5>,
      <0x2 0x40 0x6>;

    interrupt-names = "high-soc",
       "low-soc",
       "full-soc",
       "empty-soc",
       "delta-soc",
       "first-est-done",
       "update-soc";
   };

   qcom,fg-batt@4100 {
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0>,
      <0x2 0x41 0x1>,
     <0x2 0x41 0x2>,
      <0x2 0x41 0x3>,
      <0x2 0x41 0x4>,
      <0x2 0x41 0x5>,
      <0x2 0x41 0x6>,
      <0x2 0x41 0x7>;

    interrupt-names = "soft-cold",
       "soft-hot",
       "vbatt-low",
       "batt-ided",
       "batt-id-req",
       "batt-unknown",
       "batt-missing",
       "batt-match";
   };

   qcom,revid-tp-rev@1f1 {
    reg = <0x1f1 0x1>;
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0>,
      <0x2 0x44 0x2>;

    interrupt-names = "mem-avail",
       "data-rcvry-sug";
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl";
   reg = <0x4200 0xFF 0x88E 0x2>;
   reg-names = "fg_user_adc", "pon_spare";
   interrupts = <0x2 0x42 0x0>,
     <0x2 0x42 0x1>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-scaling-factor = <39000>;
   qcom,vbat-gain-numerator = <1>;
   qcom,vbat-gain-denominator = <128>;
   qcom,vbat-polling-delay-ms = <100>;
   qcom,ibat-scaling-factor = <39000>;
   qcom,ibat-gain-numerator = <1>;
   qcom,ibat-gain-denominator = <128>;
   qcom,ibat-offset-numerator = <1200>;
   qcom,ibat-offset-denominator = <1>;
   qcom,ibat-polling-delay-ms = <100>;
   qcom,inhibit-derating-ua = <550000>;
  };

  qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pmi8950@3 {
  spmi-slave-container;
  reg = <0x3>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_pwm: pwm@b000 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xb000 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };

  labibb: qpnp-labibb-regulator {
   status = "disabled";
   spmi-dev-container;
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pmi8950_revid>;

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <1000>;

    qcom,qpnp-ibb-discharge-resistor = <300>;
    qcom,qpnp-ibb-lab-pwrup-delay = <8000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <8000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency = <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <800>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency =
         <1600>;
    qcom,qpnp-lab-limit-maximum-current = <800>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <40>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <300>;
   };

  };

  qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>,
    <0xdc00 0x100>,
    <0xde00 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base",
     "qpnp-wled-ibb-base",
     "qpnp-wled-lab-base";
   interrupts = <0x3 0xd8 0x2>;
   interrupt-names = "sc-irq";
   status = "okay";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-mv = <350>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29500>;
   qcom,ilim-ma = <980>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,dim-method = "linear";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <30000>;
   qcom,en-phase-stag;
   qcom,ibb-pwrup-dly = <8>;
   qcom,led-strings-list = [00 01];
   qcom,en-ext-pfet-sc-pro;
   qcom,cons-sync-write-delay-us = <1000>;
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   qcom,headroom = <500>;
   qcom,startup-dly = <128>;
   qcom,clamp-curr = <200>;
   qcom,pmic-charger-support;
   qcom,self-check-enabled;
   qcom,thermal-derate-enabled;
   qcom,thermal-derate-threshold = <100>;
   qcom,thermal-derate-rate = "5_PERCENT";
   qcom,current-ramp-enabled;
   qcom,ramp_up_step = "6P7_US";
   qcom,ramp_dn_step = "6P7_US";
   qcom,vph-pwr-droop-enabled;
   qcom,vph-pwr-droop-threshold = <3000>;
   qcom,vph-pwr-droop-debounce-time = <10>;
   qcom,headroom-sense-ch0-enabled;
   qcom,headroom-sense-ch1-enabled;

   pmi8950_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,default-led-trigger =
      "flash0_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <0>;
    qcom,current = <625>;
   };

   pmi8950_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,default-led-trigger =
      "flash1_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <1>;
    qcom,current = <625>;
   };

   pmi8950_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <200>;
    qcom,id = <0>;
    qcom,current = <120>;
   };

   pmi8950_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,default-led-trigger =
      "torch1_trigger";
    qcom,max-current = <200>;
    qcom,id = <1>;
    qcom,current = <120>;
   };

   pmi8950_switch: qcom,switch {
    label = "switch";
    qcom,led-name = "led:switch";
    qcom,default-led-trigger =
      "switch_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <2>;
    qcom,current = <625>;
   };
  };

  pmi8950_haptic: qcom,haptic@c000 {
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0>,
     <0x3 0xc0 0x1>;
   interrupt-names = "sc-irq", "play-irq";
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = "erm";
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,use-play-irq;
   qcom,use-sc-irq;
   qcom,wave-samples = [3e 3e 3e 3e 3e 3e 3e 3e];
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
  };
 };
};
# 2655 "dts/msm8956.dtsi" 2
# 1 "dts/msm-pm8004.dtsi" 1
# 13 "dts/msm-pm8004.dtsi"
&spmi_bus {
 qcom,pm8004@4 {
  spmi-slave-container;
  reg = <0x4>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8004_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,s3-debounce = <32>;
   qcom,s3-src = "kpdpwr-and-resin";
   status = "disabled";
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x4 0x24 0x0>;
   label = "pm8004_tz";
   qcom,threshold-set = <0>;
   qcom,default-temp = <37000>;
  };

  pm8004_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8004-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };

  qcom,leds@a300 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa300 0x100>;
   label = "mpp";
  };

 };

 qcom,pm8004@5 {
  spmi-slave-container;
  reg = <0x5>;
  #address-cells = <1>;
  #size-cells = <1>;
 };
};
# 2656 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-regulator.dtsi" 1
# 14 "dts/msm8976-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  status = "okay";
  pm8950_s1: regulator-s1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1162500>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa2 {
  status = "okay";
  pm8950_s2_level: regulator-s2-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt = <16>;
   regulator-max-microvolt = <384>;
   qcom,init-voltage-level = <16>;
   qcom,use-voltage-level;
  };

  pm8950_s2_floor_level: regulator-s2-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s2_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt = <16>;
   regulator-max-microvolt = <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm8950_s2_level_ao: regulator-s2-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s2_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <16>;
   regulator-max-microvolt = <384>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8950_s3: regulator-s3 {
   regulator-min-microvolt = <1325000>;
   regulator-max-microvolt = <1325000>;
   qcom,init-voltage = <1325000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8950_s4: regulator-s4 {
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa6 {
  status = "okay";

  pm8950_s6_level: regulator-s6-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s6_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <448>;
   qcom,init-voltage-level =
     <16>;
   qcom,use-voltage-level;
   qcom,always-send-voltage;
  };

  pm8950_s6_level_ao: regulator-s6-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s6_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <448>;
   qcom,use-voltage-level;
   qcom,always-send-voltage;
  };

  pm8950_s6_level_so: regulator-s6-level-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s6_level_so";
   qcom,set = <2>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <448>;
   qcom,init-voltage-level =
     <16>;
   qcom,use-voltage-level;
  };

  pm8950_s6_floor_level: regulator-s6-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_s6_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <448>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8950_l1: regulator-l1 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8950_l2: regulator-l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  pm8950_l3: regulator-l3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1100000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8950_l5: regulator-l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8950_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8950_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8950_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8950_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8950_l8: regulator-l8 {
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2900000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8950_l9: regulator-l9 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8950_l10: regulator-l10 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8950_l11: regulator-l11 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8950_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8950_l13: regulator-l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8950_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8950_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8950_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8950_l17: regulator-l17 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8950_l19: regulator-l19 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1350000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8950_l22: regulator-l22 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8950_l23: regulator-l23 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };


};


&spmi_bus {
 qcom,pm8950@1 {

  pm8950_s5: spm-regulator@2000 {
   compatible = "qcom,spm-regulator";
   reg = <0x2000 0x100>;
   regulator-name = "pm8950_s5";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1165000>;
   qcom,cpu-num = <0>;
  };
 };

 qcom,pm8004@5 {

  pm8004_s2: spm-regulator@1700 {
   compatible = "qcom,spm-regulator";
   reg = <0x1700 0x100>;
   regulator-name = "pm8004_s2";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1165000>;
   qcom,cpu-num = <4>;
  };


  pm8004_s5: qpnp-regulator@2000 {
   compatible = "qcom,qpnp-regulator";
   reg = <0x2000 0x100>;
   regulator-name = "pm8004_s5";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1165000>;
   qcom,auto-mode-enable = <1>;
   qcom,enable-time = <500>;
  };
 };
};

&soc {

 apc0_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xa4000 0x1000>;
  reg-names = "rbcpr", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc0_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <9>;

  qcom,cpr-fuse-corners = <3>;
  qcom,cpr-voltage-ceiling = <950000 1050000 1165000>;
  qcom,cpr-voltage-floor = <795000 835000 930000>;
  vdd-apc-supply = <&pm8950_s5>;

  vdd-mx-supply = <&pm8950_s6_level_ao>;
  qcom,vdd-mx-vmin-method = <5>;
  qcom,vdd-mx-vmax = <512>;
  qcom,vdd-mx-corner-map = <128>,
      <128>,
      <192>,
      <256>,
      <384>,
      <384>,
      <384>,
      <384>,
      <384>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <16>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <73 0>;
  qcom,cpr-fuse-target-quot = <48 40 32>;
  qcom,cpr-fuse-target-quot-size = <8 8 8>;
  qcom,cpr-fuse-target-quot-scale =
     <0 10>,
     <0 10>,
     <0 10>;
  qcom,cpr-fuse-ro-sel = <11 8 5>;
  qcom,cpr-fuse-init-voltage =
     <73 26 6 0>,
     <73 20 6 0>,
     <73 14 6 0>;
  qcom,cpr-fuse-quot-offset =
     <74 21 6 0>,
     <74 15 6 0>,
     <74 8 7 0>;
  qcom,cpr-fuse-quot-offset-scale = <10 10 10>;
  qcom,cpr-fuse-revision = <59 53 3 0>;
  qcom,speed-bin-fuse-sel = <37 34 3 0>;

  qcom,cpr-init-voltage-ref = <950000 1050000 1165000>;
  qcom,cpr-init-voltage-step = <10000>;

  qcom,cpr-corner-map = <1 1 2 2 3 3 3 3 3>;

  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-voltage-scaling-factor-max = <0 2000 2000>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 1400 1400>;
  qcom,cpr-corner-frequency-map =
    <1 400000000>,
    <2 691200000>,
    <3 806400000>,
    <4 1017600000>,
    <5 1190400000>,
    <6 1305600000>,
    <7 1382400000>,
    <8 1401600000>,
    <9 1440000000>;
  qcom,cpr-speed-bin-max-corners =
    <0 0 2 4 8>,
    <1 0 2 4 9>;
  qcom,cpr-fuse-version-map =

   < 0 (-1) 1 (-1) (-1) (-1)>,
   < 0 (-1) 2 (-1) (-1) (-1)>,
   < 0 (-1) 3 (-1) (-1) (-1)>,
   <(-1) (-1) (-1) (-1) (-1) (-1)>;
  qcom,cpr-quotient-adjustment =
   <0 37 150>,
   <0 37 150>,
   <0 37 150>,
   <0 0 0>;
  qcom,cpr-voltage-floor-override =
   <(-1) (-1) 795000 795000 835000 855000
   945000 945000 990000 990000 990000>;
  qcom,cpr-enable;
 };

 apc1_vreg_corner: regulator@b118000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb118000 0x1000>, <0xa0000 0x1000>;
  reg-names = "rbcpr", "efuse_addr";
  interrupts = <0 19 0>;
  regulator-name = "apc1_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;

  qcom,cpr-fuse-corners = <3>;
  qcom,cpr-voltage-ceiling = <950000 1050000 1165000>;
  qcom,cpr-voltage-floor = <790000 820000 915000>;
  vdd-apc-supply = <&pm8004_s2>;

  vdd-mx-supply = <&pm8950_s6_level_ao>;
  qcom,vdd-mx-vmin-method = <5>;
  qcom,vdd-mx-vmax = <512>;
  qcom,vdd-mx-corner-map = <128>,
      <128>,
      <192>,
      <256>,
      <384>,
      <384>,
      <384>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <16>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,cpr-clamp-timer-interval = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <74 0>;
  qcom,cpr-fuse-target-quot = <80 72 64>;
  qcom,cpr-fuse-target-quot-size = <8 8 8>;
  qcom,cpr-fuse-target-quot-scale =
     <0 10>,
     <0 10>,
     <0 10>;
  qcom,cpr-fuse-ro-sel = <33 30 27>;
  qcom,cpr-fuse-init-voltage =
     <74 48 6 0>,
     <74 42 6 0>,
     <74 36 6 0>;
  qcom,cpr-fuse-quot-offset =
     <75 37 6 0>,
     <75 31 6 0>,
     <75 24 7 0>;
  qcom,cpr-fuse-quot-offset-scale = <10 10 10>;
  qcom,cpr-fuse-revision = <59 53 3 0>;
  qcom,speed-bin-fuse-sel = <37 34 3 0>;

  qcom,cpr-init-voltage-ref = <950000 1050000 1165000>;
  qcom,cpr-init-voltage-step = <10000>;

  qcom,cpr-corner-map = <1 1 2 2 3 3 3>;
  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-voltage-scaling-factor-max = <0 2000 2000>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 1400 1400>;
  qcom,cpr-corner-frequency-map =
    <1 400000000>,
    <2 883200000>,
    <3 1190400000>,
    <4 1382400000>,
    <5 1612800000>,
    <6 1747200000>,
    <7 1804800000>;
  qcom,cpr-speed-bin-max-corners =
    <0 0 2 4 6>,
    <1 0 2 4 7>;
  qcom,cpr-fuse-version-map =

   < 0 (-1) 1 (-1) (-1) (-1)>,
   < 0 (-1) 2 (-1) (-1) (-1)>,
   < 0 (-1) 3 (-1) (-1) (-1)>,
   <(-1) (-1) (-1) (-1) (-1) (-1)>;
  qcom,cpr-quotient-adjustment =
   <0 (-37) 0>,
   <0 (-37) 0>,
   <0 (-37) 0>,
   <0 0 0>;
  qcom,cpr-voltage-floor-override =
   <(-1) (-1) 790000 790000 820000 850000
   940000 990000 990000>;
  qcom,cpr-enable;
 };

 mem_acc_gfx_vreg_corner: mem-acc-gfx-regulator {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x01944130 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "mem_acc_gfx_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <9>;

  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <2>;
  qcom,corner-acc-map = <0 0 0 1 1 1 1 1 1>;
 };


 gfx_vreg_corner: regulator@98000 {
  compatible = "qcom,cpr2-gfx-regulator";
  reg = <0x98000 0x1000>, <0xa4000 0x1000>;
  reg-names = "rbcpr", "efuse_addr";
  clocks = <&clock_gcc 0x20c0af83>,
   <&clock_gcc 0xf2f28a7c>;
  clock-names = "core_clk", "iface_clk";
  interrupts = <0 314 0>;

  regulator-name = "gfx_corner";
  qcom,cpr-corners = <9>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <9>;

  qcom,cpr-voltage-ceiling =
    <810000 865000 900000 950000 1010000
    1050000 1110000 1165000 1165000>;
  qcom,cpr-voltage-floor =
    <755000 755000 755000 795000 835000
    855000 920000 945000 945000>;
  vdd-gfx-supply = <&pm8004_s5>;

  vdd-mx-supply = <&pm8950_s6_level_ao>;
  qcom,vdd-mx-vmax = <512>;
  qcom,vdd-mx-corner-map = <128>,
      <128>,
      <128>,
      <128>,
      <192>,
      <256>,
      <320>,
      <384>,
      <384>;

  mem-acc-supply = <&mem_acc_gfx_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <16>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-gfx-step-up-limit = <1>;
  qcom,vdd-gfx-step-down-limit = <1>;
  qcom,cpr-gfx-volt-step = <5000>;

  qcom,cpr-init-voltage-ref =
    <865000 865000 950000 950000 950000
    1050000 1050000 1165000 1165000>;
  qcom,cpr-fuse-init-voltage =
     <72 50 5>,
     <72 50 5>,
     <72 45 5>,
     <72 45 5>,
     <72 45 5>,
     <72 40 5>,
     <72 40 5>,
     <72 35 5>,
     <72 35 5>;
  qcom,cpr-init-voltage-step = <12500>;
  qcom,cpr-ro-count = <8>;
  qcom,cpr-init-voltage-as-ceiling;
  qcom,cpr-init-voltage-adjustment =
   <(-55000) 0 (-60000) 0 (60000) 0 (60000) 0 (50000)>;
  qcom,cpr-target-quotients =
   <513 489 620 574 237 272 144 177>,
   <575 547 688 638 272 312 169 206>,
   <706 672 819 765 363 410 241 287>,
   <768 741 890 843 404 450 277 323>,
   <917 880 1039 982 514 562 369 421>,
   <998 960 1126 1069 571 617 422 472>,
   <1074 1028 1198 1135 635 675 483 531>,
   <1188 1135 1317 1246 720 753 562 605>,
   <1276 1212 1405 1323 776 816 604 654>;
  qcom,cpr-enable;
 };
};

&pmi8950_charger {
 smbcharger_charger_otg: qcom,smbcharger-boost-otg {
  regulator-name = "smbcharger_charger_otg";
 };
};

&soc {
 eldo2_8976: eldo2 {
  compatible = "regulator-fixed";
  regulator-name = "eldo2_8976";
  startup-delay-us = <0>;
  enable-active-high;
  gpio = <&pm8950_gpios 7 0>;
  regulator-always-on;
 };

 adv_vreg: adv_vreg {
  compatible = "regulator-fixed";
  regulator-name = "adv_vreg";
  startup-delay-us = <400>;
  enable-avtive-high;
  gpio = <&pm8004_mpps 4 0>;
 };


 rome_vreg: rome_vreg {
  compatible = "regulator-fixed";
  startup-delay-us = <4000>;
  enable-active-high;
  gpio = <&pm8950_gpios 5 0>;
  regulator-name = "rome_vreg";
  status = "disabled";
 };
};
# 2657 "dts/msm8956.dtsi" 2
# 1 "dts/msm-gdsc-8916.dtsi" 1
# 14 "dts/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@185806c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0x185806c 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@1858078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0x1858078 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@185904c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0x185904c 0x4>;
  status = "disabled";
 };
};
# 2658 "dts/msm8956.dtsi" 2
# 1 "dts/msm8976-camera.dtsi" 1
# 14 "dts/msm8976-camera.dtsi"
&soc {
 qcom,msm-cam@1b00000 {
  compatible = "qcom,msm-cam";
  reg = <0x1b00000 0x10000>;
  reg-names = "msm-cam";
 };

 qcom,csiphy@1b0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0ac00 0x200>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0 0>;
 };

 qcom,csiphy@1b0b000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0b000 0x200>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0 0>;
 };

 qcom,csid@1b08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.6.0", "qcom,csid";
  reg = <0x1b08000 0x100>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1800000>;
  qcom,mipi-csi-vdd-supply = <&pm8950_l6>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.6.0", "qcom,csid";
  reg = <0x1b08400 0x100>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1800000>;
  qcom,mipi-csi-vdd-supply = <&pm8950_l6>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b08800 {
  cell-index = <2>;
  compatible = "qcom,csid-v3.6.0", "qcom,csid";
  reg = <0x1b08800 0x100>;
  reg-names = "csid";
  interrupts = <0 153 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1800000>;
  qcom,mipi-csi-vdd-supply = <&pm8950_l6>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xf3f25940>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0>;
 };

 qcom,ispif@1b0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b0a000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  vfe0-vdd-supply = <&gdsc_vfe>;
  vfe1-vdd-supply = <&gdsc_vfe1>;
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>;
  clock-names = "ispif_ahb_clk",
   "csi0_src_clk", "csi0_clk",
   "csi0_rdi_clk", "csi0_pix_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_rdi_clk", "csi1_pix_clk",
   "csi2_src_clk", "csi2_clk",
   "csi2_rdi_clk", "csi2_pix_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk",
   "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
  qcom,clock-rates = "61540000",
   "200000000", "0", "0", "0",
   "200000000", "0", "0", "0",
   "200000000", "0", "0", "0",
   "0", "0", "0",
   "0", "0", "0";
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  vfe0: qcom,vfe0@1b10000 {
   cell-index = <0>;
   compatible = "qcom,vfe40";
   reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
   reg-names = "vfe", "vfe_vbif";
   interrupts = <0 57 0>;
   interrupt-names = "vfe";
   vdd-supply = <&gdsc_vfe>;
   clocks = <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0x9894b414>,
    <&clock_gcc 0xa0c2bd8f>,
    <&clock_gcc 0xaaa3cd97>,
    <&clock_gcc 0xcc73453c>,
    <&clock_gcc 0x4050f47a>,
    <&clock_gcc 0x77fe2384>,
    <&clock_gcc 0x3c0a858f>;
   clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
    "vfe_clk_src", "camss_vfe_vfe_clk",
    "camss_csi_vfe_clk", "iface_clk",
    "bus_clk", "iface_ahb_clk";
   qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
   qos-entries = <8>;
   qos-regs = <0x2C4 0x2C8 0x2CC 0x2D0 0x2D4 0x2D8
    0x2DC 0x2E0>;
   qos-settings = <0xaaa9aaa9
    0xaaa9aaa9 0xaaa9aaa9
    0xaaa9aaa9 0xaaa9aaa9
    0xaaa9aaa9 0xaaa9aaa9
    0xaaa9aaa9>;
   vbif-entries = <1>;
   vbif-regs = <0x124>;
   vbif-settings = <0x3>;
   ds-entries = <17>;
   ds-regs = <0x988 0x98C 0x990 0x994 0x998
    0x99C 0x9A0 0x9A4 0x9A8 0x9AC 0x9B0
    0x9B4 0x9B8 0x9BC 0x9C0 0x9C4 0x9C8>;
   ds-settings = <0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0x00000110>;
   max-clk-nominal = <320000000>;
   max-clk-turbo = <466000000>;
  };

  vfe1: qcom,vfe1@1b14000 {
   cell-index = <1>;
   compatible = "qcom,vfe40";
   reg = <0x1b14000 0x1000>,
    <0x1ba0000 0x200>;
   reg-names = "vfe", "vfe_vbif";
   interrupts = <0 29 0>;
   interrupt-names = "vfe";
   vdd-supply = <&gdsc_vfe1>;
   clocks = <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0x9894b414>,
    <&clock_gcc 0x4e357366>,
    <&clock_gcc 0xcaf20d99>,
    <&clock_gcc 0xb1ef6e8b>,
    <&clock_gcc 0x634a738a>,
    <&clock_gcc 0xaf7463b3>,
    <&clock_gcc 0x3c0a858f>;
   clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
    "vfe_clk_src", "camss_vfe_vfe_clk",
    "camss_csi_vfe_clk", "iface_clk",
    "bus_clk", "iface_ahb_clk";
   qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
   qos-entries = <8>;
   qos-regs = <0x2C4 0x2C8 0x2CC 0x2D0 0x2D4 0x2D8
    0x2DC 0x2E0>;
   qos-settings = <0xaaa9aaa9
    0xaaa9aaa9 0xaaa9aaa9
    0xaaa9aaa9 0xaaa9aaa9
    0xaaa9aaa9 0xaaa9aaa9
    0xaaa9aaa9>;
   vbif-entries = <1>;
   vbif-regs = <0x124>;
   vbif-settings = <0x3>;
   ds-entries = <17>;
   ds-regs = <0x988 0x98C 0x990 0x994 0x998
    0x99C 0x9A0 0x9A4 0x9A8 0x9AC 0x9B0
    0x9B4 0x9B8 0x9BC 0x9C0 0x9C4 0x9C8>;
   ds-settings = <0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0xcccc0011
    0xcccc0011 0x00000110>;
   max-clk-nominal = <320000000>;
   max-clk-turbo = <466000000>;
  };
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  msm_cam_smmu_cb1: msm_cam_smmu_cb1 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x400>,
      <&apps_iommu 0x3400>;
   label = "vfe";
  };

  msm_cam_smmu_cb2: msm_cam_smmu_cb2 {
   compatible = "qcom,qsmmu-cam-cb";
   label = "vfe_secure";
   qcom,secure-context;
  };

  msm_cam_smmu_cb3: msm_cam_smmu_cb3 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x2000>;
   label = "cpp";
  };

  msm_cam_smmu_cb4: msm_cam_smmu_cb4 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x1c00>;
   label = "jpeg_enc0";
  };
 };

 qcom,jpeg@1b1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clock-names = "core_clk", "iface_clk", "bus_clk0",
   "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3bfa7603>,
   <&clock_gcc 0x3e278896>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>;
  qcom,clock-rates = <266670000 0 0 0 0>;
  qos-reg-settings = <0x28 0x0000000e>,
   <0xc8 0x00000000>;
  vbif-reg-settings = <0xc0 0x10101000>,
   <0xb0 0x10100010>;
 };

 qcom,irqrouter@1b00000 {
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
   <0x1b80000 0x200>,
   <0x1b18000 0x018>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_cpp>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x8382f56d>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0xbbf73861>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "cpp_core_clk",
   "camss_vfe_cpp_ahb_clk", "camss_vfe_cpp_axi_clk",
   "camss_vfe_cpp_clk","micro_iface_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 240000000 0 0 240000000 0 0>;
  qcom,min-clock-rate = <160000000>;
  bus_master = <1>;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <156>;
   qcom,plane-base = <141>;
   qcom,stripe-size = <27>;
   qcom,plane-size = <5>;
   qcom,fe-ptr-off = <5>;
   qcom,we-ptr-off = <11>;
  };
 };

 cci: qcom,cci@1b0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x822f3d97>,
   <&clock_gcc 0xa81c11ba>,
   <&clock_gcc 0xb7dd8824>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "ispif_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk", "camss_top_ahb_clk";
  qcom,clock-rates = <61540000 19200000 0 0 0 0>,
    <61540000 37500000 0 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&msm_gpio 29 0>,
   <&msm_gpio 30 0>,
   <&msm_gpio 103 0>,
   <&msm_gpio 104 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
      "CCI_I2C_CLK0",
      "CCI_I2C_DATA1",
      "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };

  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };

 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <19>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 2659 "dts/msm8956.dtsi" 2

&gdsc_venus {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_gcc 0xcdf4c8f6>,
   <&clock_gcc 0xf76a02bb>;
 status = "okay";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names ="core0_clk";
 clocks = <&clock_gcc 0x83a7f549>;
 status = "okay";
};

&gdsc_venus_core1 {
 qcom,support-hw-trigger;
 clock-names ="core1_clk";
 clocks = <&clock_gcc 0xa0813de6>;
 status = "okay";
};

&gdsc_mdss {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x22f3521f>,
   <&clock_gcc 0x668f51de>;
 status = "okay";
};

&gdsc_jpeg {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3e278896>;
 status = "okay";
};

&gdsc_vfe {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xcc73453c>;
 status = "okay";
};

&gdsc_vfe1 {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xb1ef6e8b>;
 status = "okay";
};

&gdsc_cpp {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xbbf73861>;
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_root_clk", "gmem_clk";
 clocks =<&clock_gcc_gfx 0x917f76ef>,
  <&clock_gcc_gfx 0x5620913a>;
 qcom,enable-root-clk;
 parent-supply = <&gfx_vreg_corner>;
 status = "okay";
};

&gdsc_oxili_cx {
 clock-names = "core_clk";
 clocks = <&clock_gcc_gfx 0x49a51fd9>;
 status = "okay";
};

&slim_msm {
 msm_dai_slim {
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };

 tasha_codec {
  compatible = "qcom,tasha-slim-pgd";
  elemental-addr = [00 01 A0 01 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
   17 18 19 20 21 22 23 24 25 26 27 28 29
   30>;

  cdc-vdd-buck-supply = <&eldo2_8976>;
  qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
  qcom,cdc-vdd-buck-current = <650000>;

  cdc-buck-sido-supply = <&eldo2_8976>;
  qcom,cdc-buck-sido-voltage = <1800000 1800000>;
  qcom,cdc-buck-sido-current = <250000>;
  cdc-vdd-tx-h-supply = <&pm8950_l5>;
  qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-tx-h-current = <25000>;

  cdc-vdd-rx-h-supply = <&pm8950_l5>;
  qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-rx-h-current = <25000>;

  cdc-vdd-px-supply = <&pm8950_l5>;
  qcom,cdc-vdd-px-voltage = <1800000 1800000>;
  qcom,cdc-vdd-px-current = <10000>;

  qcom,cdc-static-supplies =
   "cdc-vdd-buck",
   "cdc-buck-sido",
   "cdc-vdd-tx-h",
   "cdc-vdd-rx-h",
   "cdc-vdd-px";

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-mclk-clk-rate = <9600000>;
  qcom,cdc-slim-ifd = "tasha-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 A0 01 17 02];
  qcom,cdc-dmic-sample-rate = <4800000>;
  qcom,cdc-mad-dmic-rate = <600000>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk";
  clocks = <&clock_audio 0xb7ba2274>;
 };
};

&pm8950_gpios {
 gpio@c000 {
  status = "ok";
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  qcom,out-strength = <2>;
 };
 gpio@c600 {
  status = "ok";
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
 };
};

&pm8950_1 {
 pm8950_cajon_dig: 8952_wcd_codec@f000 {
  compatible = "qcom,msm8x16_wcd_codec";
  reg = <0xf000 0x100>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf0 0x0>,
        <0x1 0xf0 0x1>,
        <0x1 0xf0 0x2>,
        <0x1 0xf0 0x3>,
        <0x1 0xf0 0x4>,
        <0x1 0xf0 0x5>,
        <0x1 0xf0 0x6>,
        <0x1 0xf0 0x7>;
  interrupt-names = "spk_cnp_int",
      "spk_clip_int",
      "spk_ocp_int",
      "ins_rem_det1",
      "but_rel_det",
      "but_press_det",
      "ins_rem_det",
      "mbhc_int";

  cdc-vdda-cp-supply = <&pm8950_s4>;
  qcom,cdc-vdda-cp-voltage = <2050000 2050000>;
  qcom,cdc-vdda-cp-current = <500000>;

  cdc-vdda-rx-h-supply = <&pm8950_l5>;
  qcom,cdc-vdda-rx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdda-rx-h-current = <5000>;

  cdc-vdda-tx-h-supply = <&pm8950_l5>;
  qcom,cdc-vdda-tx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdda-tx-h-current = <5000>;

  cdc-vdd-px-supply = <&pm8950_l5>;
  qcom,cdc-vdd-px-voltage = <1800000 1800000>;
  qcom,cdc-vdd-px-current = <5000>;

  cdc-vdd-pa-supply = <&pm8950_s4>;
  qcom,cdc-vdd-pa-voltage = <2050000 2050000>;
  qcom,cdc-vdd-pa-current = <260000>;

  cdc-vdd-mic-bias-supply = <&pm8950_l13>;
  qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
  qcom,cdc-vdd-mic-bias-current = <5000>;

  qcom,cdc-mclk-clk-rate = <9600000>;

  qcom,cdc-static-supplies = "cdc-vdda-rx-h",
        "cdc-vdda-tx-h",
        "cdc-vdd-px",
        "cdc-vdd-pa",
        "cdc-vdda-cp";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  qcom,dig-cdc-base-addr = <0xc0f0000>;
 };

 pm8950_cajon_analog: 8952_wcd_codec@f100 {
  compatible = "qcom,msm8x16_wcd_codec";
  reg = <0xf100 0x100>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf1 0x0>,
        <0x1 0xf1 0x1>,
        <0x1 0xf1 0x2>,
        <0x1 0xf1 0x3>,
        <0x1 0xf1 0x4>,
        <0x1 0xf1 0x5>;
  interrupt-names = "ear_ocp_int",
      "hphr_ocp_int",
      "hphl_ocp_det",
      "ear_cnp_int",
      "hphr_cnp_int",
      "hphl_cnp_int";
  qcom,dig-cdc-base-addr = <0xc0f0000>;
 };
};
# 23 "dts/msm8956-v1.1.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8956v1.1";
 compatible = "qcom,msm8956";
 qcom,msm-id = <266 0x10001>;
};


&clock_gcc {
 compatible = "qcom,gcc-8976-v1";
};

&clock_gcc_mdss {
 compatible = "qcom,gcc-mdss-8976-v1";
};

&soc {
 /delete-node/ qcom,cpu-clock-8976@b016000;

 clock_cpu: qcom,cpu-clock-8976@b016000 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "qcom,cpu-clock-8976";
  reg = <0xb114000 0x68>,
   <0xb014000 0x68>,
   <0xb116000 0x40>,
   <0xb016000 0x40>,
   <0xb1d0000 0x40>,
   <0xb111050 0x08>,
   <0xb011050 0x08>,
   <0xb1d1050 0x08>,
   <0x00a412c 0x08>;
  reg-names = "rcgwr-c0-base", "rcgwr-c1-base",
       "c0-pll", "c1-pll", "cci-pll",
       "c0-mux", "c1-mux", "cci-mux",
       "efuse";


  qcom,num-clusters = <2>;
  qcom,lmh-sid-c0 = < 0x30 0x077706db>,
       < 0x34 0x05550249>,
       < 0x38 0x00000111>;
  qcom,link-sid-c0 = < 0x40 0x000fc987>;
  qcom,dfs-sid-c0 = < 0x10 0xfefebff7>,
       < 0x14 0xfdff7fef>,
       < 0x18 0xfbffdefb>,
       < 0x1c 0xb69b5555>,
       < 0x20 0x24929249>,
       < 0x24 0x49241112>,
       < 0x28 0x11112111>,
       < 0x2c 0x00008102>;
  qcom,lmh-sid-c1 = < 0x30 0x077706db>,
       < 0x34 0x05550249>,
       < 0x38 0x00000111>;
  qcom,link-sid-c1 = < 0x40 0x000fc987>;
  qcom,dfs-sid-c1 = < 0x10 0xfefebff7>,
       < 0x14 0xfdff7fef>,
       < 0x18 0xfbffdefb>,
       < 0x1c 0xb69b5555>,
       < 0x20 0x24929249>,
       < 0x24 0x49241112>,
       < 0x28 0x11112111>,
       < 0x2c 0x00008102>;

  vdd_mx_hf-supply = <&pm8950_s6_level_ao>;
  vdd_hf_pll-supply = <&pm8950_l7_ao>;
  vdd_mx_sr-supply = <&pm8950_s6_level_ao>;
  vdd_a72-supply = <&apc1_vreg_corner>;
  vdd_a53-supply = <&apc0_vreg_corner>;
  vdd_cci-supply = <&apc0_vreg_corner>;
  clocks = <&clock_gcc 0x2fdd2c7c>,
    <&clock_gcc 0x10525d57>,
    <&clock_gcc 0x6b2fb034>;
  clock-names = "xo_a", "aux_clk_2", "aux_clk_3";
  qcom,speed0-bin-v0-c0 =
   < 0 0>,
   < 400000000 1>,
   < 691200000 2>,
   < 806400000 3>,
   < 1017600000 4>,
   < 1190400000 5>,
   < 1305600000 6>,
   < 1382400000 7>,
   < 1401600000 8>;
  qcom,speed0-bin-v0-c1 =
   < 0 0>,
   < 400000000 1>,
   < 883200000 2>,
   < 1190400000 3>,
   < 1382400000 4>,
   < 1612800000 5>,
   < 1747200000 6>,
   < 1804800000 7>;
  qcom,speed0-bin-v0-cci =
   < 0 0>,
   < 307200000 1>,
   < 403200000 3>,
   < 441600000 4>,
   < 556800000 5>,
   < 614400000 6>;
  #clock-cells = <1>;
  ranges;
  qcom,spm@0 {
   compatible = "qcom,cpu-spm-8976";
   reg = <0x0b111200 0x100>,
         <0x0b011200 0x100>,
         <0x0b1d4000 0x100>;
   reg-names = "spm_c0_base", "spm_c1_base",
         "spm_cci_base";
  };
 };


 apc0_vreg_corner: regulator@b018000 {

  /delete-property/ qcom,cpr-fuse-version-map;
  /delete-property/ qcom,cpr-quotient-adjustment;

  qcom,cpr-speed-bin-max-corners =
    <0 0 2 4 8>;
 };

 apc1_vreg_corner: regulator@b118000 {

  /delete-property/ qcom,cpr-fuse-version-map;
  /delete-property/ qcom,cpr-quotient-adjustment;

  qcom,cpr-speed-bin-max-corners =
    <0 0 2 4 7>;
 };

 gfx_vreg_corner: regulator@98000 {
  qcom,foundry-id-fuse = <37 40 3>;
  qcom,cpr-fuse-version-map =
   <0 (-1) (-1)>,
   <4 (-1) (-1)>;
  qcom,cpr-init-voltage-adjustment =
   <0 0 (-35000) 0 (60000) 0 (60000) 0 (50000)>,
   <0 0 (-35000) 0 (60000) 0 (60000) 0 (50000)>;
  qcom,cpr-target-quotients =
   <376 368 483 453 149 173 78 100>,
   <562 536 675 627 264 303 163 199>,
   <631 606 744 699 315 356 205 245>,
   <780 752 902 854 412 459 283 330>,
   <892 858 1014 960 498 544 357 407>,
   <1010 971 1138 1080 579 626 428 479>,
   <1074 1028 1198 1135 635 675 483 531>,
   <1213 1157 1342 1268 736 771 574 619>,
   <1326 1256 1455 1367 808 852 628 682>,
   <413 401 520 486 173 200 96 121>,
   <575 547 688 638 272 312 169 206>,
   <644 617 757 710 323 365 211 252>,
   <755 730 877 832 396 441 271 316>,
   <829 803 951 905 458 499 327 372>,
   <960 927 1088 1036 547 590 404 451>,
   <1011 973 1135 1080 595 630 453 496>,
   <1188 1135 1317 1246 720 753 562 605>,
   <1301 1234 1430 1345 792 834 616 668>;
 };

 qcom,vidc@1d00000 {
  /delete-property/ qcom,reset-clock-control;
  /delete-property/ qcom,regulator-scaling;
 };

 qcom,msm-thermal {
  vdd-mx-st-supply = <&pm8950_s6_floor_level>;
  qcom,vdd-mx-rstr {
   qcom,vdd-rstr-reg = "vdd-mx-st";
   qcom,levels = <448
     512
     512>;
   qcom,min-level = <16>;
  };
 };
};

&mdss_dsi {
 /delete-property/ qcom,split-dsi-independent-pll;
};

&sdhc_1 {
 qcom,clk-rates = <400000 25000000 50000000 100000000
     186400000 372800000>;
};
# 23 "dts/msm8956-v1.1-loire-kugo_generic.dts" 2
# 1 "dts/msm8956-mtp.dtsi" 1
# 14 "dts/msm8956-mtp.dtsi"
# 1 "dts/msm8976-pinctrl.dtsi" 1
# 14 "dts/msm8976-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@1000000 {
  compatible = "qcom,msm-tlmm-8916";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,num-pins = <145>;
   #qcom,pin-cells = <1>;
   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    num_irqs = <145>;
   };
  };

  cdc-reset-line {
   qcom,pins = <&gp 133>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cdc-reset-line";
   cdc_reset_line_act: cdc_reset_line_on {
    drive-strength = <16>;
    bias-disable;
    output-high;
   };

   cdc_reset_line_sus: cdc_reset_line_off {
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  cdc-pdm-lines {
   qcom,pins = <&gp 120>, <&gp 121>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cdc-pdm-lines";
   cdc_pdm_lines_act: pdm_lines_on {
    drive-strength = <8>;
   };

   cdc_pdm_lines_sus: pdm_lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cdc-pdm-2-lines {
   qcom,pins = <&gp 116>, <&gp 117>, <&gp 118>, <&gp 119>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
   label = "cdc-pdm-2-lines";
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    drive-strength = <8>;
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";
   uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  blsp1_uart1_active {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
   label = "blsp1_uart1_active";
   hsuart_active: default {
    drive-strength = <16>;
    bias-disable;
   };
   };

  blsp1_uart1_sleep {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
   label = "blsp1_uart1_sleep";
   hsuart_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  sdhc2_cd_pin {
   qcom,pins = <&gp 100>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cd-gpio";
   sdc2_cd_on: cd_on {
    drive-strength = <2>;
    bias-pull-up;
   };
   sdc2_cd_off: cd_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  usb_c_intn_pin {
   qcom,pins = <&gp 101>, <&gp 102>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "usb_typec-gpio";
   usbc_int_default: usbc_int_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  cti_trigout_b0 {
   qcom,pins = <&gp 22>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <11>;
   label = "cti-trigout-b0";
   trigout_b0: trigout_b0 {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc: sdc {





   qcom,num-pins = <7>;





   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_rclk {
   qcom,pins = <&sdc 3>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-rclk";
   sdc1_rclk_on: rclk_on {
    bias-pull-down;
   };

   sdc1_rclk_off: rclk_off {
    bias-pull-down;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_clk {
   qcom,pins = <&gp 44>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "sdc3_clk";
   sdc3_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc3_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_cmd {
   qcom,pins = <&gp 43>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "sdc3_cmd";
   sdc3_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_dat {
   qcom,pins = <&gp 39>, <&gp 40>, <&gp 41>, <&gp 42>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
   label = "sdc3_dat";
   sdc3_dat_on: dat_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_dat_off: dat_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc3_wlan_gpio {
   qcom,pins = <&gp 34>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "wlan_en_gpio";
   sdc3_wlan_gpio_active: sdc3_wlan_gpio_active {
    output-high;
    drive-strength = <8>;
    bias-pull-up;
   };
   sdc3_wlan_gpio_sleep: sdc3_wlan_gpio_sleep {
    output-low;
    drive-strength = <2>;
    bias-disable;
   };

  };

  pmx_mdss: pmx_mdss {
   label = "mdss-pins";
   qcom,pin-func = <0>;
   mdss_dsi_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
   };

   mdss_dsi_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_mdss_te: pmx_mdss_te {
   label = "mdss-te-pin";
   qcom,pin-func = <1>;
   mdss_te_active: active {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };

   mdss_te_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };

  spi0_active {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi0-active";

   spi0_default: spi0_default {
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi0_suspend {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "spi0-suspend";

   spi0_sleep: spi0_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  spi0_cs0_active {

   qcom,pins = <&gp 2>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "spi0-cs0-active";
   spi0_cs0_active: cs0_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi0_cs0_suspend {

   qcom,pins = <&gp 2>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "spi0-cs0-suspend";
   spi0_cs0_sleep: cs0_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };


  cci0_active {

   qcom,pins = <&gp 30>, <&gp 29>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci0-active";

   cci0_active: cci0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci0_suspend {

   qcom,pins = <&gp 30>, <&gp 29>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci0-suspend";

   cci0_suspend: cci0_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci1_active {

   qcom,pins = <&gp 104>, <&gp 103>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci1-active";

   cci1_active: cci1_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci1_suspend {

   qcom,pins = <&gp 104>, <&gp 103>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci1-suspend";

   cci1_suspend: cci1_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_2 {

                        qcom,pins = <&gp 6>, <&gp 7>;
                        qcom,num-grp-pins = <2>;
                        qcom,pin-func = <3>;
                        label = "pmx_i2c_2";

                        i2c_2_active: i2c_2_active {
    drive-strength = <2>;
    bias-disable = <0>;
                        };

                        i2c_2_sleep: i2c_2_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
                        };
                };

  pmx_i2c_4 {

   qcom,pins = <&gp 14>, <&gp 15>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_4";

   i2c_4_active: i2c_4_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };

                        i2c_4_sleep: i2c_4_sleep {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };

  pmx_i2c_6 {

   qcom,pins = <&gp 22>, <&gp 23>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_6";

   i2c_6_active: i2c_6_active{
    drive-strength = <2>;
    bias-disable;
   };

   i2c_6_sleep: i2c_6_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_8 {

                        qcom,pins = <&gp 18>, <&gp 19>;
                        qcom,num-grp-pins = <2>;
                        qcom,pin-func = <3>;
                        label = "pmx_i2c_8";

                        i2c_8_active: i2c_8_active{
                                drive-strength = <2>;
                                bias-disable;
                        };

                        i2c_8_sleep: i2c_8_sleep {
                                drive-strength = <2>;
                                bias-disable;
                        };
                };


  cam_sensor_mclk0_default {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk0_default";

   cam_sensor_mclk0_default: cam_sensor_mclk0_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk0_sleep {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk0_sleep";

   cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_rear_default {

   qcom,pins = <&gp 129>, <&gp 35>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear_default";

   cam_sensor_rear_default: cam_sensor_rear_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_sleep {

   qcom,pins = <&gp 129>, <&gp 35>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear_sleep";

   cam_sensor_rear_sleep: cam_sensor_rear_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_vana {

   qcom,pins = <&gp 63>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_rear_vana";

   cam_sensor_rear_vana: cam_sensor_rear_vana {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_vana_sleep {

   qcom,pins = <&gp 63>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_rear_vana_sleep";

   cam_sensor_rear_vana_sleep: cam_sensor_rear_vana_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_default {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk1_default";

   cam_sensor_mclk1_default: cam_sensor_mclk1_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_sleep {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk1_sleep";

   cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front_default {

   qcom,pins = <&gp 130>, <&gp 36>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front_default";

   cam_sensor_front_default: cam_sensor_front_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_sleep {

   qcom,pins = <&gp 130>, <&gp 36>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front_sleep";

   cam_sensor_front_sleep: cam_sensor_front_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_vdig {

   qcom,pins = <&gp 105>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_front_vdig";

   cam_sensor_front_vdig: cam_sensor_front_vdig {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_vdig_sleep {

   qcom,pins = <&gp 105>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_front_vdig_sleep";

   cam_sensor_front_vdig_sleep:
    cam_sensor_front_vdig_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_default {

   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk2_default";

   cam_sensor_mclk2_default: cam_sensor_mclk2_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_sleep {

   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk2_sleep";

   cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front1_default {

   qcom,pins = <&gp 131>, <&gp 38>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front1_default";

   cam_sensor_front1_default: cam_sensor_front1_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front1_sleep {

   qcom,pins = <&gp 131>, <&gp 38>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front1_sleep";

   cam_sensor_front1_sleep: cam_sensor_front1_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };


  pmx_ts_int_active {
   qcom,pins = <&gp 65>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_active";

   ts_int_active: ts_int_active {
    drive-strength = <8>;
    bias-pull-up;
   };
  };

  pmx_ts_int_suspend {
   qcom,pins = <&gp 65>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_suspend";

   ts_int_suspend: ts_int_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_reset_active {
   qcom,pins = <&gp 64>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_active";

   ts_reset_active: ts_reset_active {
    drive-strength = <8>;
    bias-pull-up;
   };
  };

  pmx_ts_reset_suspend {
   qcom,pins = <&gp 64>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_suspend";

   ts_reset_suspend: ts_reset_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_release {
   qcom,pins = <&gp 65>, <&gp 64>;
   qcom,num-grp-pins = <2>;
   label = "pmx_ts_release";

   ts_release: ts_release {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  tlmm_gpio_key: tlmm_gpio_key {
   qcom,pins = <&gp 113>, <&gp 114>, <&gp 115>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <3>;
   label = "tlmm_gpio_key";

   gpio_key_active: gpio_key_active {
    drive-strength = <2>;
    bias-pull-up;
   };

   gpio_key_suspend: gpio_key_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };


  qdsd: qdsd {

   qcom,num-pins = <6>;

   #qcom,pin-cells = <1>;
  };

  pmx_qdsd_clk {
   qcom,pins = <&qdsd 0>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-clk";
   qdsd_clk_sdcard: clk_sdcard {
    bias-disable;
    drive-strength = <7>;
   };

   qdsd_clk_trace: clk_trace {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_clk_swdtrc: clk_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_clk_spmi: clk_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_cmd {
   qcom,pins = <&qdsd 1>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-cmd";
   qdsd_cmd_sdcard: cmd_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_cmd_trace: cmd_trace {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_cmd_swduart: cmd_uart {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_cmd_swdtrc: cmd_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_cmd_jtag: cmd_jtag {
    bias-disable;
    drive-strength = <3>;
   };

   qdsd_cmd_spmi: cmd_spmi {
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  pmx_qdsd_data0 {
   qcom,pins = <&qdsd 2>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data0";
   qdsd_data0_sdcard: data0_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data0_trace: data0_trace {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data0_swduart: data0_uart {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data0_swdtrc: data0_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data0_jtag: data0_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_data0_spmi: data0_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data1 {
   qcom,pins = <&qdsd 3>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data1";
   qdsd_data1_sdcard: data1_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data1_trace: data1_trace {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data1_swduart: data1_uart {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data1_swdtrc: data1_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data1_jtag: data1_jtag {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data2 {
   qcom,pins = <&qdsd 4>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data2";
   qdsd_data2_sdcard: data2_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data2_trace: data2_trace {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data2_swduart: data2_uart {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data2_swdtrc: data2_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };

   qdsd_data2_jtag: data2_jtag {
    bias-pull-up;
    drive-strength = <3>;
   };
  };

  pmx_qdsd_data3 {
   qcom,pins = <&qdsd 5>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data3";
   qdsd_data3_sdcard: data3_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data3_trace: data3_trace {
    bias-pull-down;
    drive-strength = <3>;
   };

   qdsd_data3_swduart: data3_uart {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_data3_swdtrc: data3_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_data3_jtag: data3_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };

   qdsd_data3_spmi: data3_spmi {
    bias-pull-down;
    drive-strength = <3>;
   };
  };


  tpiu_seta_1 {
   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-1";
   seta_1: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_2 {
   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-2";
   seta_2: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_3 {
   qcom,pins = <&gp 10>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-3";
   seta_3: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_4 {
   qcom,pins = <&gp 39>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-4";
   seta_4: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_5 {
   qcom,pins = <&gp 40>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-5";
   seta_5: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_6 {
   qcom,pins = <&gp 41>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-6";
   seta_6: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_7 {
   qcom,pins = <&gp 42>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-7";
   seta_7: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_8 {
   qcom,pins = <&gp 43>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-8";
   seta_8: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_9 {
   qcom,pins = <&gp 45>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-9";
   seta_9: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_10 {
   qcom,pins = <&gp 46>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-10";
   seta_10: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_11 {
   qcom,pins = <&gp 47>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-11";
   seta_11: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_12 {
   qcom,pins = <&gp 48>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-12";
   seta_12: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_13 {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-13";
   seta_13: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_14 {
   qcom,pins = <&gp 69>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-seta-14";
   seta_14: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_15 {
   qcom,pins = <&gp 120>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-15";
   seta_15: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_16 {
   qcom,pins = <&gp 121>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-16";
   seta_16: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_17 {
   qcom,pins = <&gp 130>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-seta-17";
   seta_17: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_18 {
   qcom,pins = <&gp 131>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-seta-18";
   seta_18: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_1 {
   qcom,pins = <&gp 4>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-1";
   setb_1: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_2 {
   qcom,pins = <&gp 5>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-2";
   setb_2: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_3 {
   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-3";
   setb_3: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_4 {
   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-4";
   setb_4: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_5 {
   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-5";
   setb_5: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_6 {
   qcom,pins = <&gp 29>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-6";
   setb_6: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_7 {
   qcom,pins = <&gp 30>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-7";
   setb_7: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_8 {
   qcom,pins = <&gp 31>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-8";
   setb_8: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_9 {
   qcom,pins = <&gp 33>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-9";
   setb_9: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_10 {
   qcom,pins = <&gp 34>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-10";
   setb_10: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_11 {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-11";
   setb_11: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_12 {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-12";
   setb_12: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_13 {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-13";
   setb_13: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_14 {
   qcom,pins = <&gp 38>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-14";
   setb_14: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_15 {
   qcom,pins = <&gp 116>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-15";
   setb_15: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_16 {
   qcom,pins = <&gp 126>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-16";
   setb_16: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_17 {
   qcom,pins = <&gp 128>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-17";
   setb_17: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_18 {
   qcom,pins = <&gp 129>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-setb-18";
   setb_18: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  cross-conn-det {
   qcom,pins = <&gp 144>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cross-conn-det-sw";
   cross_conn_det_act: lines_on {
    drive-strength = <8>;
    output-low;
    bias-pull-down;
   };

   cross_conn_det_sus: lines_off {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  wsa_spkr_sd: wsa-spkr-sd {
   qcom,pins = <&gp 132>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "wsa-spkr-sd";
   wsa_spkr_sd_act: lines_on {
      drive-strength = <8>;
      output-high;
      bias-pull-down;
   };

   wsa_spkr_sd_sus: lines_off {
      drive-strength = <2>;
      output-low;
      bias-disable;
   };
  };


  wsa_clk {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "wsa_clk";
   wsa_clk_on: wsa_on {
    drive-strength = <8>;
    output-high;
   };

   wsa_clk_off: wsa_off {
    drive-strength = <2>;
    output-low;
    bias-pull-down;
   };
  };


  wsa-vi-sense {
   qcom,pins = <&gp 108>, <&gp 109>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "wsa_vi";
   wsa_vi_act: vi_sense_on {
    drive-strength = <8>;
    bias-disable;
   };

   wsa_vi_sus: vi_sense_off {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pri-tlmm-lines {
   qcom,pins = <&gp 123>, <&gp 124>, <&gp 125>, <&gp 127>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <1>;
   label = "pri-tlmm-lines";
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    drive-strength = <8>;
   };
   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  wcnss_pmux_5wire: wcnss_pmux_5wire {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <1>;
   label = "wcnss_5wire_pins";

   wcnss_default: wcnss_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   wcnss_sleep: wcnss_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <0>;
   label = "wcnss_5gpio_pins";

   wcnss_gpio_default: wcnss_gpio_default {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_adv7533_int: pmx_adv7533_int {
   label = "pmx_adv7533_int";
   adv7533_int_active: adv7533_int_active {
    drive-strength = <16>;
    bias-disable;
   };

   adv7533_int_suspend: adv7533_int_suspend {
    drive-strength = <16>;
    bias-disable;
   };
  };

  pmx_adv7533_hpd_int: pmx_adv7533_hpd_int {
   label = "pmx_adv7533_hpd_int";
   adv7533_hpd_int_active: adv7533_hpd_int_active {
    drive-strength = <16>;
    bias-disable;
   };

   adv7533_hpd_int_suspend: adv7533_hpd_int_suspend {
    drive-strength = <16>;
    bias-disable;
   };
  };

  pmx_rd_nfc_int {
   qcom,pins = <&gp 21>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset {
   qcom,pins = <&gp 20>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };
 };
};
# 15 "dts/msm8956-mtp.dtsi" 2
# 1 "dts/msm8976-camera-sensor-mtp.dtsi" 1
# 14 "dts/msm8976-camera-sensor-mtp.dtsi"
&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8950_flash0 &pmi8950_flash1>;
  qcom,torch-source = <&pmi8950_torch0 &pmi8950_torch1>;
  qcom,switch-source = <&pmi8950_switch>;
 };
};

&cci {
 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  cam_vaf-supply = <&pm8950_l17>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2850000>;
  qcom,cam-vreg-max-voltage = <2850000>;
  qcom,cam-vreg-op-mode = <80000>;
 };

 actuator1: qcom,actuator@1 {
  cell-index = <1>;
  reg = <0x1>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  cam_vaf-supply = <&pm8950_l17>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2850000>;
  qcom,cam-vreg-max-voltage = <2850000>;
  qcom,cam-vreg-op-mode = <80000>;
 };

 eeprom0: qcom,eeprom@0 {
  cell-index = <0>;
  reg = <0x0>;
  qcom,eeprom-name = "le2464c";
  compatible = "qcom,eeprom";
  qcom,slave-addr = <0xa0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <1>;

  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,saddr0 = <0xa0>;
  qcom,mem0 = <8192 0x0000 2 0 1 0>;

  cam_vio-supply = <&pm8950_l6>;
  qcom,cam-vreg-name = "cam_vio";
  qcom,cam-vreg-min-voltage = <0>;
  qcom,cam-vreg-max-voltage = <0>;
  qcom,cam-vreg-op-mode = <0>;
  qcom,cam-power-seq-type = "sensor_vreg";
  qcom,cam-power-seq-val = "cam_vio";
  qcom,cam-power-seq-cfg-val = <1>;
  qcom,cam-power-seq-delay = <1>;
  qcom,i2c-freq-mode = <1>;
  status = "ok";
 };

 eeprom1: qcom,eeprom@1 {
  cell-index = <1>;
  reg = <0x1>;
  qcom,eeprom-name = "sunny_8865";
  compatible = "qcom,eeprom";
  qcom,slave-addr = <0x6c>;
  qcom,num-blocks = <8>;

  qcom,page0 = <1 0x0100 2 0x01 1 1>;
  qcom,poll0 = <0 0x0 2 0x0 1 0>;
  qcom,mem0 = <0 0x0 2 0x0 1 0>;

  qcom,page1 = <1 0x5002 2 0x00 1 0>;
  qcom,poll1 = <0 0x0 2 0x0 1 0>;
  qcom,mem1 = <0 0x0 2 0x0 1 0>;

  qcom,page2 = <1 0x3d84 2 0xC0 1 0>;
  qcom,poll2 = <0 0x0 2 0x0 1 0>;
  qcom,mem2 = <0 0x0 2 0x0 1 0>;

  qcom,page3 = <1 0x3d88 2 0x70 1 0>;
  qcom,poll3 = <0 0x0 2 0x0 1 0>;
  qcom,mem3 = <0 0x0 2 0x0 1 0>;

  qcom,page4 = <1 0x3d89 2 0x10 1 0>;
  qcom,poll4 = <0 0x0 2 0x0 1 0>;
  qcom,mem4 = <0 0x0 2 0x0 1 0>;

  qcom,page5 = <1 0x3d8A 2 0x70 1 0>;
  qcom,poll5 = <0 0x0 2 0x0 1 0>;
  qcom,mem5 = <0 0x0 2 0x0 1 0>;

  qcom,page6 = <1 0x3d8B 2 0xf4 1 0>;
  qcom,poll6 = <0 0x0 2 0x0 1 0>;
  qcom,mem6 = <0 0x0 2 0x0 1 0>;

  qcom,page7 = <1 0x3d81 2 0x01 1 10>;
  qcom,poll7 = <0 0x0 2 0x0 1 1>;
  qcom,mem7 = <1536 0x7010 2 0 1 0>;

  cam_vdig-supply = <&pm8950_l23>;
  cam_vana-supply = <&pm8950_l22>;
  cam_vio-supply = <&pm8950_l6>;
  cam_vaf-supply = <&pm8950_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_default &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk2_sleep &cam_sensor_front1_sleep>;
  gpios = <&msm_gpio 28 0>,
   <&msm_gpio 131 0>,
   <&msm_gpio 38 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,cam-power-seq-type = "sensor_vreg", "sensor_vreg", "sensor_vreg",
   "sensor_gpio", "sensor_gpio" , "sensor_clk";
  qcom,cam-power-seq-val = "cam_vdig", "cam_vana", "cam_vio",
   "sensor_gpio_reset", "sensor_gpio_standby","sensor_cam_mclk";
  qcom,cam-power-seq-cfg-val = <1 1 1 1 1 24000000>;
   qcom,cam-power-seq-delay = <1 1 1 30 30 5>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x42545468>,
   <&clock_gcc 0x222f8fff>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <270>;
  qcom,eeprom-src = <&eeprom0>;
  qcom,actuator-src = <&actuator0>;
  qcom,led-flash-src = <&led_flash0>;
  cam_vdig-supply = <&pm8950_l3>;
  cam_vio-supply = <&pm8950_l6>;
  cam_vaf-supply = <&pm8950_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1100000 0 2850000>;
  qcom,cam-vreg-max-voltage = <1100000 0 2850000>;
  qcom,cam-vreg-op-mode = <200000 0 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
    &cam_sensor_rear_default
    &cam_sensor_rear_vana>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep
    &cam_sensor_rear_vana_sleep>;
  gpios = <&msm_gpio 26 0>,
   <&msm_gpio 129 0>,
   <&msm_gpio 35 0>,
   <&msm_gpio 63 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-vana = <3>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0",
   "CAM_VANA";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  cam_vdig-supply = <&pm8950_l23>;
  cam_vana-supply = <&pm8950_l22>;
  cam_vio-supply = <&pm8950_l6>;
  cam_vaf-supply = <&pm8950_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana",
       "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <200000 0 80000 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front_sleep>;
  gpios = <&msm_gpio 27 0>,
   <&msm_gpio 130 0>,
   <&msm_gpio 36 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
   "CAM_RESET1",
   "CAM_STANDBY1";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
    <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@2 {
  cell-index = <2>;
  compatible = "qcom,camera";
  reg = <0x02>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  qcom,eeprom-src = <&eeprom1>;
  qcom,actuator-src = <&actuator1>;
  cam_vdig-supply = <&pm8950_l23>;
  cam_vana-supply = <&pm8950_l22>;
  cam_vio-supply = <&pm8950_l6>;
  cam_vaf-supply = <&pm8950_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_default &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk2_sleep &cam_sensor_front1_sleep>;
  gpios = <&msm_gpio 28 0>,
   <&msm_gpio 131 0>,
   <&msm_gpio 38 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x42545468>,
   <&clock_gcc 0x222f8fff>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@78 {
  compatible = "ovti,ov2685";
  reg = <0x78>;
  qcom,slave-id = <0x78 0x300a 0x2685>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <0>;
  qcom,sensor-name = "ov2685";
  cam_vio-supply = <&pm8950_l6>;
  cam_vana-supply = <&pm8950_l22>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <0 2800000>;
  qcom,cam-vreg-max-voltage = <0 2800000>;
  qcom,cam-vreg-op-mode = <0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default &cam_sensor_front_default
    &cam_sensor_front_vdig>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front_sleep
    &cam_sensor_front_vdig_sleep>;
  gpios = <&msm_gpio 27 0>,
   <&msm_gpio 130 0>,
   <&msm_gpio 36 0>,
   <&msm_gpio 105 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-vdig = <3>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
       "CAM_RESET1",
       "CAM_STANDBY1",
       "CAM_VDIG";
  qcom,gpio-set-tbl-num = <1 1>;
  qcom,gpio-set-tbl-flags = <0 2>;
  qcom,gpio-set-tbl-delay = <1000 30000>;
  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x3>;
  qcom,sensor-position = <0x100>;
  qcom,sensor-mode = <1>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
  <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
 };
};
# 16 "dts/msm8956-mtp.dtsi" 2
# 1 "dts/msm8976-mdss-mtp.dtsi" 1
# 14 "dts/msm8976-mdss-mtp.dtsi"
&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&dsi_dual_nt35597_video {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_hfp";
};

&dsi_dual_nt35597_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,partial-update-enabled;
 qcom,panel-roi-alignment = <720 128 720 128 720 128>;
};

&dsi_nt35597_dsc_video {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "dsc_mode";
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_hfp";
};

&dsi_nt35597_dsc_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "dsc_mode";
};

&pmx_mdss {
 qcom,num-grp-pins = <3>;
 qcom,pins = <&gp 25>, <&gp 66>, <&gp 107>;
};

&pmx_mdss_te {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 24>;
};

&mdss_dsi0 {
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 qcom,dsi-pref-prim-pan = <&dsi_dual_nt35597_video>;

 qcom,platform-reset-gpio = <&msm_gpio 25 0>;
 qcom,platform-bklight-en-gpio = <&msm_gpio 66 0>;
 qcom,panel-mode-gpio = <&msm_gpio 107 0>;
};

&mdss_dsi1 {
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 qcom,dsi-pref-prim-pan = <&dsi_dual_nt35597_video>;

 qcom,platform-reset-gpio = <&msm_gpio 25 0>;
 qcom,platform-bklight-en-gpio = <&msm_gpio 66 0>;
 qcom,panel-mode-gpio = <&msm_gpio 107 0>;
};

&labibb {
 status = "ok";
 qpnp,qpnp-labibb-mode = "lcd";
};

&ibb_regulator {
 qcom,qpnp-ibb-discharge-resistor = <32>;
};
# 17 "dts/msm8956-mtp.dtsi" 2
# 1 "dts/msm8976-wsa881x.dtsi" 1
# 13 "dts/msm8976-wsa881x.dtsi"
&slim_msm {
 tasha_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170211>;
    qcom,spkr-sd-n-gpio = <&msm_gpio 132 0>;

   };

   wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170212>;
    qcom,spkr-sd-n-gpio = <&msm_gpio 132 0>;

   };

   wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170213>;
    qcom,spkr-sd-n-gpio = <&msm_gpio 132 0>;

   };

   wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170214>;
    qcom,spkr-sd-n-gpio = <&msm_gpio 132 0>;

   };
  };
 };
};
# 18 "dts/msm8956-mtp.dtsi" 2

&i2c_4 {
 synaptics@20 {
  compatible = "synaptics,dsx";
  reg = <0x20>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <65 0x2008>;
  avdd-supply = <&pm8950_l10>;
  vdd-supply = <&pm8950_l6>;

  pinctrl-names = "pmx_ts_active","pmx_ts_suspend","pmx_ts_release";
  pinctrl-0 = <&ts_int_active &ts_reset_active>;
  pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
  pinctrl-2 = <&ts_release>;
  synaptics,irq-gpio = <&msm_gpio 65 0x2008>;
  synaptics,reset-gpio = <&msm_gpio 64 0x0>;
  synaptics,i2c-pull-up;
  synaptics,power-down;
  synaptics,disable-gpios;
  synaptics,detect-device;
  synaptics,bypass-packrat-id-check;
  synaptics,device1 {
   synaptics,package-id = <3528>;
   synaptics,bypass-sensor-coords-check;
   synaptics,display-coords = <0 0 1439 2559>;
   synaptics,panel-coords = <0 0 1439 2559>;
  };
 };
};

&i2c_2 {

 smb1351-charger@1d {
  compatible = "qcom,smb1351-charger";
  reg = <0x1d>;
  qcom,parallel-en-pin-polarity = <1>;
  qcom,parallel-charger;
  qcom,float-voltage-mv = <4400>;
  qcom,recharge-mv = <100>;
 };
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key_active>;
  pinctrl-1 = <&gpio_key_suspend>;

  camera_focus {
   label = "camera_focus";
   gpios = <&msm_gpio 115 0x1>;
   linux,input-type = <1>;
   linux,code = <0x210>;
   debounce-interval = <15>;
  };

  camera_snapshot {
   label = "camera_snapshot";
   gpios = <&msm_gpio 114 0x1>;
   linux,input-type = <1>;
   linux,code = <0x2fe>;
   debounce-interval = <15>;
  };

  vol_up {
   label = "volume_up";
   gpios = <&msm_gpio 113 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   debounce-interval = <15>;
  };
 };

 sound-9335 {
  qcom,msm-gpios =
   "quin_i2s",
   "us_eu_gpio";
  qcom,pinctrl-names =
   "all_off",
   "quin_act",
   "us_eu_gpio_act",
   "quin_us_eu_gpio_act";
  pinctrl-names =
   "all_off",
   "quin_act",
   "us_eu_gpio_act",
   "quin_us_eu_gpio_act";
  pinctrl-0 = <&pri_tlmm_lines_sus &cross_conn_det_sus>;
  pinctrl-1 = <&pri_tlmm_lines_act &cross_conn_det_sus>;
  pinctrl-2 = <&pri_tlmm_lines_sus &cross_conn_det_act>;
  pinctrl-3 = <&pri_tlmm_lines_act &cross_conn_det_act>;
  qcom,cdc-us-euro-gpios = <&msm_gpio 144 0>;
 };
};

&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};


&spmi_bus {
 qcom,pmi8950@3 {
  qcom,leds@d800 {
   qcom,fs-curr-ua = <20000>;
  };

  qcom,haptic@c000 {
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0>,
    <0x3 0xc0 0x1>;
   interrupt-names = "sc-irq", "play-irq";
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = "lra";
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,use-play-irq;
   qcom,use-sc-irq;
   qcom,wave-samples = [3e 3e 3e 3e 3e 3e 3e 3e];
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
   qcom,lra-auto-res-mode="qwd";
   qcom,lra-high-z="opt1";
   qcom,lra-res-cal-period = <0>;
   qcom,correct-lra-drive-freq;
   qcom,misc-trim-error-rc19p2-clk-reg-present;
  };
 };
};

&sdhc_1 {
 vdd-supply = <&pm8950_l8>;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 570000>;

 vdd-io-supply = <&pm8950_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,nonremovable;

 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm8950_l11>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <15000 800000>;

 vdd-io-supply = <&pm8950_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
   1 &intc 0 221 0
   2 &msm_gpio 100 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&msm_gpio 100 0x1>;

 status = "ok";
};

&sdhc_3 {
 vdd-supply = <&pm8950_l5>;
 qcom,vdd-voltage-level = <1800000 1800000>;
 qcom,vdd-current-level = <200 639000>;

 vdd-io-supply = <&pm8950_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 639000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc3_clk_on &sdc3_cmd_on &sdc3_dat_on
     &sdc3_wlan_gpio_active>;
 pinctrl-1 = <&sdc3_clk_off &sdc3_cmd_off &sdc3_dat_off
     &sdc3_wlan_gpio_sleep>;

 status = "disabled";
};



&tpiu {
 pinctrl-names = "sdcard", "trace", "swduart",
   "swdtrc", "jtag", "spmi";

 pinctrl-0 = <&qdsd_clk_sdcard &qdsd_cmd_sdcard
       &qdsd_data0_sdcard &qdsd_data1_sdcard
       &qdsd_data2_sdcard &qdsd_data3_sdcard>;
 pinctrl-1 = <&qdsd_clk_trace &qdsd_cmd_trace
       &qdsd_data0_trace &qdsd_data1_trace
       &qdsd_data2_trace &qdsd_data3_trace>;
 pinctrl-2 = <&qdsd_cmd_swduart &qdsd_data0_swduart
       &qdsd_data1_swduart &qdsd_data2_swduart
       &qdsd_data3_swduart>;
 pinctrl-3 = <&qdsd_clk_swdtrc &qdsd_cmd_swdtrc
       &qdsd_data0_swdtrc &qdsd_data1_swdtrc
       &qdsd_data2_swdtrc &qdsd_data3_swdtrc>;
 pinctrl-4 = <&qdsd_cmd_jtag &qdsd_data0_jtag
       &qdsd_data1_jtag &qdsd_data2_jtag
       &qdsd_data3_jtag>;
 pinctrl-5 = <&qdsd_clk_spmi &qdsd_cmd_spmi
       &qdsd_data0_spmi &qdsd_data3_spmi>;
};

/{
 mtp_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;
# 1 "dts/batterydata-itech-3000mah-4200mv.dtsi" 1
# 13 "dts/batterydata-itech-3000mah-4200mv.dtsi"
qcom,itech-3000mah-4200mv {

 qcom,max-voltage-uv = <4200000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,batt-id-kohm = <150>;
 qcom,battery-beta = <3500>;
 qcom,fastchg-current-ma = <3000>;
 qcom,fg-cc-cv-threshold-mv = <4190>;
 qcom,battery-type = "itech_3000mah_4200mv";
 qcom,checksum = <0x5194>;
 qcom,fg-profile-data = [
   CD 83 23 77
   F1 7A 88 74
   78 83 DB 7C
   10 90 29 96
   29 82 9B 98
   DF B5 FF C0
   58 18 F5 83
   5F 7C C3 7B
   1A 75 57 83
   B3 61 0A 80
   0B 8C 85 82
   98 93 8A B5
   6C C1 5E 11
   D5 0B B3 58
   FB 6A 71 FD
   27 46 A8 37
   AF 41 00 00
   5F 46 E4 2B
   5E 34 00 00
   00 00 00 00
   00 00 00 00
   AF 71 DA 70
   0B 76 8E 78
   A4 76 8B 69
   9F 6C 14 78
   77 75 60 63
   E2 75 4F C3
   0F 66 58 13
   54 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 00
 ];
};
# 253 "dts/msm8956-mtp.dtsi" 2
# 1 "dts/batterydata-itech-3000mah.dtsi" 1
# 13 "dts/batterydata-itech-3000mah.dtsi"
qcom,itech-3000mah {

 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,batt-id-kohm = <100>;
 qcom,battery-type = "itech_3000mah";
 qcom,chg-rslow-comp-c1 = <4365000>;
 qcom,chg-rslow-comp-c2 = <8609000>;
 qcom,chg-rslow-comp-thr = <0xBE>;
 qcom,chg-rs-to-rslow = <761000>;
 qcom,fastchg-current-ma = <2000>;
 qcom,fg-cc-cv-threshold-mv = <4340>;
 qcom,checksum = <0x0B7C>;
 qcom,fg-profile-data = [
  F0 83 6B 7D
  66 81 EC 77
  43 83 E3 5A
  7C 81 33 8D
  E1 81 EC 98
  7B B5 F8 BB
  5B 12 E2 83
  4A 7C 63 80
  CF 75 50 83
  FD 5A 83 82
  E6 8E 12 82
  B6 9A 1A BE
  BE CB 55 0E
  96 0B E0 5A
  CE 6E 71 FD
  2A 31 7E 47
  CF 40 00 00
  DB 45 0F 32
  AF 31 00 00
  00 00 00 00
  00 00 00 00
  E3 6A 60 69
  9E 6D 47 83
  13 7C 23 70
  0B 74 8F 80
  DB 75 17 68
  BA 75 BF B3
  21 5B 69 B5
  6C A0 71 0C
  28 00 FF 36
  F0 11 30 03
  00 00 00 0E
 ];
};
# 254 "dts/msm8956-mtp.dtsi" 2
 };
};

&pmi8950_fg {
 qcom,battery-data = <&mtp_batterydata>;
};

&pmi8950_charger {
 qcom,battery-data = <&mtp_batterydata>;
 qcom,chg-led-support;
 qcom,chg-led-sw-controls;
};

&pm8950_cajon_dig {
 status = "disabled";
};

&pm8950_cajon_analog {
 status = "disabled";
};
# 24 "dts/msm8956-v1.1-loire-kugo_generic.dts" 2
# 1 "dts/msm8956-loire-common.dtsi" 1
# 19 "dts/msm8956-loire-common.dtsi"
/ {
 memory {
  debug_region: debug_region@0 {
   compatible = "qcom,debug_memory";
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x57E00000 0 0x100000>;
   label = "debug_mem";
  };

  pstore_reserve_mem: pstore_reserve_mem_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x57F00000 0 0x100000>;
   label = "pstore_reserve_mem";
  };

  fb_mem: fb_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0 0 0x1000000>;
   label = "fb_mem";
  };

  tz_app_mem: tz_app_mem@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x8dd00000 0x0 0x1400000>;
   label = "tz_app_mem";
  };

 };

};

&soc {
 fpc1145 {
  status = "ok";
  compatible = "fpc,fpc1020", "fpc1145";
  interrupt-parent = <&msm_gpio>;
  interrupts = <106 0x0>;
  fpc,gpio_rst = <&msm_gpio 69 0x0>;
  fpc,gpio_irq = <&msm_gpio 106 0x0>;
  fpc,gpio_ldo = <&msm_gpio 112 0>;
  vcc_spi-supply = <&pm8950_s4>;

  pinctrl-names = "fpc1145_reset_reset",
    "fpc1145_reset_active",
    "fpc1145_irq_active",
    "fpc1145_ldo_enable",
    "fpc1145_ldo_disable";

  pinctrl-0 = <&msm_gpio_69_def>;
  pinctrl-1 = <&msm_gpio_69_output_high>;
  pinctrl-2 = <&msm_gpio_106_def>;
  pinctrl-3 = <&msm_gpio_112_enable>;
  pinctrl-4 = <&msm_gpio_112_def>;
 };


 spi@0x78B5000 {
  status = "disabled";
 };


 blsp1_hsuart2: hsuart@78b0000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x78b0000 0x200>,
   <0x7884000 0x1f000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_hsuart2>;
  interrupts = <0 1>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 108 0
    1 &intc 0 238 0>;

  qcom,tx-gpio = <&msm_gpio 4 0>;
  qcom,rx-gpio = <&msm_gpio 5 0>;
  qcom,cts-gpio = <&msm_gpio 6 0>;
  qcom,rfr-gpio = <&msm_gpio 7 0>;
  /delete-property/ qcom,inject-rx-on-wakeup;
  /delete-property/ qcom,rx-char-to-inject;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xf8a61c96>,
    <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&msm_gpio_4_act &msm_gpio_5_def &msm_gpio_6_def &msm_gpio_7_act>;
  pinctrl-1 = <&msm_gpio_4_sus &msm_gpio_5_def &msm_gpio_6_def &msm_gpio_7_sus>;
  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,msm-bus,name = "blsp1_hsuart2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
     <86 512 0 0>,
     <86 512 500 800>;
  status = "okay";
 };

 bluesleep {
  compatible = "qcom,bluesleep";
  bt_host_wake = <&msm_gpio 17 0x00>;
  bt_ext_wake = <&msm_gpio 18 0x00>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <17 0>;
  interrupt-names = "host_wake";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&msm_gpio_17_act &msm_gpio_18_def>;
  pinctrl-1 = <&msm_gpio_17_sus &msm_gpio_18_def>;
 };

 bcm43xx {
  compatible = "bcm,bcm43xx";
  bcm,reg-on-gpio = <&msm_gpio 19 0x00>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&msm_gpio_19_def>;
  pinctrl-1 = <&msm_gpio_19_def>;
 };


        i2c@7af6000 {
                nfc@28 {
                        compatible = "nxp,pn547";
                        reg = <0x28>;
                        interrupt-parent = <&msm_gpio>;
                        interrupts = <33 0x1>;
                        nxp,irq_gpio = <&msm_gpio 33 0x00>;
                        nxp,dwld_en = <&msm_gpio 16 0x00>;
                        nxp,ven = <&msm_gpio 34 0x01>;
                        qcom,clk-src = "BBCLK2";
                        qcom,clk-gpio = <&pm8950_gpios 5 0x00>;
                        clocks = <&clock_gcc 0x498938e5>;
                        clock-names = "nfc_clk";
                        pinctrl-names = "pn547-active", "pn547-inactive";
                        pinctrl-0 = <&msm_gpio_33_def &msm_gpio_16_def>;
                        pinctrl-1 = <&msm_gpio_33_def &msm_gpio_16_def>;
                };
        };






 i2c@78b8000 {
  qcom,clk-freq-out = <355000>;
  pinctrl-0 = <&msm_gpio_14_def &msm_gpio_15_def>;
  pinctrl-1 = <&msm_gpio_14_sus &msm_gpio_15_sus>;
  status = "okay";

  /delete-node/ synaptics@20;

  synaptics_clearpad@2c {
   compatible = "synaptics,clearpad";
   reg = <0x2c>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <65 0x2>;
   synaptics,irq_gpio = <&msm_gpio 65 0x00>;
   chip_id = <0x40>;
   post_probe_start = <1>;
   synaptics,firmware_name = "touch_module_id_0x%02x.img";
   flash_on_post_probe = <0>;
   flip_config = <0>;
   watchdog_enabled = <1>;
   watchdog_delay_ms = <3000>;
   charger_supported = <0>;
   pen_supported = <0>;
   glove_supported = <1>;
   cover_supported = <1>;
   touch_pressure_enabled = <1>;
   touch_size_enabled = <0>;
   touch_orientation_enabled = <0>;
   preset_x_max = <1079>;
   preset_y_max = <1919>;
   preset_n_fingers = <10>;
   wakeup_gesture_supported = <1>;
   wakeup_gesture_lpm_disabled = <1>;
   wakeup_gesture_timeout = <0>;
   wakeup_gesture {
    double_tap {
     gesture_code = <0x0003>;
     event_00 {
      type = <2>;
      message = "=== DOUBLE TAP ===";
     };
     event_01 {
      type = <1>;
      code = <143>;
      down = <1>;
     };
     event_02 {
      type = <1>;
      code = <143>;
      down = <0>;
     };
     event_03 {
      type = <99>;
     };
    };
   };

   clearpad_default {
    flash_default_timeout_ms = <20000>;
    calibrate_on_fwflash = <0>;
    calibration_supported = <0>;
    hwreset_delay_for_powerup_ms = <220>;
    interrupt_default_wait_ms = <1000>;
   };
   S3330 {
    flash_default_timeout_ms = <20000>;
    calibrate_on_fwflash = <0>;
    calibration_supported = <0>;
    hwreset_delay_for_powerup_ms = <220>;
    interrupt_default_wait_ms = <1000>;
   };
   S332U {
    flash_default_timeout_ms = <20000>;
    calibrate_on_fwflash = <1>;
    calibration_supported = <1>;
    hwreset_delay_for_powerup_ms = <220>;
    interrupt_default_wait_ms = <1000>;
   };
  };
 };





 serial@7af0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x7af0000 0x200>;
  interrupts = <0 307 0>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x1e1965a3>,
    <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "default";
  pinctrl-0 = <&msm_gpio_20_def &msm_gpio_21_def>;
  status = "okay";
 };


 i2c@7af6000 {
  qcom,clk-freq-out = <355000>;
  pinctrl-0 = <&msm_gpio_22_def &msm_gpio_23_def>;
  pinctrl-1 = <&msm_gpio_22_def &msm_gpio_23_def>;
  status = "okay";
  as3668@42 {
   compatible = "as3668";
   reg = <0x42>;
   label = "rgb";
   status = "okay";
   somc,led_num = <3>;
   somc,pattern_start_source = <0>;
   somc,pwm_source = <0>;
   somc,pattern_pwm_dim_speed_down_ms = <0>;
   somc,pattern_pwm_dim_speed_up_ms = <0>;
   somc,pattern_source_mask = <7>;
   somc,pattern_multiple_pulse = <1>;
   somc,pattern_tp_led = <0>;
   somc,pattern_fade_out = <0>;
   somc,color_variation_max_num = <1>;
   somc,max_current_uA = <0 12000 5000 4000 4000 8000 8000>;
   somc,rgb_blue {
    label = "rgb";
    linux,name = "led:rgb_blue";
    somc,pattern_frame_mask = <0>;
    somc,pattern_frame_delay = <0>;
    linux,default-trigger = "none";
   };
   somc,rgb_red {
    label = "rgb";
    linux,name = "led:rgb_red";
    somc,pattern_frame_mask = <0>;
    somc,pattern_frame_delay = <0>;
    linux,default-trigger = "none";
   };
   somc,rgb_green {
    label = "rgb";
    linux,name = "led:rgb_green";
    somc,pattern_frame_mask = <0>;
    somc,pattern_frame_delay = <0>;
    linux,default-trigger = "none";
   };
  };
 };

 somc_pinctrl: somc_pinctrl {
  compatible = "somc-pinctrl";
  pinctrl-names = "platform_common_default",
    "product_common_default",
    "variant_default";
  pinctrl-0 = <&msm_gpio_4_sus &msm_gpio_5_def
     &msm_gpio_6_def &msm_gpio_7_sus &msm_gpio_8_def
     &msm_gpio_9_def &msm_gpio_10_def &msm_gpio_11_def
     &msm_gpio_12_def &msm_gpio_13_def &msm_gpio_14_def
     &msm_gpio_15_def &msm_gpio_16_def &msm_gpio_17_sus
     &msm_gpio_18_def &msm_gpio_19_def &msm_gpio_20_def
     &msm_gpio_21_def &msm_gpio_22_def &msm_gpio_23_def
     &msm_gpio_24_def &msm_gpio_25_def &msm_gpio_26_def
     &msm_gpio_27_def &msm_gpio_28_def &msm_gpio_29_def
     &msm_gpio_30_def &msm_gpio_31_def &msm_gpio_32_def
     &msm_gpio_33_def &msm_gpio_34_def &msm_gpio_35_def
     &msm_gpio_36_def &msm_gpio_37_def &msm_gpio_38_def
     &msm_gpio_39_def &msm_gpio_40_def &msm_gpio_41_def
     &msm_gpio_42_def &msm_gpio_43_def &msm_gpio_44_def
     &msm_gpio_45_def &msm_gpio_46_def &msm_gpio_47_def
     &msm_gpio_48_def &msm_gpio_49_def &msm_gpio_50_def
     &msm_gpio_51_def &msm_gpio_52_def &msm_gpio_56_def
     &msm_gpio_60_def &msm_gpio_62_def &msm_gpio_63_def
     &msm_gpio_64_def &msm_gpio_65_def &msm_gpio_66_def
     &msm_gpio_67_def &msm_gpio_68_def &msm_gpio_69_def
     &msm_gpio_74_def &msm_gpio_75_def &msm_gpio_92_def
     &msm_gpio_94_def &msm_gpio_95_def &msm_gpio_96_def
     &msm_gpio_97_def &msm_gpio_100_def &msm_gpio_101_def
     &msm_gpio_103_def &msm_gpio_104_def &msm_gpio_106_def
     &msm_gpio_107_def &msm_gpio_108_def &msm_gpio_109_def
     &msm_gpio_110_def &msm_gpio_111_def &msm_gpio_112_def
     &msm_gpio_116_def &msm_gpio_122_def &msm_gpio_124_def
     &msm_gpio_126_def &msm_gpio_127_def &msm_gpio_128_def
     &msm_gpio_129_def &msm_gpio_130_def &msm_gpio_131_def
     &msm_gpio_132_def &msm_gpio_136_def &msm_gpio_137_def
     &msm_gpio_141_def &msm_gpio_143_def &msm_gpio_144_def>;



  pinctrl-1 = <>;



  pinctrl-2 = <>;



  pinctrl-3 = <>;
 };

 mdss_dsi: qcom,mdss_dsi@0 {
  vdda-supply = <&pm8950_l23>;

  mdss_dsi0: qcom,mdss_dsi_ctrl0@1a94000 {
   vdd-supply = <&pm8950_l23>;
   vddio-supply = <&pm8950_l6>;
   touch-avdd-supply = <&pm8950_l22>;
  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@1a96000 {
   vdd-supply = <&pm8950_l23>;
   vddio-supply = <&pm8950_l6>;
   touch-avdd-supply = <&pm8950_l22>;
  };
 };

 dsi_panel_pwr_supply_hybrid_incell: dsi_panel_pwr_supply_hybrid_incell {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vdd";
   qcom,supply-min-voltage = <1200000>;
   qcom,supply-max-voltage = <1200000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "lab";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@3 {
   reg = <3>;
   qcom,supply-name = "ibb";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@4 {
   reg = <4>;
   qcom,supply-name = "touch-avdd";
   qcom,supply-min-voltage = <3000000>;
   qcom,supply-max-voltage = <3000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };
 };

 dsi_panel_pwr_supply_full_incell: dsi_panel_pwr_supply_full_incell {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vdd";
   qcom,supply-min-voltage = <1200000>;
   qcom,supply-max-voltage = <1200000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "lab";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@3 {
   reg = <3>;
   qcom,supply-name = "ibb";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  /delete-node/ qcom,panel-supply-entry@4;
 };

 slim_msm: slim@c140000 {
  tasha_codec {
   qcom,cdc-micbias1-mv = <1800>;
   qcom,cdc-micbias2-mv = <2450>;
   qcom,cdc-micbias3-mv = <2450>;
   qcom,cdc-micbias4-mv = <1800>;
   qcom,cdc-dmic-sample-rate = <2400000>;
  };
 };

 tlmm_pinmux: pinctrl@1000000 {
  wsa-spkr-sd {
   qcom,pins = <&gp 132>, <&gp 101>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "wsa-spkr-sd";
   wsa_spkr_sd_act: lines_on {
    drive-strength = <2>;
    output-high;
    bias-pull-down;
   };

   wsa_spkr_sd_sus: lines_off {
    drive-strength = <2>;
    output-low;
    bias-disable;
   };
  };

  pri_tlmm_lines_act {
   qcom,pins = <&gp 123>, <&gp 124>, <&gp 125>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "pri_tlmm_lines_act";
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    drive-strength = <8>;
   };
  };

  pri_tlmm_lines_sus {
   qcom,pins = <&gp 123>, <&gp 124>, <&gp 125>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "pri_tlmm_lines_sus";
   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };
 };

 sound-9335 {
  qcom,msm-mbhc-hphl-swh = <1>;
  /delete-property/ qcom,cdc-us-euro-gpios;
  qcom,ear-en-gpios = <&msm_gpio 143 0>;
  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "LDO_H", "MCLK",
   "AMIC1", "LDO_H",
   "LDO_H", "AHC ISNS",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC3", "MIC BIAS3",
   "MIC BIAS3", "ANCLeft Headset Mic",
   "AMIC4", "LDO_H",
   "LDO_H", "AHC VSNS",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC3", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic3",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";
  qcom,msm-ext-pa = "quaternary", "quinary";
  qcom,msm-gpios =
   "quin_i2s",
   "quat_i2s";
  qcom,pinctrl-names =
   "all_off",
   "quin_act",
   "quat_act",
   "quin_quat_act";
  pinctrl-names =
   "all_off",
   "quin_act",
   "quat_act",
   "quin_quat_act";
  pinctrl-0 = <&pri_tlmm_lines_sus &sec_tlmm_lines_sus &sec_tlmm_2_lines_sus>;
  pinctrl-1 = <&pri_tlmm_lines_act &sec_tlmm_lines_sus &sec_tlmm_2_lines_sus>;
  pinctrl-2 = <&pri_tlmm_lines_sus &sec_tlmm_lines_act &sec_tlmm_2_lines_act>;
  pinctrl-3 = <&pri_tlmm_lines_act &sec_tlmm_lines_act &sec_tlmm_2_lines_act>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&pcm3>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-pcm-dsp.3",
    "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe",
    "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm",
    "msm-pcm-lpa";
 };

 ldo_vibrator {
  compatible = "ldo-vibrator";
  gpios = <&pmi8950_gpios 2 1>;
 };

 qcom,wdt@b017000 {
  qcom,bark-time = <12000>;
 };

 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";

  vol_up {
   label = "volume_up";
   gpios = <&msm_gpio 130 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };

  vol_dn {
   label = "volume_down";
   gpios = <&msm_gpio 113 0x1>;
   linux,input-type = <1>;
   linux,code = <114>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };

  camera_focus {
   label = "camera_focus";
   gpios = <&msm_gpio 114 0x1>;
   linux,input-type = <1>;
   linux,code = <0x210>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };

  camera_snapshot {
   label = "camera_snapshot";
   gpios = <&msm_gpio 115 0x1>;
   linux,input-type = <1>;
   linux,code = <0x2fe>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };

 bu520x1nvx {
  compatible = "rohm,bu520x1nvx";

  acc_cover {
   label = "lid";
   gpios = <&msm_gpio 68 0x1>;
   lid-pin = <1>;
   open-debounce-interval = <120>;
   close-debounce-interval = <300>;
  };
 };

 sim_detect {
  compatible = "sim-detect";

  sim1_det {
   label = "sim-detection";
   gpios = <&msm_gpio 60 0x0>;
   debounce-interval = <10>;
  };
 };

 qcom,msm-imem@8600000 {
  debug_base@18 {
   compatible = "qcom,msm-imem-debug_base";
   reg = <0x18 4>;
  };
 };

 ramoops {
  compatible = "ramoops";
  status = "ok";

  android,ramoops-buffer-start = <0x57F00000>;
  android,ramoops-buffer-size = <0x100000>;
  android,ramoops-console-size = <0x40000>;
  android,ramoops-record-size = <0x20000>;
  android,ramoops-ftrace-size = <0x20000>;
  android,ramoops-pmsg-size = <0x20000>;
  android,ramoops-dump-oops = <0x1>;
  linux,contiguous-region = <&pstore_reserve_mem>;
  android,ramoops-hole {
   compatible = "qcom,msm-contig-mem";
   qcom,memblock-reserve = <0x57F00000 0x00100000>;
  };
 };

 pcm3: qcom,msm-pcm-bit {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <3>;
  qcom,msm-pcm-bit;
 };

 bcmdhd_wlan {
  compatible = "android,bcmdhd_wlan";
  gpios = <&msm_gpio 48 0x00>,
   <&msm_gpio 45 0x00>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&msm_gpio_48_def &msm_gpio_45_def>;
  pinctrl-1 = <&msm_gpio_48_def &msm_gpio_45_def>;
 };

 usb_otg: usb@78db000 {
  qcom,usb-switch-sel-gpio = <&pmi8950_gpios 1 0>;
  qcom,usbin-vadc = <&pmi8950_vadc>;
 };

 qcom,sensor-information {

  sensor_information15: qcom,sensor-information-15 {
   qcom,alias-name = "emmc_therm";
   qcom,scaling-factor = <10>;
  };

  sensor_information100: qcom,sensor-information-100 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "bms";
   qcom,alias-name = "batt_therm";
   qcom,scaling-factor = <1000>;
  };

  sensor_information101: qcom,sensor-information-101 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "bl_therm";
   qcom,scaling-factor = <10>;
  };
 };

 qcom,cpp@1b04000 {
  qcom,min-clock-rate = <200000000>;
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <1>;
  };
 };

 /delete-node/ qseecom@85e00000;
 qcom_seecom: qseecom@8dd00000 {
  compatible = "qcom,qseecom";
  reg = <0x8dd00000 0x1400000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,appsbl-qseecom-support;
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 0 0>,
   <55 512 120000 1200000>,
   <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom,bcl {
  qcom,ibat-monitor {
   qcom,soc-low-threshold = <5>;
  };
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 /delete-node/ qcom,iris-fm;
 /delete-node/ qcom,pronto@a21b000;
 /delete-node/ qcom,wcnss-wlan@0a000000;

};

&pm8950_gpios {




 gpio@c100 {
  qcom,src-sel = <2>;
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <0>;
  qcom,out-strength = <1>;
  qcom,pull = <5>;
  qcom,master-en = <1>;
  status = "ok";
 };
# 798 "dts/msm8956-loire-common.dtsi"
 gpio@c400 {
  qcom,src-sel = <0>;
  qcom,mode = <0>;
  qcom,vin-sel = <3>;
  qcom,out-strength = <1>;
  qcom,pull = <4>;
  qcom,master-en = <1>;
  status = "ok";
 };


 gpio@c500 {
  qcom,master-en = <0>;
  status = "ok";
 };





 gpio@c700 {
  qcom,src-sel = <0>;
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <0>;
  qcom,out-strength = <1>;
  qcom,invert = <0>;
  qcom,master-en = <1>;
  status = "ok";
 };
};

&pmi8950_gpios {

 gpio@c000 {
  qcom,src-sel = <0>;
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <0>;
  qcom,out-strength = <1>;
  qcom,invert = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };


 gpio@c100 {
  qcom,src-sel = <0>;
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <0>;
  qcom,out-strength = <1>;
  qcom,invert = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&pm8950_mpps {
# 868 "dts/msm8956-loire-common.dtsi"
};

&pmi8950_mpps {

 mpp@a000 {
  qcom,mode = <4>;
  qcom,ain-route = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };





 mpp@a200 {
  qcom,master-en = <0>;
  status = "okay";
 };


 mpp@a300 {
  qcom,mode = <0>;
  qcom,master-en = <1>;
  qcom,vin-sel = <2>;
  status = "okay";
 };
};

&pm8004_mpps {




 mpp@a100 {
  qcom,master-en = <0>;
  status = "okay";
 };


 mpp@a200 {
  qcom,invert = <0>;
  qcom,mode = <1>;
  qcom,vin-sel = <3>;
  qcom,master-en = <1>;
  status = "okay";
 };


 mpp@a300 {
  qcom,invert = <0>;
  qcom,mode = <1>;
  qcom,vin-sel = <3>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

/{
 loire_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <17>;
  /delete-node/ qcom,itech-3000mah-4200mv;
  /delete-node/ qcom,itech-3000mah;
 };
};

&pmi8950_fg {
 qcom,battery-data = <&loire_batterydata>;
 qcom,hot-bat-decidegc = <550>;
 qcom,warm-bat-decidegc = <450>;
 qcom,cool-bat-decidegc = <100>;
 qcom,cold-bat-decidegc = <50>;
 qcom,cl-max-increment-deciperc = <0>;
 qcom,cl-max-decrement-deciperc = <20>;
 qcom,cl-max-start-capacity = <40>;
 qcom,hold-soc-while-full;
 qcom,resume-soc-raw = <0xF3>;
 qcom,fg-chg-iterm-ma = <140>;
 qcom,fg-iterm-ma = <140>;
 qcom,thermal-coefficients = [EC 85 75 4A FC 35];
 qcom,ext-sense-type;
 qcom,fg-cutoff-voltage-mv = <3200>;
 qcom,vbat-estimate-diff-mv = <200>;
 qcom,cl-vbat-est-thr-uv = <300000>;
 qcom,fg-cc-cv-threshold-mv = <4290>;
};

&pmi8950_charger {
 /delete-property/ qcom,parallel-usb-min-current-ma;
 /delete-property/ qcom,parallel-usb-9v-min-current-ma;
 qcom,charge-unknown-battery;
 qcom,usb_dp-vadc = <&pmi8950_vadc>;
 qcom,usb_dm-vadc = <&pmi8950_vadc>;
 qcom,float-voltage-mv = <4300>;
 qcom,precharging-timeout-mins = <24>;
 qcom,charging-timeout-mins = <768>;
 qcom,bmd-pin-src = "bpd_none";
 qcom,force-aicl-rerun;
 id_poll_enable;
 id_poll_up_interval = <2000>;
 id_poll_up_period = <50000>;
 id_poll_pd_gpio = <&pm8950_gpios 8 0>;
 id_poll_pd_invert = <1>;
};

&pm8950_vadc {
 chan@13 {
  qcom,scale-function = <18>;
 };
};

&pmi8950_vadc {
 chan@10 {
  label = "bl_therm";
  reg = <0x10>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <18>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };
};
# 1004 "dts/msm8956-loire-common.dtsi"
&pm8950_s4 {
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
 qcom,init-voltage = <1800000>;
};







&pm8950_l1 {
 regulator-min-microvolt = <900000>;
 regulator-max-microvolt = <1100000>;
 qcom,init-voltage = <1000000>;
 qcom,init-enable = <0>;
 qcom,init-ldo-mode = <1>;
 qcom,init-pin-ctrl-enable = <0>;
 qcom,init-pin-ctrl-mode = <0>;
 status = "okay";
};




&pm8950_l3 {
 regulator-min-microvolt = <1000000>;
 regulator-max-microvolt = <1200000>;
 qcom,init-voltage = <1100000>;
 qcom,init-enable = <0>;
 qcom,init-ldo-mode = <1>;
 qcom,init-pin-ctrl-enable = <0>;
 qcom,init-pin-ctrl-mode = <0>;
 status = "okay";
};
# 1056 "dts/msm8956-loire-common.dtsi"
&pm8950_l9 {
 regulator-min-microvolt = <2000000>;
 regulator-max-microvolt = <2400000>;
 qcom,init-voltage = <2200000>;
 qcom,init-enable = <0>;
 qcom,init-ldo-mode = <1>;
 qcom,init-pin-ctrl-enable = <0>;
 qcom,init-pin-ctrl-mode = <0>;
 status = "okay";
};

&pm8950_l10 {
 regulator-min-microvolt = <2500000>;
 regulator-max-microvolt = <2900000>;
 qcom,init-voltage = <2700000>;
 qcom,init-enable = <0>;
 qcom,init-ldo-mode = <1>;
 qcom,init-pin-ctrl-enable = <0>;
 qcom,init-pin-ctrl-mode = <0>;
 status = "okay";
};
# 1096 "dts/msm8956-loire-common.dtsi"
&pm8950_l17 {
 regulator-min-microvolt = <2500000>;
 regulator-max-microvolt = <2900000>;
 qcom,init-voltage = <2700000>;
 qcom,init-enable = <0>;
 qcom,init-ldo-mode = <1>;
 qcom,init-pin-ctrl-enable = <0>;
 qcom,init-pin-ctrl-mode = <0>;
 status = "okay";
};
# 1119 "dts/msm8956-loire-common.dtsi"
&pm8950_l22 {
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
 qcom,init-voltage = <3000000>;
 qcom,init-enable = <0>;
 qcom,init-ldo-mode = <1>;
 qcom,init-pin-ctrl-enable = <0>;
 qcom,init-pin-ctrl-mode = <0>;
 status = "okay";
};

&pm8950_l23 {
 regulator-min-microvolt = <1200000>;
 regulator-max-microvolt = <1200000>;
 qcom,init-voltage = <1200000>;
 qcom,init-enable = <0>;
 qcom,init-ldo-mode = <1>;
 qcom,init-pin-ctrl-enable = <0>;
 qcom,init-pin-ctrl-mode = <0>;
 status = "okay";
};
# 1156 "dts/msm8956-loire-common.dtsi"
&tlmm_pinmux {
# 1170 "dts/msm8956-loire-common.dtsi"
 msm_gpio_4 {
  qcom,pins = <&gp 4>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_4";
  qcom,pin-func = <2>;
  msm_gpio_4_act: active {
   drive-strength = <2>;
   bias-disable;
  };
  msm_gpio_4_sus: suspend {
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };


 msm_gpio_5 {
  qcom,pins = <&gp 5>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_5";
  qcom,pin-func = <2>;
  msm_gpio_5_def: default {
   drive-strength = <2>;
   bias-pull-up;
  };
 };


 msm_gpio_6 {
  qcom,pins = <&gp 6>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_6";
  qcom,pin-func = <2>;
  msm_gpio_6_def: default {
   drive-strength = <2>;
   bias-pull-up;
  };
 };


 msm_gpio_7 {
  qcom,pins = <&gp 7>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_7";
  qcom,pin-func = <2>;
  msm_gpio_7_act: active {
   drive-strength = <2>;
   bias-disable;
  };
  msm_gpio_7_sus: suspend {
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };



 msm_gpio_8 {
  qcom,pins = <&gp 8>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_8";
  qcom,pin-func = <0>;
  msm_gpio_8_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };



 msm_gpio_9 {
  qcom,pins = <&gp 9>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_9";
  qcom,pin-func = <0>;
  msm_gpio_9_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };



 msm_gpio_10 {
  qcom,pins = <&gp 10>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_10";
  qcom,pin-func = <0>;
  msm_gpio_10_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };



 msm_gpio_11 {
  qcom,pins = <&gp 11>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_11";
  qcom,pin-func = <0>;
  msm_gpio_11_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_12 {
  qcom,pins = <&gp 12>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_12";
  qcom,pin-func = <0>;
  msm_gpio_12_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_13 {
  qcom,pins = <&gp 13>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_13";
  qcom,pin-func = <0>;
  msm_gpio_13_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_14_default {
  qcom,pins = <&gp 14>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_14";
  qcom,pin-func = <3>;
  msm_gpio_14_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };

 msm_gpio_14_suspend {
  qcom,pins = <&gp 14>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_14_suspend";
  qcom,pin-func = <3>;
  msm_gpio_14_sus: suspend {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_15_default {
  qcom,pins = <&gp 15>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_15";
  qcom,pin-func = <3>;
  msm_gpio_15_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };

 msm_gpio_15_suspend {
  qcom,pins = <&gp 15>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_15_suspend";
  qcom,pin-func = <3>;
  msm_gpio_15_sus: suspend {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_16 {
  qcom,pins = <&gp 16>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_16";
  qcom,pin-func = <0>;
  msm_gpio_16_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_17 {
  qcom,pins = <&gp 17>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_17";
  qcom,pin-func = <0>;
  msm_gpio_17_act: active {
   drive-strength = <2>;
   bias-disable;
   input-enable;
  };
  msm_gpio_17_sus: suspend {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_18 {
  qcom,pins = <&gp 18>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_18";
  qcom,pin-func = <0>;
  msm_gpio_18_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_19 {
  qcom,pins = <&gp 19>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_19";
  qcom,pin-func = <0>;
  msm_gpio_19_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_20 {
  qcom,pins = <&gp 20>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_20";
  qcom,pin-func = <2>;
  msm_gpio_20_def: default {
   drive-strength = <4>;
   bias-disable;
  };
 };


 msm_gpio_21 {
  qcom,pins = <&gp 21>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_21";
  qcom,pin-func = <2>;
  msm_gpio_21_def: default {
   drive-strength = <2>;
   bias-pull-up;
  };
 };


 msm_gpio_22 {
  qcom,pins = <&gp 22>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_22";
  qcom,pin-func = <3>;
  msm_gpio_22_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_23 {
  qcom,pins = <&gp 23>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_23";
  qcom,pin-func = <3>;
  msm_gpio_23_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_24 {
  qcom,pins = <&gp 24>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_24";
  qcom,pin-func = <1>;
  msm_gpio_24_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_25 {
  qcom,pins = <&gp 25>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_25";
  qcom,pin-func = <0>;
  msm_gpio_25_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_26 {
  qcom,pins = <&gp 26>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_26";
  qcom,pin-func = <1>;
  msm_gpio_26_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_27 {
  qcom,pins = <&gp 27>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_27";
  qcom,pin-func = <0>;
  msm_gpio_27_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_28 {
  qcom,pins = <&gp 28>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_28";
  qcom,pin-func = <1>;
  msm_gpio_28_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_29 {
  qcom,pins = <&gp 29>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_29";
  qcom,pin-func = <1>;
  msm_gpio_29_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_30 {
  qcom,pins = <&gp 30>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_30";
  qcom,pin-func = <1>;
  msm_gpio_30_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_31 {
  qcom,pins = <&gp 31>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_31";
  qcom,pin-func = <0>;
  msm_gpio_31_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_32 {
  qcom,pins = <&gp 32>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_32";
  qcom,pin-func = <0>;
  msm_gpio_32_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_33 {
  qcom,pins = <&gp 33>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_33";
  qcom,pin-func = <0>;
  msm_gpio_33_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_34 {
  qcom,pins = <&gp 34>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_34";
  qcom,pin-func = <0>;
  msm_gpio_34_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_35 {
  qcom,pins = <&gp 35>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_35";
  qcom,pin-func = <0>;
  msm_gpio_35_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_36 {
  qcom,pins = <&gp 36>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_36";
  qcom,pin-func = <0>;
  msm_gpio_36_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_37 {
  qcom,pins = <&gp 37>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_37";
  qcom,pin-func = <0>;
  msm_gpio_37_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_38 {
  qcom,pins = <&gp 38>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_38";
  qcom,pin-func = <0>;
  msm_gpio_38_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_39 {
  qcom,pins = <&gp 39>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_39";
  qcom,pin-func = <2>;
  msm_gpio_39_def: default {
   drive-strength = <10>;
   bias-pull-up;
  };
 };


 msm_gpio_40 {
  qcom,pins = <&gp 40>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_40";
  qcom,pin-func = <2>;
  msm_gpio_40_def: default {
   drive-strength = <10>;
   bias-pull-up;
  };
 };


 msm_gpio_41 {
  qcom,pins = <&gp 41>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_41";
  qcom,pin-func = <2>;
  msm_gpio_41_def: default {
   drive-strength = <10>;
   bias-pull-up;
  };
 };


 msm_gpio_42 {
  qcom,pins = <&gp 42>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_42";
  qcom,pin-func = <2>;
  msm_gpio_42_def: default {
   drive-strength = <10>;
   bias-pull-up;
  };
 };


 msm_gpio_43 {
  qcom,pins = <&gp 43>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_43";
  qcom,pin-func = <2>;
  msm_gpio_43_def: default {
   drive-strength = <10>;
   bias-pull-up;
  };
 };


 msm_gpio_44 {
  qcom,pins = <&gp 44>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_44";
  qcom,pin-func = <2>;
  msm_gpio_44_def: default {
   drive-strength = <10>;
   bias-disable;
  };
 };


 msm_gpio_45 {
  qcom,pins = <&gp 45>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_45";
  qcom,pin-func = <0>;
  msm_gpio_45_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_46 {
  qcom,pins = <&gp 46>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_46";
  qcom,pin-func = <0>;
  msm_gpio_46_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_47 {
  qcom,pins = <&gp 47>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_47";
  qcom,pin-func = <0>;
  msm_gpio_47_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_48 {
  qcom,pins = <&gp 48>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_48";
  qcom,pin-func = <0>;
  msm_gpio_48_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_49 {
  qcom,pins = <&gp 49>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_49";
  qcom,pin-func = <0>;
  msm_gpio_49_def: default {
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };


 msm_gpio_50 {
  qcom,pins = <&gp 50>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_50";
  qcom,pin-func = <0>;
  msm_gpio_50_def: default {
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };


 msm_gpio_51 {
  qcom,pins = <&gp 51>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_51";
  qcom,pin-func = <0>;
  msm_gpio_51_def: default {
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };


 msm_gpio_52 {
  qcom,pins = <&gp 52>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_52";
  qcom,pin-func = <0>;
  msm_gpio_52_def: default {
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };
# 1835 "dts/msm8956-loire-common.dtsi"
 msm_gpio_56 {
  qcom,pins = <&gp 56>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_56";
  qcom,pin-func = <0>;
  msm_gpio_56_def: default {
   drive-strength = <2>;
   bias-disable;
   input-enable;
  };
 };
# 1857 "dts/msm8956-loire-common.dtsi"
 msm_gpio_60 {
  qcom,pins = <&gp 60>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_60";
  qcom,pin-func = <0>;
  msm_gpio_60_def: default {
   drive-strength = <2>;
   bias-disable;
   input-enable;
  };
 };





 msm_gpio_62 {
  qcom,pins = <&gp 62>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_62";
  qcom,pin-func = <0>;
  msm_gpio_62_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_63 {
  qcom,pins = <&gp 63>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_63";
  qcom,pin-func = <0>;
  msm_gpio_63_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_64 {
  qcom,pins = <&gp 64>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_64";
  qcom,pin-func = <0>;
  msm_gpio_64_def: default {
   drive-strength = <2>;
  };
 };


 msm_gpio_65 {
  qcom,pins = <&gp 65>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_65";
  qcom,pin-func = <0>;
  msm_gpio_65_act: active {
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
  msm_gpio_65_sus: suspend {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
  msm_gpio_65_def: default {
   drive-strength = <2>;
   input-enable;
  };
 };


 msm_gpio_66 {
  qcom,pins = <&gp 66>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_66";
  qcom,pin-func = <0>;
  msm_gpio_66_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_67 {
  qcom,pins = <&gp 67>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_67";
  qcom,pin-func = <0>;
  msm_gpio_67_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_68 {
  qcom,pins = <&gp 68>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_68";
  qcom,pin-func = <0>;
  msm_gpio_68_def: default {
   drive-strength = <2>;
   bias-disable;
   input-enable;
  };
 };


 msm_gpio_69 {
  qcom,pins = <&gp 69>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_69";
  qcom,pin-func = <0>;
  msm_gpio_69_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };

 msm_gpio_69_output_high {
  qcom,pins = <&gp 69>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_69";
  qcom,pin-func = <0>;
  msm_gpio_69_output_high: high {
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };
# 2008 "dts/msm8956-loire-common.dtsi"
 msm_gpio_74 {
  qcom,pins = <&gp 74>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_74";
  qcom,pin-func = <0>;
  msm_gpio_74_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_75 {
  qcom,pins = <&gp 75>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_75";
  qcom,pin-func = <0>;
  msm_gpio_75_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };
# 2082 "dts/msm8956-loire-common.dtsi"
 msm_gpio_92 {
  qcom,pins = <&gp 92>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_92";
  qcom,pin-func = <0>;
  msm_gpio_92_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };





 msm_gpio_94 {
  qcom,pins = <&gp 94>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_94";
  qcom,pin-func = <0>;
  msm_gpio_94_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_95 {
  qcom,pins = <&gp 95>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_95";
  qcom,pin-func = <0>;
  msm_gpio_95_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_96 {
  qcom,pins = <&gp 96>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_96";
  qcom,pin-func = <0>;
  msm_gpio_96_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_97 {
  qcom,pins = <&gp 97>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_97";
  qcom,pin-func = <0>;
  msm_gpio_97_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };
# 2156 "dts/msm8956-loire-common.dtsi"
 msm_gpio_100 {
  qcom,pins = <&gp 100>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_100";
  qcom,pin-func = <0>;
  msm_gpio_100_def: default {
   drive-strength = <2>;
   bias-disable;
   input-enable;
  };
 };


 msm_gpio_101 {
  qcom,pins = <&gp 101>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_101";
  qcom,pin-func = <0>;
  msm_gpio_101_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };





 msm_gpio_103 {
  qcom,pins = <&gp 103>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_103";
  qcom,pin-func = <1>;
  msm_gpio_103_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_104 {
  qcom,pins = <&gp 104>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_104";
  qcom,pin-func = <1>;
  msm_gpio_104_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };





 msm_gpio_106 {
  qcom,pins = <&gp 106>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_106";
  qcom,pin-func = <0>;
  msm_gpio_106_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_107 {
  qcom,pins = <&gp 107>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_107";
  qcom,pin-func = <0>;
  msm_gpio_107_def: default {
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };


 msm_gpio_108 {
  qcom,pins = <&gp 108>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_108";
  qcom,pin-func = <0>;
  msm_gpio_108_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_109 {
  qcom,pins = <&gp 109>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_109";
  qcom,pin-func = <0>;
  msm_gpio_109_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_110 {
  qcom,pins = <&gp 110>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_110";
  qcom,pin-func = <0>;
  msm_gpio_110_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_111 {
  qcom,pins = <&gp 111>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_111";
  qcom,pin-func = <0>;
  msm_gpio_111_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_112 {
  qcom,pins = <&gp 112>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_112";
  qcom,pin-func = <0>;
  msm_gpio_112_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };

 msm_gpio_112_enable {
  qcom,pins = <&gp 112>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_112";
  qcom,pin-func = <0>;
  msm_gpio_112_enable: enable {
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };
# 2324 "dts/msm8956-loire-common.dtsi"
 msm_gpio_116 {
  qcom,pins = <&gp 116>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_116";
  qcom,pin-func = <0>;
  msm_gpio_116_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };
# 2352 "dts/msm8956-loire-common.dtsi"
 msm_gpio_122 {
  qcom,pins = <&gp 122>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_122";
  qcom,pin-func = <0>;
  msm_gpio_122_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };





 msm_gpio_124 {
  qcom,pins = <&gp 124>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_124";
  qcom,pin-func = <0>;
  msm_gpio_124_def: default {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };





 msm_gpio_126 {
  qcom,pins = <&gp 126>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_126";
  qcom,pin-func = <0>;
  msm_gpio_126_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_127 {
  qcom,pins = <&gp 127>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_127";
  qcom,pin-func = <0>;
  msm_gpio_127_def: default {
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };


 msm_gpio_128 {
  qcom,pins = <&gp 128>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_128";
  qcom,pin-func = <0>;
  msm_gpio_128_def: default {
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };


 msm_gpio_129 {
  qcom,pins = <&gp 129>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_129";
  qcom,pin-func = <0>;
  msm_gpio_129_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_130 {
  qcom,pins = <&gp 130>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_130";
  qcom,pin-func = <0>;
  msm_gpio_130_def: default {
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };


 msm_gpio_131 {
  qcom,pins = <&gp 131>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_131";
  qcom,pin-func = <0>;
  msm_gpio_131_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_132 {
  qcom,pins = <&gp 132>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_132";
  qcom,pin-func = <0>;
  msm_gpio_132_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };
# 2484 "dts/msm8956-loire-common.dtsi"
 msm_gpio_136 {
  qcom,pins = <&gp 136>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_136";
  qcom,pin-func = <3>;
  msm_gpio_136_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };


 msm_gpio_137 {
  qcom,pins = <&gp 137>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_137";
  qcom,pin-func = <3>;
  msm_gpio_137_def: default {
   drive-strength = <2>;
   bias-disable;
  };
 };
# 2517 "dts/msm8956-loire-common.dtsi"
 msm_gpio_141 {
  qcom,pins = <&gp 141>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_141";
  qcom,pin-func = <0>;
  msm_gpio_141_def: default {
   drive-strength = <2>;
   bias-disable;
   input-enable;
  };
 };





 msm_gpio_143 {
  qcom,pins = <&gp 143>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_143";
  qcom,pin-func = <0>;
  msm_gpio_143_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_144 {
  qcom,pins = <&gp 144>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_144";
  qcom,pin-func = <0>;
  msm_gpio_144_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };

 /delete-node/ pri-tlmm-lines;

 sec-tlmm-lines {
  qcom,pins = <&gp 102>, <&gp 105>;
  qcom,num-grp-pins = <2>;
  qcom,pin-func = <1>;
  label = "sec-tlmm-lines";
  sec_tlmm_lines_act: sec_tlmm_lines_act {
   drive-strength = <8>;
  };
  sec_tlmm_lines_sus: sec_tlmm_lines_sus {
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 sec-tlmm-2-lines {
  qcom,pins = <&gp 134>, <&gp 135>;
  qcom,num-grp-pins = <2>;
  qcom,pin-func = <3>;
  label = "sec-tlmm-2-lines";
  sec_tlmm_2_lines_act: sec_tlmm_2_lines_act {
   drive-strength = <8>;
  };
  sec_tlmm_2_lines_sus: sec_tlmm_2_lines_sus {
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 pmx-uartconsole {
  qcom,pins = <&gp 20>, <&gp 21>;
 };

 pmx_sdc2_clk {
  sdc2_clk_on: clk_on {
   drive-strength = <10>;
  };
 };

 cam_sensor_rear_default {

  qcom,pins = <&gp 35>;
  qcom,num-grp-pins = <1>;
 };

 cam_sensor_rear_sleep {

  qcom,pins = <&gp 35>;
  qcom,num-grp-pins = <1>;
 };

 cam_sensor_front_default {

  qcom,pins = <&gp 38>;
  qcom,num-grp-pins = <1>;
 };

 cam_sensor_front_sleep {

  qcom,pins = <&gp 38>;
  qcom,num-grp-pins = <1>;
 };
};


&blsp1_uart2 {
 status = "disabled";
};


&i2c_2 {
 status = "disabled";
};


&i2c_6 {
 /delete-node/ nq@2b;
};


&i2c_8 {
 status = "disabled";
};

&mdss_fb0 {
 linux,contiguous-region = <&fb_mem>;
 /delete-property/ qcom,mdss-fb-splash-logo-enabled;
};

&pmx_mdss {
 label = "mdss-pins";
 qcom,pin-func = <0>;
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 25>;
 mdss_dsi_active: active {
  drive-strength = <2>;
  bias-disable = <0>;
  output-high;
 };

 mdss_dsi_suspend: suspend {
  drive-strength = <2>;
  /delete-property/ bias-pull-down;
  bias-disable = <0>;
  output-low;
 };
};

&mdss_dsi {
 hw-config = "single_dsi";
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_default_panel>;
 pinctrl-names = "mdss_default", "mdss_sleep", "mdss_touch_active", "mdss_touch_suspend";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 pinctrl-2 = <&msm_gpio_65_act>;
 pinctrl-3 = <&msm_gpio_65_sus>;

 qcom,platform-reset-gpio = <&msm_gpio 25 0>;
 qcom,platform-touch-vddio-gpio = <&msm_gpio 126 0>;
 qcom,platform-touch-reset-gpio = <&msm_gpio 64 0>;
 qcom,platform-touch-int-gpio = <&msm_gpio 65 0>;
 /delete-property/ qcom,platform-bklight-en-gpio;
 /delete-property/ qcom,panel-mode-gpio;
};

&mdss_dsi1 {
 status = "disabled";
};

&labibb {
 qcom,lab@de00 {
  qcom,qpnp-lab-init-voltage = <6000000>;
  qcom,qpnp-lab-init-lcd-voltage = <6000000>;
  interrupts = <0x3 0xde 0x0>;
  interrupt-names = "lab_vreg_not_ok_interrupt";
 };
 qcom,ibb@dc00 {
  qcom,qpnp-ibb-init-voltage = <6000000>;
  qcom,qpnp-ibb-init-lcd-voltage = <6000000>;
  interrupts = <0x3 0xdc 0x0>;
  interrupt-names = "ibb_vreg_not_ok_interrupt";
 };
};

&cam_sensor_mclk0_sleep {
 /delete-property/ bias-pull-down;
 bias-disable;
 output-low;
};

&cam_sensor_mclk2_sleep {
 /delete-property/ bias-pull-down;
 bias-disable;
 output-low;
};

&cci0_suspend {
 /delete-property/ bias-disable;
 bias-pull-down;
 input-enable;
};

&cci1_suspend {
 /delete-property/ bias-disable;
 bias-pull-down;
 input-enable;
};

&vfe0 {
 max-clk-turbo = <460000000>;
};

&vfe1 {
 max-clk-turbo = <460000000>;
};

&spmi_bus {
 qcom,pm8004@4 {
  qcom,leds@a100 {
   status = "disabled";
  };
  qcom,leds@a300 {
   status = "disabled";
  };
 };

 qcom,pm8950@0 {
  qcom,leds@a300 {
   status = "disabled";
  };
  qcom,power-on@800 {
   qcom,s3-debounce = <16>;
   qcom,s3-src = "resin";
   qcom,pon_2 {
    linux,code = <115>;
   };
  };
 };

 qcom,pmi8950@2 {
  qcom,leds@a100 {
   status = "disabled";
  };
  qcom,power-on@800 {
   qcom,s3-debounce = <128>;
   qcom,s3-src = "kpdpwr-and-resin";
  };
 };

 qcom,pmi8950@3 {
  qcom,leds@d300 {
   /delete-node/ qcom,flash_1;
   /delete-node/ qcom,torch_1;
  };
 };

};

&sdhc_2 {
 cd-gpios = <&msm_gpio 100 0x0>;
 uim2-gpios = <&msm_gpio 129 0x0>;
 qcom,msm-bus,num-cases = <10>;
 qcom,msm-bus,vectors-KBps = <81 512 0 0>,
  <81 512 1046 3200>,
  <81 512 52286 160000>,
  <81 512 65360 200000>,
  <81 512 104572 320000>,
  <81 512 130718 400000>,
  <81 512 209144 640000>,
  <81 512 261438 800000>,
  <81 512 261438 800000>,
  <81 512 1338562 4096000>;
 qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 40000000 50000000
    80000000 100000000 200000000 4294967295>;
 qcom,clk-rates = <400000 25000000 40000000 50000000 80000000 100000000 200000000>;
};

&sdhc_3 {
 interrupt-map = <0 &intc 0 295 0
  1 &intc 0 297 0
  2 &msm_gpio 41 0x8>;

 /delete-property/ qcom,core_3_0v_support;
 /delete-property/ qcom,nonremovable;

 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc3_clk_on &sdc3_cmd_on &sdc3_dat_on>;
 pinctrl-1 = <&sdc3_clk_off &sdc3_cmd_off &sdc3_dat_off>;

 somc,use-for-wifi;

 status = "ok";
};

&other_ext_mem {
 reg = <0x0 0x86300000 0x0 0x0500000>;
};

&qseecom_mem {
 reg = <0x0 0x0 0x0 0x1400000>;
};

&slim_msm {
 tasha_codec {
  swr_master {
   wsa881x@20170212 {
    qcom,spkr-sd-n-gpio = <&msm_gpio 101 0>;
   };
  };
 };
};
# 25 "dts/msm8956-v1.1-loire-kugo_generic.dts" 2
# 1 "dts/msm8956-loire-kugo-common.dtsi" 1
# 20 "dts/msm8956-loire-kugo-common.dtsi"
&soc {

 i2c@7af8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,clk-freq-out = <355000>;
  qcom,clk-freq-in = <19200000>;

  qcom,master-id = <84>;
  reg-names = "qup_phys_addr";
  reg = <0x7AF8000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 302 0>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xbd22539d>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&msm_gpio_18_act &msm_gpio_19_act>;
  pinctrl-1 = <&msm_gpio_18_sus &msm_gpio_19_sus>;
  status = "okay";
  tcs3490@72 {
   compatible = "ams,tcs3490";
   reg = <0x72>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <13 0x0>;
   rgbcir_vdd-supply = <&pm8950_l5>;
   ams,rgbcir-supply_name = "rgbcir_vdd";
   rgbcir_gpio_vdd-supply = <&camera_rgbcir_vreg>;
   ams,rgbcir-gpio-vreg-name = "rgbcir_gpio_vdd";
   pinctrl-names = "rgbcir_irq_active", "rgbcir_irq_suspend";
   pinctrl-0 = <&msm_gpio_13_act>;
   pinctrl-1 = <&msm_gpio_13_sus>;
  };
  tof_sensor@52 {
   compatible = "tof_sensor";
   reg = <0x52>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <12 0x0>;
   tof_avdd-supply = <&pm8950_l5>;
   tof-supply_name = "tof_avdd";
   pinctrl-names = "tof_irq_active", "tof_irq_suspend";
   pinctrl-0 = <&msm_gpio_12_act>;
   pinctrl-1 = <&msm_gpio_12_sus>;
   sony,tof-sensor-name = "VL53L0";
   sony,tof-need-cam-on = <1>;
   sony,tof-sensor-facing = <0>;
  };
 };


 i2c@78b8000 {
  synaptics_clearpad@2c {
   preset_x_max = <719>;
   preset_y_max = <1279>;


   stamina_mode_supported = <0x80000003>;


   doze_default_time = <50>;
   doze_glove_mode_time = <50>;
   doze_cover_mode_time = <50>;


   S332U {
    calibrate_on_fwflash = <0>;
   };
  };
 };

 somc_pinctrl: somc_pinctrl {


  pinctrl-1 = <&msm_gpio_107_def &msm_gpio_116_def
   &msm_gpio_131_def>;
 };

 usb_otg: usb@78db000 {
  qcom,hsusb-otg-phy-init-seq =
   <0x74 0x80 0x68 0x81 0x3f 0x82 0x33 0x83 0xffffffff>;
  qcom,hsusb-otg-phy-init-seq-host =
   <0x74 0x80 0x64 0x81 0x3f 0x82 0x33 0x83 0xffffffff>;
 };

 i2c@7af6000 {
  fusb301@25 {
   status = "okay";
   compatible = "fusb301";
   reg = <0x25>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <107 0x3>, <131 0x2>;
   fusb301,cbl_sns-gpio = <&msm_gpio 116 0x00>;
   fusb301,int-gpio = <&msm_gpio 131 0x00>;
   fusb301,cbl_det-gpio = <&msm_gpio 107 0x00>;
   fusb301,use-try-snk-emulation;
  };
  as3668@42 {
   somc,max_current_uA = <0 12000 4500 2700 900 2000 2000>;
  };
 };

 bluesleep {
  compatible = "qcom,bluesleep";
  bt_host_wake = <&msm_gpio 17 0x00>;
  bt_ext_wake = <&msm_gpio 27 0x00>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <17 0>;
  interrupt-names = "host_wake";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&msm_gpio_17_act &msm_gpio_27_def>;
  pinctrl-1 = <&msm_gpio_17_sus &msm_gpio_27_def>;
 };

 bcm43xx {
  compatible = "bcm,bcm43xx";
  bcm,reg-on-gpio = <&msm_gpio 36 0x00>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&msm_gpio_36_def>;
  pinctrl-1 = <&msm_gpio_36_def>;
 };

 qcom,sensor-information {
  sensor_information101: qcom,sensor-information-101 {
   qcom,sensor-name = "flash_therm";
  };
 };

 camera_rgbcir_vreg: camera_rgbcir_vreg {
  compatible = "regulator-fixed";
  regulator-name = "camera_rgbcir_vreg";
  startup-delay-us = <0>;
  gpio = <&msm_gpio 127 0>;
 };
};

/{
 loire_kugo_batterydata: qcom,battery-data {
# 1 "dts/batterydata-loire-kugo-send.dtsi" 1
# 20 "dts/batterydata-loire-kugo-send.dtsi"
qcom,loire-kugo-send {
 qcom,batt-id-kohm = <330>;
 qcom,battery-type = "1293-8715";
 qcom,chg-rslow-comp-c1 = <2681080>;
 qcom,chg-rslow-comp-c2 = <3081929>;
 qcom,chg-rs-to-rslow = <1333501>;
 qcom,chg-rslow-comp-thr = <0x99>;
 qcom,fg-profile-data = [
   DD 83 71 7C
   83 80 26 76
   48 83 B7 42
   E1 81 13 8D
   10 82 1D 99
   11 B7 B4 C2
   5D 11 D4 82
   95 78 75 76
   AE 70 26 83
   BB 79 73 86
   E8 81 28 82
   9D 99 B3 BC
   B0 C9 81 0D
   18 0B F2 59
   CE 6E 8B FC
   2B 1F 48 44
   DE 3B 00 00
   F3 3D 10 39
   DD 3F 00 00
   00 00 00 00
   00 00 00 00
   DD 71 BF 70
   0E 7C 1A 78
   1A 77 84 69
   91 74 7D 79
   07 77 8C 69
   DD 87 12 C0
   0C DA 5A C1
   4E A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 159 "dts/msm8956-loire-kugo-common.dtsi" 2
 };
};

&pm8950_gpios {

 gpio@c700 {
  qcom,master-en = <0>;
  status = "ok";
 };
};


&pm8950_l1 {
 regulator-min-microvolt = <1100000>;
 regulator-max-microvolt = <1300000>;
 qcom,init-voltage = <1200000>;
 status = "okay";
};

&tlmm_pinmux {

 msm_gpio_12 {
  qcom,pin-func = <0>;
  msm_gpio_12_act: active {
   drive-strength = <2>;
   bias-pull-up;
  };
  msm_gpio_12_sus: suspend {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
  msm_gpio_12_def: default {
   drive-strength = <2>;
   /delete-property/ bias-disable;
   /delete-property/ output-low;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_13 {
  qcom,pin-func = <0>;
  msm_gpio_13_act: active {
   drive-strength = <2>;
   bias-pull-up;
  };
  msm_gpio_13_sus: suspend {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
  msm_gpio_13_def: default {
   drive-strength = <2>;
   /delete-property/ bias-disable;
   /delete-property/ output-low;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_18 {
  qcom,pin-func = <3>;
  msm_gpio_18_act: active {
   drive-strength = <2>;
   bias-disable;
  };
  msm_gpio_18_sus: suspend {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
  msm_gpio_18_def: default {
   drive-strength = <2>;
   /delete-property/ bias-disable;
   /delete-property/ output-low;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_19 {
  qcom,pin-func = <3>;
  msm_gpio_19_act: active {
   drive-strength = <2>;
   bias-disable;
  };
  msm_gpio_19_sus: suspend {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
  msm_gpio_19_def: default {
   drive-strength = <2>;
   /delete-property/ bias-disable;
   /delete-property/ output-low;
   bias-pull-down;
   input-enable;
  };
 };


 msm_gpio_27 {
  qcom,pins = <&gp 27>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_27";
  qcom,pin-func = <0>;
  msm_gpio_27_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_36 {
  qcom,pins = <&gp 36>;
  qcom,num-grp-pins = <1>;
  label = "msm_gpio_36";
  qcom,pin-func = <0>;
  msm_gpio_36_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_107 {
  qcom,pin-func = <0>;
  msm_gpio_107_def: default {
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };


 msm_gpio_116 {
  qcom,pin-func = <0>;
  msm_gpio_116_def: default {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };


 msm_gpio_131 {
  qcom,pin-func = <0>;
  msm_gpio_131_def: default {
   drive-strength = <2>;
   /delete-property/ bias-disable;
   /delete-property/ output-low;
   bias-pull-up;
   input-enable;
  };
 };

 pmx_sdc2_data {
  sdc2_data_on: data_on {
   drive-strength = <8>;
  };
 };
};

&pmi8950_fg {
 qcom,battery-data = <&loire_kugo_batterydata>;
 qcom,cold-hot-jeita-hysteresis = <20 20>;
 somc,cool-warm-jeita-hysteresis = <20 20>;
};

&pmi8950_charger {
 qcom,fastchg-current-ma = <2000>;
 somc,usb-9v-current-max = <1500>;
 qcom,float-voltage-comp = <0x08>;
 somc,fastchg-warm-current-ma = <700>;
 somc,fastchg-cool-current-ma = <700>;
 somc,thermal-engine-fastchg-current = <2000 1880 1600 1200 1000 700 500 300 300 300 300 300 300 0 0>;
 somc,thermal-mitigation-usb-5v = <2000 2000 2000 1500 1500 1500 1500 1500 1200 900 700 500 300 0 0>;
 somc,thermal-mitigation-usb-6v = <2000 2000 2000 1500 1500 1500 1500 1500 1200 900 700 500 300 0 0>;
 somc,thermal-mitigation-usb-7v = <1800 1800 1800 1500 1200 1200 1200 1200 1200 900 700 500 300 0 0>;
 somc,thermal-mitigation-usb-8v = <1600 1600 1600 1500 1100 1100 1100 1100 1200 900 700 500 300 0 0>;
 somc,thermal-mitigation-usb-9v = <1500 1500 1500 1500 1000 1000 1000 1000 1200 900 700 500 300 0 0>;
 somc,limit-usb-5v-level = <8>;
 /delete-property/ id_poll_enable;
 /delete-property/ id_poll_up_interval;
 /delete-property/ id_poll_up_period;
 /delete-property/ id_poll_pd_gpio;
 /delete-property/ id_poll_pd_invert;
 qcom,external-typec;
 qcom,typec-psy-name = "typec";
 somc,typec-current-max = <2000>;
};

&pmi8950_vadc {
 chan@10 {
  label = "flash_therm";
 };
};

&spmi_bus {
 qcom,pmi8950@3 {
  qcom,leds@d800 {
   linux,name = "wled:backlight";
   somc,init-br-ua = <10000>;
   somc-s1,br-power-save-ua = <800>;
   qcom,led-strings-list = [00 01];
   qcom,ilim-ma = <660>;
  };
 };
};
# 26 "dts/msm8956-v1.1-loire-kugo_generic.dts" 2
# 1 "dts/msm8956-loire-kugo_camera.dtsi" 1
# 14 "dts/msm8956-loire-kugo_camera.dtsi"
&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8950_flash0>;
  qcom,torch-source = <&pmi8950_torch0>;
  qcom,switch-source = <&pmi8950_switch>;
 };
};

&cci {

 /delete-node/ qcom,actuator@0;
 /delete-node/ qcom,actuator@1;
 /delete-node/ qcom,eeprom@0;
 /delete-node/ qcom,eeprom@1;
 /delete-node/ qcom,camera@0;
 /delete-node/ qcom,camera@1;
 /delete-node/ qcom,camera@2;
 /delete-node/ qcom,camera@78;

 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  cam_vaf-supply = <&pm8950_l17>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2700000>;
  qcom,cam-vreg-max-voltage = <2700000>;
  qcom,cam-vreg-op-mode = <300000>;
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <90>;
  qcom,actuator-src = <&actuator0>;
  qcom,led-flash-src = <&led_flash0>;
  cam_vdig-supply = <&pm8950_l3>;
  cam_vio-supply = <&pm8950_l5>;
  cam_vana-supply = <&pm8950_l9>;
  cam_vaf-supply = <&pm8950_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1100000 0 2200000 2700000>;
  qcom,cam-vreg-max-voltage = <1100000 0 2200000 2700000>;
  qcom,cam-vreg-op-mode = <85000 0 103000 300000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  gpios = <&msm_gpio 26 0>, <&msm_gpio 35 0>, <&msm_gpio 127 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-vio = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0", "CAM_VIO";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  cam_vdig-supply = <&pm8950_l1>;
  cam_vana-supply = <&pm8950_l10>;
  cam_vio-supply = <&pm8950_l5>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2700000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2700000>;
  qcom,cam-vreg-op-mode = <105000 0 85000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_default &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk2_sleep &cam_sensor_front_sleep>;
  gpios = <&msm_gpio 28 0>, <&msm_gpio 38 0>, <&msm_gpio 127 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-vio = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET1", "CAM_VIO";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <1>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_gcc 0x42545468>,
    <&clock_gcc 0x222f8fff>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,i2c_standard_mode {
  qcom,hw-thigh = <43>;
  qcom,hw-tlow = <64>;
  qcom,hw-tsu-sto = <41>;
  qcom,hw-tsu-sta = <41>;
  qcom,hw-thd-dat = <25>;
  qcom,hw-thd-sta = <35>;
  qcom,hw-tbuf = <64>;
  qcom,cci-clk-src = <37500000>;
 };

 qcom,i2c_fast_mode {
  qcom,hw-thigh = <22>;
  qcom,hw-tlow = <33>;
 };
};
# 27 "dts/msm8956-v1.1-loire-kugo_generic.dts" 2
# 1 "dts/dsi-panel-somc-kugo.dtsi" 1
# 20 "dts/dsi-panel-somc-kugo.dtsi"
# 1 "dts/dsi-panel-somc-synaptics-auo-720p-cmd.dtsi" 1
# 20 "dts/dsi-panel-somc-synaptics-auo-720p-cmd.dtsi"
&mdss_mdp {
 dsi_auo_synaptics_cmd_5: somc,auo_synaptics_cmd_5_panel {
  qcom,mdss-dsi-panel-name = "5";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-h-back-porch = <8>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-h-front-porch = <20>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-v-front-porch = <2000>;
  qcom,mdss-pan-physical-width-dimension = <56>;
  qcom,mdss-pan-physical-height-dimension = <100>;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-underflow-color = <0x0>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-on-command = [
    29 01 00 00 00 00 02 B0 04
    29 01 00 00 00 00 02 D6 01
    29 01 00 00 00 00 0F C6 7A 02 7A 05 78 01 64 01 02 01 02 0B 1C 07
    29 01 00 00 00 00 1F C7 31 36 3A 3F 48 51 58 62 43 49 53 5F 67 6D 78 30 36 3A 3F 48 51 58 62 43 49 53 5F 67 6D 73
    15 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 05 2A 00 00 02 CF
    39 01 00 00 00 00 05 2B 00 00 04 FF
    05 01 00 00 78 00 01 11];
  qcom,mdss-dsi-post-panel-on-command = [
    05 01 00 00 00 00 01 29];
  qcom,mdss-dsi-off-command = [
    05 01 00 00 28 00 01 28
    29 01 00 00 00 00 1D D3 13 3B BB B3 A5 33 33 33 00 80 A1 AA 4F 4F 33 33 33 F7 F2 0F 7D 7C FF 0F 99 00 FF FF
    29 01 00 00 28 00 04 D4 00 00 00
    05 01 00 00 78 00 01 10];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [E6 38 26 00 68 6E 2A 3C 2C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1B>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-brightness-max-level = <255>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";

  somc,lcd-id = <0>;
  somc,lcd-id-adc = <565000 917000>;
  somc,pw-on-rst-seq = <0 10>, <1 10>;
  somc,pw-off-rst-seq = <0 0>;
  somc,pw-wait-after-on-vdd = <0>;
  somc,pw-wait-after-on-vddio = <1>;
  somc,pw-wait-after-on-vsp = <1>;
  somc,pw-wait-after-on-vsn = <20>;
  somc,pw-wait-after-off-vdd = <0>;
  somc,pw-wait-after-off-vddio = <0>;
  somc,pw-wait-after-off-vsp = <70>;
  somc,pw-wait-after-off-vsn = <0>;
  somc,pw-wait-after-on-touch-vddio = <0>;
  somc,pw-wait-after-on-touch-reset = <0>;
  somc,pw-wait-after-on-touch-int-n = <1>;
  somc,pw-wait-after-off-touch-vddio = <0>;
  somc,pw-wait-after-off-touch-reset = <11>;
  somc,pw-wait-after-off-touch-int-n = <0>;
  somc,pw-down-period = <100>;
  somc,ewu-rst-seq = <0 2>, <1 5>;
  somc,ewu-wait-after-touch-reset = <0>;
  somc,change-fps-enable;
  somc,change-fps-command =
    [29 01 00 00 00 00 02 B0 04
     29 01 00 00 00 00 02 D6 01
     29 01 00 00 00 00 02 C6 7A];
  somc,driver-ic-total-porch = <35>;
  somc,driver-ic-vdisp = <1280>;
  somc,driver-ic-rclk = <14000000>;
  somc,driver-ic-vtp = <584>;
  somc,change-fps-rtn-pos = <2 1>;
  somc,mdss-dsi-pcc-enable;
  somc,mdss-dsi-uv-command = [06 01 00 00 00 00 01 DA
   06 01 00 00 00 00 01 DB];
  somc,mdss-dsi-uv-param-type = <4>;
  somc,mdss-dsi-pcc-table-size = <226>;
  somc,mdss-dsi-pcc-table = <
   0x00 0x01 0x38 0x3B 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x02 0x34 0x37 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x03 0x30 0x33 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x04 0x2C 0x2F 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x05 0x28 0x2B 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x06 0x24 0x27 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x07 0x20 0x23 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x08 0x1C 0x1F 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x09 0x18 0x1B 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0A 0x14 0x17 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0B 0x10 0x13 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0C 0x0C 0x0F 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0D 0x08 0x0B 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0E 0x04 0x07 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0F 0x00 0x03 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x10 0x38 0x3B 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x11 0x34 0x37 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x12 0x30 0x33 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x13 0x2C 0x2F 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x14 0x28 0x2B 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x15 0x24 0x27 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x16 0x20 0x23 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x17 0x1C 0x1F 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x18 0x18 0x1B 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x19 0x14 0x17 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1A 0x10 0x13 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1B 0x0C 0x0F 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1C 0x08 0x0B 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1D 0x04 0x07 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1E 0x00 0x03 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1F 0x38 0x3B 0x30 0x33 0x8000 0x8000 0x8000
   0x00 0x20 0x34 0x37 0x30 0x33 0x8000 0x8000 0x8000
   0x00 0x21 0x30 0x33 0x30 0x33 0x5200 0x6D80 0x8000
   0x00 0x22 0x2C 0x2F 0x30 0x33 0x5500 0x6D00 0x8000
   0x00 0x23 0x28 0x2B 0x30 0x33 0x5880 0x6D00 0x8000
   0x00 0x24 0x24 0x27 0x30 0x33 0x5B80 0x6D00 0x8000
   0x00 0x25 0x20 0x23 0x30 0x33 0x5F00 0x6C80 0x8000
   0x00 0x26 0x1C 0x1F 0x30 0x33 0x6200 0x6C80 0x8000
   0x00 0x27 0x18 0x1B 0x30 0x33 0x6500 0x6C80 0x8000
   0x00 0x28 0x14 0x17 0x30 0x33 0x6800 0x6C00 0x8000
   0x00 0x29 0x10 0x13 0x30 0x33 0x6C00 0x6C00 0x8000
   0x00 0x2A 0x0C 0x0F 0x30 0x33 0x7000 0x6C00 0x8000
   0x00 0x2B 0x08 0x0B 0x30 0x33 0x7400 0x6C00 0x8000
   0x00 0x2C 0x04 0x07 0x30 0x33 0x8000 0x8000 0x8000
   0x00 0x2D 0x00 0x03 0x30 0x33 0x8000 0x8000 0x8000
   0x00 0x2E 0x38 0x3B 0x2C 0x2F 0x8000 0x8000 0x8000
   0x00 0x2F 0x34 0x37 0x2C 0x2F 0x8000 0x8000 0x8000
   0x00 0x30 0x30 0x33 0x2C 0x2F 0x5880 0x7200 0x8000
   0x00 0x31 0x2C 0x2F 0x2C 0x2F 0x5B00 0x7180 0x8000
   0x00 0x32 0x28 0x2B 0x2C 0x2F 0x5E00 0x7180 0x8000
   0x00 0x33 0x24 0x27 0x2C 0x2F 0x6100 0x7100 0x8000
   0x00 0x34 0x20 0x23 0x2C 0x2F 0x6380 0x7100 0x8000
   0x00 0x35 0x1C 0x1F 0x2C 0x2F 0x6700 0x7080 0x8000
   0x00 0x36 0x18 0x1B 0x2C 0x2F 0x6980 0x7080 0x8000
   0x00 0x37 0x14 0x17 0x2C 0x2F 0x6D00 0x7000 0x8000
   0x00 0x38 0x10 0x13 0x2C 0x2F 0x7100 0x7000 0x8000
   0x00 0x39 0x0C 0x0F 0x2C 0x2F 0x7500 0x7000 0x8000
   0x00 0x3A 0x08 0x0B 0x2C 0x2F 0x7880 0x6F80 0x8000
   0x00 0x3B 0x04 0x07 0x2C 0x2F 0x8000 0x8000 0x8000
   0x00 0x3C 0x00 0x03 0x2C 0x2F 0x8000 0x8000 0x8000
   0x00 0x3D 0x38 0x3B 0x28 0x2B 0x8000 0x8000 0x8000
   0x00 0x3E 0x34 0x37 0x28 0x2B 0x8000 0x8000 0x8000
   0x00 0x3F 0x30 0x33 0x28 0x2B 0x5D80 0x7600 0x8000
   0x00 0x40 0x2C 0x2F 0x28 0x2B 0x6000 0x7580 0x8000
   0x00 0x41 0x28 0x2B 0x28 0x2B 0x6280 0x7500 0x8000
   0x00 0x42 0x24 0x27 0x28 0x2B 0x6500 0x7500 0x8000
   0x00 0x43 0x20 0x23 0x28 0x2B 0x6780 0x7480 0x8000
   0x00 0x44 0x1C 0x1F 0x28 0x2B 0x6A80 0x7400 0x8000
   0x00 0x45 0x18 0x1B 0x28 0x2B 0x6E00 0x7400 0x8000
   0x00 0x46 0x14 0x17 0x28 0x2B 0x7200 0x7380 0x8000
   0x00 0x47 0x10 0x13 0x28 0x2B 0x7500 0x7300 0x8000
   0x00 0x48 0x0C 0x0F 0x28 0x2B 0x7880 0x7300 0x8000
   0x00 0x49 0x08 0x0B 0x28 0x2B 0x7C80 0x7280 0x8000
   0x00 0x4A 0x04 0x07 0x28 0x2B 0x8000 0x8000 0x8000
   0x00 0x4B 0x00 0x03 0x28 0x2B 0x8000 0x8000 0x8000
   0x00 0x4C 0x38 0x3B 0x24 0x27 0x8000 0x8000 0x8000
   0x00 0x4D 0x34 0x37 0x24 0x27 0x8000 0x8000 0x8000
   0x00 0x4E 0x30 0x33 0x24 0x27 0x6180 0x7980 0x8000
   0x00 0x4F 0x2C 0x2F 0x24 0x27 0x6400 0x7900 0x8000
   0x00 0x50 0x28 0x2B 0x24 0x27 0x6680 0x7880 0x8000
   0x00 0x51 0x24 0x27 0x24 0x27 0x6900 0x7880 0x8000
   0x00 0x52 0x20 0x23 0x24 0x27 0x6C00 0x7800 0x8000
   0x00 0x53 0x1C 0x1F 0x24 0x27 0x6F80 0x7780 0x8000
   0x00 0x54 0x18 0x1B 0x24 0x27 0x7280 0x7700 0x8000
   0x00 0x55 0x14 0x17 0x24 0x27 0x7580 0x7680 0x8000
   0x00 0x56 0x10 0x13 0x24 0x27 0x7900 0x7680 0x8000
   0x00 0x57 0x0C 0x0F 0x24 0x27 0x7C80 0x7600 0x8000
   0x00 0x58 0x08 0x0B 0x24 0x27 0x8000 0x7580 0x8000
   0x00 0x59 0x04 0x07 0x24 0x27 0x8000 0x8000 0x8000
   0x00 0x5A 0x00 0x03 0x24 0x27 0x8000 0x8000 0x8000
   0x00 0x5B 0x38 0x3B 0x20 0x23 0x8000 0x8000 0x8000
   0x00 0x5C 0x34 0x37 0x20 0x23 0x8000 0x8000 0x8000
   0x00 0x5D 0x30 0x33 0x20 0x23 0x6580 0x7D80 0x8000
   0x00 0x5E 0x2C 0x2F 0x20 0x23 0x6780 0x7C80 0x8000
   0x00 0x5F 0x28 0x2B 0x20 0x23 0x6A00 0x7C00 0x8000
   0x00 0x60 0x24 0x27 0x20 0x23 0x6D00 0x7B80 0x8000
   0x00 0x61 0x20 0x23 0x20 0x23 0x7000 0x7B00 0x8000
   0x00 0x62 0x1C 0x1F 0x20 0x23 0x7300 0x7A80 0x8000
   0x00 0x63 0x18 0x1B 0x20 0x23 0x7600 0x7A00 0x8000
   0x00 0x64 0x14 0x17 0x20 0x23 0x7980 0x7A00 0x8000
   0x00 0x65 0x10 0x13 0x20 0x23 0x7D00 0x7980 0x8000
   0x00 0x66 0x0C 0x0F 0x20 0x23 0x8000 0x7900 0x8000
   0x00 0x67 0x08 0x0B 0x20 0x23 0x8000 0x7500 0x7B80
   0x00 0x68 0x04 0x07 0x20 0x23 0x8000 0x8000 0x8000
   0x00 0x69 0x00 0x03 0x20 0x23 0x8000 0x8000 0x8000
   0x00 0x6A 0x38 0x3B 0x1C 0x1F 0x8000 0x8000 0x8000
   0x00 0x6B 0x34 0x37 0x1C 0x1F 0x8000 0x8000 0x8000
   0x00 0x6C 0x30 0x33 0x1C 0x1F 0x6780 0x8000 0x7F80
   0x00 0x6D 0x2C 0x2F 0x1C 0x1F 0x6A80 0x8000 0x8000
   0x00 0x6E 0x28 0x2B 0x1C 0x1F 0x6D80 0x8000 0x8000
   0x00 0x6F 0x24 0x27 0x1C 0x1F 0x7100 0x7F00 0x8000
   0x00 0x70 0x20 0x23 0x1C 0x1F 0x7400 0x7E80 0x8000
   0x00 0x71 0x1C 0x1F 0x1C 0x1F 0x7680 0x7E00 0x8000
   0x00 0x72 0x18 0x1B 0x1C 0x1F 0x7980 0x7D80 0x8000
   0x00 0x73 0x14 0x17 0x1C 0x1F 0x7D00 0x7D00 0x8000
   0x00 0x74 0x10 0x13 0x1C 0x1F 0x8000 0x7C80 0x8000
   0x00 0x75 0x0C 0x0F 0x1C 0x1F 0x8000 0x7880 0x7C00
   0x00 0x76 0x08 0x0B 0x1C 0x1F 0x8000 0x7480 0x7880
   0x00 0x77 0x04 0x07 0x1C 0x1F 0x8000 0x8000 0x8000
   0x00 0x78 0x00 0x03 0x1C 0x1F 0x8000 0x8000 0x8000
   0x00 0x79 0x38 0x3B 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x7A 0x34 0x37 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x7B 0x30 0x33 0x18 0x1B 0x6700 0x8000 0x7B00
   0x00 0x7C 0x2C 0x2F 0x18 0x1B 0x6A00 0x8000 0x7B80
   0x00 0x7D 0x28 0x2B 0x18 0x1B 0x6D80 0x8000 0x7D00
   0x00 0x7E 0x24 0x27 0x18 0x1B 0x7180 0x8000 0x7D80
   0x00 0x7F 0x20 0x23 0x18 0x1B 0x7500 0x8000 0x7E00
   0x00 0x80 0x1C 0x1F 0x18 0x1B 0x7880 0x8000 0x7F00
   0x00 0x81 0x18 0x1B 0x18 0x1B 0x7C80 0x8000 0x7F80
   0x00 0x82 0x14 0x17 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x83 0x10 0x13 0x18 0x1B 0x8000 0x7C00 0x7D00
   0x00 0x84 0x0C 0x0F 0x18 0x1B 0x8000 0x7800 0x7900
   0x00 0x85 0x08 0x0B 0x18 0x1B 0x8000 0x7400 0x7580
   0x00 0x86 0x04 0x07 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x87 0x00 0x03 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x88 0x38 0x3B 0x14 0x17 0x8000 0x8000 0x8000
   0x00 0x89 0x34 0x37 0x14 0x17 0x8000 0x8000 0x8000
   0x00 0x8A 0x30 0x33 0x14 0x17 0x6600 0x8000 0x7800
   0x00 0x8B 0x2C 0x2F 0x14 0x17 0x6900 0x8000 0x7880
   0x00 0x8C 0x28 0x2B 0x14 0x17 0x6C80 0x8000 0x7980
   0x00 0x8D 0x24 0x27 0x14 0x17 0x7100 0x8000 0x7A00
   0x00 0x8E 0x20 0x23 0x14 0x17 0x7500 0x8000 0x7A80
   0x00 0x8F 0x1C 0x1F 0x14 0x17 0x7800 0x8000 0x7B80
   0x00 0x90 0x18 0x1B 0x14 0x17 0x7C00 0x8000 0x7C00
   0x00 0x91 0x14 0x17 0x14 0x17 0x8000 0x8000 0x7D00
   0x00 0x92 0x10 0x13 0x14 0x17 0x8000 0x7C00 0x7980
   0x00 0x93 0x0C 0x0F 0x14 0x17 0x8000 0x7780 0x7600
   0x00 0x94 0x08 0x0B 0x14 0x17 0x8000 0x7380 0x7280
   0x00 0x95 0x04 0x07 0x14 0x17 0x8000 0x8000 0x8000
   0x00 0x96 0x00 0x03 0x14 0x17 0x8000 0x8000 0x8000
   0x00 0x97 0x38 0x3B 0x10 0x13 0x8000 0x8000 0x8000
   0x00 0x98 0x34 0x37 0x10 0x13 0x8000 0x8000 0x8000
   0x00 0x99 0x30 0x33 0x10 0x13 0x6500 0x8000 0x7500
   0x00 0x9A 0x2C 0x2F 0x10 0x13 0x6880 0x8000 0x7580
   0x00 0x9B 0x28 0x2B 0x10 0x13 0x6C00 0x8000 0x7680
   0x00 0x9C 0x24 0x27 0x10 0x13 0x7080 0x8000 0x7780
   0x00 0x9D 0x20 0x23 0x10 0x13 0x7480 0x8000 0x7800
   0x00 0x9E 0x1C 0x1F 0x10 0x13 0x7800 0x8000 0x7880
   0x00 0x9F 0x18 0x1B 0x10 0x13 0x7C00 0x8000 0x7980
   0x00 0xA0 0x14 0x17 0x10 0x13 0x8000 0x8000 0x7A00
   0x00 0xA1 0x10 0x13 0x10 0x13 0x8000 0x7C00 0x7700
   0x00 0xA2 0x0C 0x0F 0x10 0x13 0x8000 0x7780 0x7380
   0x00 0xA3 0x08 0x0B 0x10 0x13 0x8000 0x7300 0x6F80
   0x00 0xA4 0x04 0x07 0x10 0x13 0x8000 0x8000 0x8000
   0x00 0xA5 0x00 0x03 0x10 0x13 0x8000 0x8000 0x8000
   0x00 0xA6 0x38 0x3B 0x0C 0x0F 0x8000 0x8000 0x8000
   0x00 0xA7 0x34 0x37 0x0C 0x0F 0x8000 0x8000 0x8000
   0x00 0xA8 0x30 0x33 0x0C 0x0F 0x6400 0x8000 0x7180
   0x00 0xA9 0x2C 0x2F 0x0C 0x0F 0x6780 0x8000 0x7300
   0x00 0xAA 0x28 0x2B 0x0C 0x0F 0x6B80 0x8000 0x7400
   0x00 0xAB 0x24 0x27 0x0C 0x0F 0x7000 0x8000 0x7480
   0x00 0xAC 0x20 0x23 0x0C 0x0F 0x7400 0x8000 0x7580
   0x00 0xAD 0x1C 0x1F 0x0C 0x0F 0x7780 0x8000 0x7600
   0x00 0xAE 0x18 0x1B 0x0C 0x0F 0x7C00 0x8000 0x7700
   0x00 0xAF 0x14 0x17 0x0C 0x0F 0x8000 0x8000 0x7780
   0x00 0xB0 0x10 0x13 0x0C 0x0F 0x8000 0x7C00 0x7480
   0x00 0xB1 0x0C 0x0F 0x0C 0x0F 0x8000 0x7780 0x7100
   0x00 0xB2 0x08 0x0B 0x0C 0x0F 0x8000 0x7280 0x6D00
   0x00 0xB3 0x04 0x07 0x0C 0x0F 0x8000 0x8000 0x8000
   0x00 0xB4 0x00 0x03 0x0C 0x0F 0x8000 0x8000 0x8000
   0x00 0xB5 0x38 0x3B 0x08 0x0B 0x8000 0x8000 0x8000
   0x00 0xB6 0x34 0x37 0x08 0x0B 0x8000 0x8000 0x8000
   0x00 0xB7 0x30 0x33 0x08 0x0B 0x6300 0x8000 0x6F00
   0x00 0xB8 0x2C 0x2F 0x08 0x0B 0x6700 0x8000 0x7000
   0x00 0xB9 0x28 0x2B 0x08 0x0B 0x6A80 0x8000 0x7100
   0x00 0xBA 0x24 0x27 0x08 0x0B 0x6F80 0x8000 0x7180
   0x00 0xBB 0x20 0x23 0x08 0x0B 0x7380 0x8000 0x7300
   0x00 0xBC 0x1C 0x1F 0x08 0x0B 0x7780 0x8000 0x7400
   0x00 0xBD 0x18 0x1B 0x08 0x0B 0x7B80 0x8000 0x7480
   0x00 0xBE 0x14 0x17 0x08 0x0B 0x8000 0x8000 0x7580
   0x00 0xBF 0x10 0x13 0x08 0x0B 0x8000 0x7B80 0x7200
   0x00 0xC0 0x0C 0x0F 0x08 0x0B 0x8000 0x7700 0x6E80
   0x00 0xC1 0x08 0x0B 0x08 0x0B 0x8000 0x7200 0x6B00
   0x00 0xC2 0x04 0x07 0x08 0x0B 0x8000 0x8000 0x8000
   0x00 0xC3 0x00 0x03 0x08 0x0B 0x8000 0x8000 0x8000
   0x00 0xC4 0x38 0x3B 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC5 0x34 0x37 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC6 0x30 0x33 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC7 0x2C 0x2F 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC8 0x28 0x2B 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC9 0x24 0x27 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCA 0x20 0x23 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCB 0x1C 0x1F 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCC 0x18 0x1B 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCD 0x14 0x17 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCE 0x10 0x13 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCF 0x0C 0x0F 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xD0 0x08 0x0B 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xD1 0x04 0x07 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xD2 0x00 0x03 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xD3 0x38 0x3B 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD4 0x34 0x37 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD5 0x30 0x33 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD6 0x2C 0x2F 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD7 0x28 0x2B 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD8 0x24 0x27 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD9 0x20 0x23 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDA 0x1C 0x1F 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDB 0x18 0x1B 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDC 0x14 0x17 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDD 0x10 0x13 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDE 0x0C 0x0F 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDF 0x08 0x0B 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xE0 0x04 0x07 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xE1 0x00 0x03 0x00 0x03 0x8000 0x8000 0x8000
   0xFF 0x00 0x0E 0x38 0x0C 0x2F 0x8000 0x8000 0x8000>;
 };
};
# 21 "dts/dsi-panel-somc-kugo.dtsi" 2
# 1 "dts/dsi-panel-somc-synaptics-jdi-720p-cmd.dtsi" 1
# 20 "dts/dsi-panel-somc-synaptics-jdi-720p-cmd.dtsi"
&mdss_mdp {
 dsi_jdi_synaptics_cmd_8: somc,jdi_synaptics_cmd_8_panel {
  qcom,mdss-dsi-panel-name = "8";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-h-back-porch = <8>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-h-front-porch = <20>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-v-front-porch = <2000>;
  qcom,mdss-pan-physical-width-dimension = <56>;
  qcom,mdss-pan-physical-height-dimension = <100>;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-underflow-color = <0x0>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-on-command = [
    29 01 00 00 00 00 02 B0 00
    29 01 00 00 00 00 02 D6 01
    29 01 00 00 00 00 03 C4 70 03
    29 01 00 00 00 00 0E EC 64 DC 7A 7A 3D 00 0B 0B 13 15 68 0B B5
    29 01 00 00 00 00 02 B0 03
    39 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 02 36 00
    39 01 00 00 00 00 02 3A 77
    39 01 00 00 00 00 05 2A 00 00 02 CF
    39 01 00 00 00 00 05 2B 00 00 04 FF
    39 01 00 00 00 00 03 44 00 00
    39 01 00 00 78 00 01 11];
  qcom,mdss-dsi-post-panel-on-command = [
    39 01 00 00 00 00 01 29];
  qcom,mdss-dsi-off-command = [
    39 01 00 00 14 00 01 28
    29 01 00 00 00 00 02 B0 00
    29 01 00 00 00 00 02 D6 01
    29 01 00 00 00 00 0E EC 64 DC 7A 7A 3D 00 0B 0B 13 15 68 0B 95
    29 01 00 00 00 00 02 B0 03
    39 01 00 00 50 00 01 10];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [E6 38 26 00 68 6E 2A 3C 2C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1B>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-brightness-max-level = <255>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";

  somc,lcd-id = <0>;
  somc,lcd-id-adc = <215000 256000>;
  somc,pw-on-rst-seq = <0 10>, <1 16>, <0 7>, <1 16>;
  somc,pw-off-rst-b-seq = <0 11>;
  somc,pw-wait-after-on-vdd = <0>;
  somc,pw-wait-after-on-vddio = <1>;
  somc,pw-wait-after-on-vsp = <1>;
  somc,pw-wait-after-on-vsn = <0>;
  somc,pw-wait-after-off-vdd = <0>;
  somc,pw-wait-after-off-vddio = <1>;
  somc,pw-wait-after-off-vsp = <10>;
  somc,pw-wait-after-off-vsn = <10>;
  somc,pw-wait-after-on-touch-avdd = <0>;
  somc,pw-wait-after-on-touch-vddio = <0>;
  somc,pw-wait-after-on-touch-reset = <0>;
  somc,pw-wait-after-on-touch-int-n = <1>;
  somc,pw-wait-after-off-touch-avdd = <0>;
  somc,pw-wait-after-off-touch-vddio = <0>;
  somc,pw-wait-after-off-touch-reset = <5>;
  somc,pw-wait-after-off-touch-int-n = <0>;
  somc,pw-down-period = <100>;
  somc,ewu-wait-after-touch-reset = <40>;
  somc,change-fps-enable;
  somc,change-fps-command =
    [29 01 00 00 00 00 02 B0 04
     29 01 00 00 00 00 02 D6 01
     29 01 00 00 00 00 08 C2 01 05 00 04 00 04 F0];
  somc,driver-ic-rtn = <122>;
  somc,driver-ic-vdisp = <1280>;
  somc,driver-ic-vtouch = <6993970>;
  somc,driver-ic-mclk = <61539>;
  somc,change-fps-rtn-pos = <2 4>;
  somc,change-fps-send-byte = <4>;
  somc,change-fps-porch-mask-pos = <3>;
  somc,change-fps-porch-mask = <0xF0>;
  somc,change-fps-porch-range = <4 511>;
  somc,mdss-dsi-pcc-enable;
  somc,mdss-dsi-uv-command = [06 01 00 00 00 00 01 DA
   06 01 00 00 00 00 01 DB];
  somc,mdss-dsi-uv-param-type = <4>;
  somc,mdss-dsi-pcc-table-size = <226>;
  somc,mdss-dsi-pcc-table = <
   0x00 0x01 0x38 0x3B 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x02 0x34 0x37 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x03 0x30 0x33 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x04 0x2C 0x2F 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x05 0x28 0x2B 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x06 0x24 0x27 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x07 0x20 0x23 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x08 0x1C 0x1F 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x09 0x18 0x1B 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0A 0x14 0x17 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0B 0x10 0x13 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0C 0x0C 0x0F 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0D 0x08 0x0B 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0E 0x04 0x07 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x0F 0x00 0x03 0x38 0x3B 0x8000 0x8000 0x8000
   0x00 0x10 0x38 0x3B 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x11 0x34 0x37 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x12 0x30 0x33 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x13 0x2C 0x2F 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x14 0x28 0x2B 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x15 0x24 0x27 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x16 0x20 0x23 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x17 0x1C 0x1F 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x18 0x18 0x1B 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x19 0x14 0x17 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1A 0x10 0x13 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1B 0x0C 0x0F 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1C 0x08 0x0B 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1D 0x04 0x07 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1E 0x00 0x03 0x34 0x37 0x8000 0x8000 0x8000
   0x00 0x1F 0x38 0x3B 0x30 0x33 0x8000 0x8000 0x8000
   0x00 0x20 0x34 0x37 0x30 0x33 0x8000 0x8000 0x8000
   0x00 0x21 0x30 0x33 0x30 0x33 0x5C80 0x7180 0x8000
   0x00 0x22 0x2C 0x2F 0x30 0x33 0x5E80 0x7100 0x8000
   0x00 0x23 0x28 0x2B 0x30 0x33 0x6100 0x7080 0x8000
   0x00 0x24 0x24 0x27 0x30 0x33 0x6380 0x7000 0x8000
   0x00 0x25 0x20 0x23 0x30 0x33 0x6680 0x7000 0x8000
   0x00 0x26 0x1C 0x1F 0x30 0x33 0x6900 0x6F80 0x8000
   0x00 0x27 0x18 0x1B 0x30 0x33 0x6680 0x6B00 0x8000
   0x00 0x28 0x14 0x17 0x30 0x33 0x6980 0x6B00 0x8000
   0x00 0x29 0x10 0x13 0x30 0x33 0x6D00 0x6A80 0x8000
   0x00 0x2A 0x0C 0x0F 0x30 0x33 0x7080 0x6A80 0x8000
   0x00 0x2B 0x08 0x0B 0x30 0x33 0x7480 0x6A80 0x8000
   0x00 0x2C 0x04 0x07 0x30 0x33 0x8000 0x8000 0x8000
   0x00 0x2D 0x00 0x03 0x30 0x33 0x8000 0x8000 0x8000
   0x00 0x2E 0x38 0x3B 0x2C 0x2F 0x8000 0x8000 0x8000
   0x00 0x2F 0x34 0x37 0x2C 0x2F 0x8000 0x8000 0x8000
   0x00 0x30 0x30 0x33 0x2C 0x2F 0x6080 0x7580 0x8000
   0x00 0x31 0x2C 0x2F 0x2C 0x2F 0x6300 0x7500 0x8000
   0x00 0x32 0x28 0x2B 0x2C 0x2F 0x6580 0x7480 0x8000
   0x00 0x33 0x24 0x27 0x2C 0x2F 0x6800 0x7400 0x8000
   0x00 0x34 0x20 0x23 0x2C 0x2F 0x6A80 0x7380 0x8000
   0x00 0x35 0x1C 0x1F 0x2C 0x2F 0x6E00 0x7300 0x8000
   0x00 0x36 0x18 0x1B 0x2C 0x2F 0x6B00 0x6F80 0x8000
   0x00 0x37 0x14 0x17 0x2C 0x2F 0x6E80 0x6F00 0x8000
   0x00 0x38 0x10 0x13 0x2C 0x2F 0x7180 0x6F00 0x8000
   0x00 0x39 0x0C 0x0F 0x2C 0x2F 0x7500 0x6E80 0x8000
   0x00 0x3A 0x08 0x0B 0x2C 0x2F 0x7800 0x6E80 0x8000
   0x00 0x3B 0x04 0x07 0x2C 0x2F 0x8000 0x8000 0x8000
   0x00 0x3C 0x00 0x03 0x2C 0x2F 0x8000 0x8000 0x8000
   0x00 0x3D 0x38 0x3B 0x28 0x2B 0x8000 0x8000 0x8000
   0x00 0x3E 0x34 0x37 0x28 0x2B 0x8000 0x8000 0x8000
   0x00 0x3F 0x30 0x33 0x28 0x2B 0x5F80 0x7580 0x8000
   0x00 0x40 0x2C 0x2F 0x28 0x2B 0x6180 0x7500 0x8000
   0x00 0x41 0x28 0x2B 0x28 0x2B 0x6400 0x7480 0x8000
   0x00 0x42 0x24 0x27 0x28 0x2B 0x6680 0x7400 0x8000
   0x00 0x43 0x20 0x23 0x28 0x2B 0x6980 0x7400 0x8000
   0x00 0x44 0x1C 0x1F 0x28 0x2B 0x6C80 0x7380 0x8000
   0x00 0x45 0x18 0x1B 0x28 0x2B 0x6F80 0x7300 0x8000
   0x00 0x46 0x14 0x17 0x28 0x2B 0x7280 0x7280 0x8000
   0x00 0x47 0x10 0x13 0x28 0x2B 0x7600 0x7280 0x8000
   0x00 0x48 0x0C 0x0F 0x28 0x2B 0x7880 0x7200 0x8000
   0x00 0x49 0x08 0x0B 0x28 0x2B 0x7C00 0x7180 0x8000
   0x00 0x4A 0x04 0x07 0x28 0x2B 0x8000 0x8000 0x8000
   0x00 0x4B 0x00 0x03 0x28 0x2B 0x8000 0x8000 0x8000
   0x00 0x4C 0x38 0x3B 0x24 0x27 0x8000 0x8000 0x8000
   0x00 0x4D 0x34 0x37 0x24 0x27 0x8000 0x8000 0x8000
   0x00 0x4E 0x30 0x33 0x24 0x27 0x6380 0x7980 0x8000
   0x00 0x4F 0x2C 0x2F 0x24 0x27 0x6580 0x7900 0x8000
   0x00 0x50 0x28 0x2B 0x24 0x27 0x6800 0x7880 0x8000
   0x00 0x51 0x24 0x27 0x24 0x27 0x6A80 0x7780 0x8000
   0x00 0x52 0x20 0x23 0x24 0x27 0x6D80 0x7780 0x8000
   0x00 0x53 0x1C 0x1F 0x24 0x27 0x7080 0x7700 0x8000
   0x00 0x54 0x18 0x1B 0x24 0x27 0x7380 0x7680 0x8000
   0x00 0x55 0x14 0x17 0x24 0x27 0x7600 0x7600 0x8000
   0x00 0x56 0x10 0x13 0x24 0x27 0x7900 0x7580 0x8000
   0x00 0x57 0x0C 0x0F 0x24 0x27 0x7C80 0x7580 0x8000
   0x00 0x58 0x08 0x0B 0x24 0x27 0x8000 0x7500 0x8000
   0x00 0x59 0x04 0x07 0x24 0x27 0x8000 0x8000 0x8000
   0x00 0x5A 0x00 0x03 0x24 0x27 0x8000 0x8000 0x8000
   0x00 0x5B 0x38 0x3B 0x20 0x23 0x8000 0x8000 0x8000
   0x00 0x5C 0x34 0x37 0x20 0x23 0x8000 0x8000 0x8000
   0x00 0x5D 0x30 0x33 0x20 0x23 0x6700 0x7E00 0x8000
   0x00 0x5E 0x2C 0x2F 0x20 0x23 0x6980 0x7D80 0x8000
   0x00 0x5F 0x28 0x2B 0x20 0x23 0x6B80 0x7C80 0x8000
   0x00 0x60 0x24 0x27 0x20 0x23 0x6E80 0x7C00 0x8000
   0x00 0x61 0x20 0x23 0x20 0x23 0x7180 0x7B00 0x8000
   0x00 0x62 0x1C 0x1F 0x20 0x23 0x7400 0x7A80 0x8000
   0x00 0x63 0x18 0x1B 0x20 0x23 0x7680 0x7A00 0x8000
   0x00 0x64 0x14 0x17 0x20 0x23 0x7980 0x7980 0x8000
   0x00 0x65 0x10 0x13 0x20 0x23 0x7D00 0x7900 0x8000
   0x00 0x66 0x0C 0x0F 0x20 0x23 0x8000 0x7880 0x8000
   0x00 0x67 0x08 0x0B 0x20 0x23 0x8000 0x7480 0x7D00
   0x00 0x68 0x04 0x07 0x20 0x23 0x8000 0x8000 0x8000
   0x00 0x69 0x00 0x03 0x20 0x23 0x8000 0x8000 0x8000
   0x00 0x6A 0x38 0x3B 0x1C 0x1F 0x8000 0x8000 0x8000
   0x00 0x6B 0x34 0x37 0x1C 0x1F 0x8000 0x8000 0x8000
   0x00 0x6C 0x30 0x33 0x1C 0x1F 0x6900 0x8000 0x7F00
   0x00 0x6D 0x2C 0x2F 0x1C 0x1F 0x6C80 0x8000 0x7F80
   0x00 0x6E 0x28 0x2B 0x1C 0x1F 0x6F80 0x8000 0x8000
   0x00 0x6F 0x24 0x27 0x1C 0x1F 0x7200 0x7F80 0x8000
   0x00 0x70 0x20 0x23 0x1C 0x1F 0x7500 0x7F00 0x8000
   0x00 0x71 0x1C 0x1F 0x1C 0x1F 0x7700 0x7E80 0x8000
   0x00 0x72 0x18 0x1B 0x1C 0x1F 0x7A00 0x7D80 0x8000
   0x00 0x73 0x14 0x17 0x1C 0x1F 0x7D00 0x7D00 0x8000
   0x00 0x74 0x10 0x13 0x1C 0x1F 0x8000 0x7C80 0x8000
   0x00 0x75 0x0C 0x0F 0x1C 0x1F 0x8000 0x7880 0x7D00
   0x00 0x76 0x08 0x0B 0x1C 0x1F 0x8000 0x7480 0x7980
   0x00 0x77 0x04 0x07 0x1C 0x1F 0x8000 0x8000 0x8000
   0x00 0x78 0x00 0x03 0x1C 0x1F 0x8000 0x8000 0x8000
   0x00 0x79 0x38 0x3B 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x7A 0x34 0x37 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x7B 0x30 0x33 0x18 0x1B 0x6800 0x8000 0x7B80
   0x00 0x7C 0x2C 0x2F 0x18 0x1B 0x6B00 0x8000 0x7C80
   0x00 0x7D 0x28 0x2B 0x18 0x1B 0x6F00 0x8000 0x7D00
   0x00 0x7E 0x24 0x27 0x18 0x1B 0x7280 0x8000 0x7E00
   0x00 0x7F 0x20 0x23 0x18 0x1B 0x7600 0x8000 0x7E80
   0x00 0x80 0x1C 0x1F 0x18 0x1B 0x7900 0x8000 0x7F00
   0x00 0x81 0x18 0x1B 0x18 0x1B 0x7C80 0x8000 0x7F80
   0x00 0x82 0x14 0x17 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x83 0x10 0x13 0x18 0x1B 0x8000 0x7C80 0x7D80
   0x00 0x84 0x0C 0x0F 0x18 0x1B 0x8000 0x7780 0x7A00
   0x00 0x85 0x08 0x0B 0x18 0x1B 0x8000 0x7400 0x7680
   0x00 0x86 0x04 0x07 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x87 0x00 0x03 0x18 0x1B 0x8000 0x8000 0x8000
   0x00 0x88 0x38 0x3B 0x14 0x17 0x8000 0x8000 0x8000
   0x00 0x89 0x34 0x37 0x14 0x17 0x8000 0x8000 0x8000
   0x00 0x8A 0x30 0x33 0x14 0x17 0x6700 0x8000 0x7800
   0x00 0x8B 0x2C 0x2F 0x14 0x17 0x6A80 0x8000 0x7800
   0x00 0x8C 0x28 0x2B 0x14 0x17 0x6E80 0x8000 0x7980
   0x00 0x8D 0x24 0x27 0x14 0x17 0x7200 0x8000 0x7B00
   0x00 0x8E 0x20 0x23 0x14 0x17 0x7580 0x8000 0x7B80
   0x00 0x8F 0x1C 0x1F 0x14 0x17 0x7880 0x8000 0x7C00
   0x00 0x90 0x18 0x1B 0x14 0x17 0x7C80 0x8000 0x7D00
   0x00 0x91 0x14 0x17 0x14 0x17 0x8000 0x8000 0x7D80
   0x00 0x92 0x10 0x13 0x14 0x17 0x8000 0x7C80 0x7A00
   0x00 0x93 0x0C 0x0F 0x14 0x17 0x8000 0x7780 0x7700
   0x00 0x94 0x08 0x0B 0x14 0x17 0x8000 0x7380 0x7380
   0x00 0x95 0x04 0x07 0x14 0x17 0x8000 0x8000 0x8000
   0x00 0x96 0x00 0x03 0x14 0x17 0x8000 0x8000 0x8000
   0x00 0x97 0x38 0x3B 0x10 0x13 0x8000 0x8000 0x8000
   0x00 0x98 0x34 0x37 0x10 0x13 0x8000 0x8000 0x8000
   0x00 0x99 0x30 0x33 0x10 0x13 0x6600 0x8000 0x7500
   0x00 0x9A 0x2C 0x2F 0x10 0x13 0x6980 0x8000 0x7600
   0x00 0x9B 0x28 0x2B 0x10 0x13 0x6D80 0x8000 0x7680
   0x00 0x9C 0x24 0x27 0x10 0x13 0x7180 0x8000 0x7780
   0x00 0x9D 0x20 0x23 0x10 0x13 0x7500 0x8000 0x7800
   0x00 0x9E 0x1C 0x1F 0x10 0x13 0x7880 0x8000 0x7900
   0x00 0x9F 0x18 0x1B 0x10 0x13 0x7C00 0x8000 0x7980
   0x00 0xA0 0x14 0x17 0x10 0x13 0x8000 0x8000 0x7B00
   0x00 0xA1 0x10 0x13 0x10 0x13 0x8000 0x7C80 0x7780
   0x00 0xA2 0x0C 0x0F 0x10 0x13 0x8000 0x7780 0x7480
   0x00 0xA3 0x08 0x0B 0x10 0x13 0x8000 0x7300 0x7100
   0x00 0xA4 0x04 0x07 0x10 0x13 0x8000 0x8000 0x8000
   0x00 0xA5 0x00 0x03 0x10 0x13 0x8000 0x8000 0x8000
   0x00 0xA6 0x38 0x3B 0x0C 0x0F 0x8000 0x8000 0x8000
   0x00 0xA7 0x34 0x37 0x0C 0x0F 0x8000 0x8000 0x8000
   0x00 0xA8 0x30 0x33 0x0C 0x0F 0x6500 0x8000 0x7200
   0x00 0xA9 0x2C 0x2F 0x0C 0x0F 0x6880 0x8000 0x7300
   0x00 0xAA 0x28 0x2B 0x0C 0x0F 0x6D00 0x8000 0x7400
   0x00 0xAB 0x24 0x27 0x0C 0x0F 0x7080 0x8000 0x7500
   0x00 0xAC 0x20 0x23 0x0C 0x0F 0x7480 0x8000 0x7580
   0x00 0xAD 0x1C 0x1F 0x0C 0x0F 0x7800 0x8000 0x7680
   0x00 0xAE 0x18 0x1B 0x0C 0x0F 0x7C00 0x8000 0x7700
   0x00 0xAF 0x14 0x17 0x0C 0x0F 0x8000 0x8000 0x7800
   0x00 0xB0 0x10 0x13 0x0C 0x0F 0x8000 0x7C80 0x7580
   0x00 0xB1 0x0C 0x0F 0x0C 0x0F 0x8000 0x7780 0x7200
   0x00 0xB2 0x08 0x0B 0x0C 0x0F 0x8000 0x7280 0x6E80
   0x00 0xB3 0x04 0x07 0x0C 0x0F 0x8000 0x8000 0x8000
   0x00 0xB4 0x00 0x03 0x0C 0x0F 0x8000 0x8000 0x8000
   0x00 0xB5 0x38 0x3B 0x08 0x0B 0x8000 0x8000 0x8000
   0x00 0xB6 0x34 0x37 0x08 0x0B 0x8000 0x8000 0x8000
   0x00 0xB7 0x30 0x33 0x08 0x0B 0x6400 0x8000 0x6F80
   0x00 0xB8 0x2C 0x2F 0x08 0x0B 0x6800 0x8000 0x7080
   0x00 0xB9 0x28 0x2B 0x08 0x0B 0x6B80 0x8000 0x7180
   0x00 0xBA 0x24 0x27 0x08 0x0B 0x7000 0x8000 0x7280
   0x00 0xBB 0x20 0x23 0x08 0x0B 0x7400 0x8000 0x7380
   0x00 0xBC 0x1C 0x1F 0x08 0x0B 0x7780 0x8000 0x7400
   0x00 0xBD 0x18 0x1B 0x08 0x0B 0x7C00 0x8000 0x7500
   0x00 0xBE 0x14 0x17 0x08 0x0B 0x8000 0x8000 0x7580
   0x00 0xBF 0x10 0x13 0x08 0x0B 0x8000 0x7C80 0x7300
   0x00 0xC0 0x0C 0x0F 0x08 0x0B 0x8000 0x7700 0x7000
   0x00 0xC1 0x08 0x0B 0x08 0x0B 0x8000 0x7200 0x6C00
   0x00 0xC2 0x04 0x07 0x08 0x0B 0x8000 0x8000 0x8000
   0x00 0xC3 0x00 0x03 0x08 0x0B 0x8000 0x8000 0x8000
   0x00 0xC4 0x38 0x3B 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC5 0x34 0x37 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC6 0x30 0x33 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC7 0x2C 0x2F 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC8 0x28 0x2B 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xC9 0x24 0x27 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCA 0x20 0x23 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCB 0x1C 0x1F 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCC 0x18 0x1B 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCD 0x14 0x17 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCE 0x10 0x13 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xCF 0x0C 0x0F 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xD0 0x08 0x0B 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xD1 0x04 0x07 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xD2 0x00 0x03 0x04 0x07 0x8000 0x8000 0x8000
   0x00 0xD3 0x38 0x3B 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD4 0x34 0x37 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD5 0x30 0x33 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD6 0x2C 0x2F 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD7 0x28 0x2B 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD8 0x24 0x27 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xD9 0x20 0x23 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDA 0x1C 0x1F 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDB 0x18 0x1B 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDC 0x14 0x17 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDD 0x10 0x13 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDE 0x0C 0x0F 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xDF 0x08 0x0B 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xE0 0x04 0x07 0x00 0x03 0x8000 0x8000 0x8000
   0x00 0xE1 0x00 0x03 0x00 0x03 0x8000 0x8000 0x8000
   0xFF 0x00 0x0E 0x38 0x0C 0x2F 0x8000 0x8000 0x8000>;
 };
};
# 22 "dts/dsi-panel-somc-kugo.dtsi" 2

&mdss_mdp {
 dsi_auo_synaptics_cmd_5: somc,auo_synaptics_cmd_5_panel {
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply_full_incell>;
  qcom,qpnp-lab-limit-maximum-current = <200>;
  qcom,qpnp-ibb-limit-maximum-current = <800>;
  somc,lab-output-voltage = <5600000>;
  somc,ibb-output-voltage = <5600000>;
  somc,qpnp-lab-max-precharge-time = <300>;
  somc,qpnp-lab-soft-start = <800>;
  somc,qpnp-lab-pull-down-enable;
  somc,qpnp-lab-full-pull-down;
  somc,qpnp-ibb-pull-down-enable;
  somc,qpnp-ibb-full-pull-down;
  somc,mdss-dsi-master;
 };

 dsi_jdi_synaptics_cmd_8: somc,jdi_synaptics_cmd_8_panel {
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply_hybrid_incell>;
  qcom,qpnp-lab-limit-maximum-current = <200>;
  qcom,qpnp-ibb-limit-maximum-current = <800>;
  somc,lab-output-voltage = <5600000>;
  somc,ibb-output-voltage = <5600000>;
  somc,qpnp-lab-max-precharge-time = <300>;
  somc,qpnp-lab-soft-start = <800>;
  somc,qpnp-lab-pull-down-enable;
  somc,qpnp-lab-full-pull-down;
  somc,qpnp-ibb-pull-down-enable;
  somc,qpnp-ibb-full-pull-down;
  somc,mdss-dsi-master;
 };

 dsi_default_panel: somc,default_cmd_panel {
  qcom,mdss-dsi-panel-name = "Default Panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-h-back-porch = <8>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-h-front-porch = <20>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-v-front-porch = <2000>;
  qcom,mdss-pan-physical-width-dimension = <56>;
  qcom,mdss-pan-physical-height-dimension = <100>;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-underflow-color = <0x0>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-on-command = [
    29 01 00 00 00 00 02 B0 00
    29 01 00 00 00 00 02 D6 01
    29 01 00 00 00 00 03 C4 70 03
    29 01 00 00 00 00 0E EC 64 DC 7A 7A 3D 00 0B 0B 13 15 68 0B B5
    29 01 00 00 00 00 02 B0 03
    39 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 02 36 00
    39 01 00 00 00 00 02 3A 77
    39 01 00 00 00 00 05 2A 00 00 02 CF
    39 01 00 00 00 00 05 2B 00 00 04 FF
    39 01 00 00 00 00 03 44 00 00
    39 01 00 00 78 00 01 11];
  qcom,mdss-dsi-post-panel-on-command = [
    39 01 00 00 00 00 01 29];
  qcom,mdss-dsi-off-command = [
    39 01 00 00 14 00 01 28
    29 01 00 00 00 00 02 B0 00
    29 01 00 00 00 00 02 D6 01
    29 01 00 00 00 00 0E EC 64 DC 7A 7A 3D 00 0B 0B 13 15 68 0B 95
    29 01 00 00 00 00 02 B0 03
    39 01 00 00 50 00 01 10];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [E6 38 26 00 68 6E 2A 3C 2C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1B>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply_hybrid_incell>;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-brightness-max-level = <255>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,qpnp-lab-limit-maximum-current = <200>;
  qcom,qpnp-ibb-limit-maximum-current = <800>;

  somc,qpnp-lab-max-precharge-time = <300>;
  somc,qpnp-lab-soft-start = <800>;
  somc,qpnp-lab-pull-down-enable;
  somc,qpnp-lab-full-pull-down;
  somc,qpnp-ibb-pull-down-enable;
  somc,qpnp-ibb-full-pull-down;
  somc,lcd-id = <0>;
  somc,lcd-id-adc = <0 0x7fffffff>;
  somc,mdss-dsi-master;
  somc,pw-on-rst-seq = <0 10>, <1 16>, <0 7>, <1 16>;
  somc,pw-off-rst-b-seq = <0 11>;
  somc,pw-wait-after-on-vdd = <0>;
  somc,pw-wait-after-on-vddio = <1>;
  somc,pw-wait-after-on-vsp = <1>;
  somc,pw-wait-after-on-vsn = <0>;
  somc,pw-wait-after-off-vdd = <0>;
  somc,pw-wait-after-off-vddio = <1>;
  somc,pw-wait-after-off-vsp = <10>;
  somc,pw-wait-after-off-vsn = <10>;
  somc,pw-wait-after-on-touch-avdd = <0>;
  somc,pw-wait-after-on-touch-vddio = <0>;
  somc,pw-wait-after-on-touch-reset = <0>;
  somc,pw-wait-after-on-touch-int-n = <1>;
  somc,pw-wait-after-off-touch-avdd = <0>;
  somc,pw-wait-after-off-touch-vddio = <0>;
  somc,pw-wait-after-off-touch-reset = <5>;
  somc,pw-wait-after-off-touch-int-n = <0>;
  somc,pw-down-period = <100>;
  somc,lab-output-voltage = <5600000>;
  somc,ibb-output-voltage = <5600000>;
  somc,ewu-wait-after-touch-reset = <40>;
 };
};
# 28 "dts/msm8956-v1.1-loire-kugo_generic.dts" 2

/ {
 model = "SoMC Kugo-ROW";
 compatible = "somc,kugo-row", "qcom,msm8956";
 qcom,board-id= <8 0>;
};
