

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 12:00:48 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       unroll_data_loop
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.435 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136| 1.088 us | 1.088 us |  136|  136|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      6|       0|     566|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     409|    -|
|Register         |        -|      -|     337|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      6|     337|     975|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_467_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_473_p2          |     *    |      3|  0|  20|          32|          32|
    |add_ln10_1_fu_509_p2   |     +    |      0|  0|  12|           4|           1|
    |add_ln10_2_fu_543_p2   |     +    |      0|  0|  12|           4|           1|
    |add_ln10_3_fu_575_p2   |     +    |      0|  0|  12|           4|           1|
    |add_ln10_4_fu_613_p2   |     +    |      0|  0|  12|           4|           1|
    |add_ln10_5_fu_645_p2   |     +    |      0|  0|  12|           4|           1|
    |add_ln10_6_fu_683_p2   |     +    |      0|  0|  12|           4|           1|
    |add_ln10_7_fu_715_p2   |     +    |      0|  0|  12|           4|           1|
    |add_ln10_fu_485_p2     |     +    |      0|  0|  12|           4|           1|
    |add_ln11_1_fu_531_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln11_2_fu_563_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln11_3_fu_601_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln11_4_fu_633_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln11_5_fu_671_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln11_6_fu_703_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln11_7_fu_741_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln11_8_fu_660_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln11_fu_497_p2     |     +    |      0|  0|  39|          32|          32|
    |icmp_ln10_1_fu_503_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln10_2_fu_537_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln10_3_fu_569_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln10_4_fu_607_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln10_5_fu_639_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln10_6_fu_677_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln10_7_fu_709_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln10_fu_479_p2    |   icmp   |      0|  0|  11|           4|           5|
    |xor_ln11_1_fu_586_p2   |    xor   |      0|  0|   5|           4|           5|
    |xor_ln11_2_fu_726_p2   |    xor   |      0|  0|   5|           4|           5|
    |xor_ln11_fu_520_p2     |    xor   |      0|  0|   5|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      6|  0| 566|         402|         389|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |M_address0       |  44|          9|    6|         54|
    |V_In_address0    |  44|          9|    3|         27|
    |V_Out_address0   |  44|          9|    3|         27|
    |V_Out_d0         |  44|          9|   32|        288|
    |ap_NS_fsm        |  89|         18|    1|         18|
    |j_0_0_reg_275    |   9|          2|    4|          8|
    |j_0_1_reg_299    |   9|          2|    4|          8|
    |j_0_2_reg_323    |   9|          2|    4|          8|
    |j_0_3_reg_347    |   9|          2|    4|          8|
    |j_0_4_reg_371    |   9|          2|    4|          8|
    |j_0_5_reg_395    |   9|          2|    4|          8|
    |j_0_6_reg_419    |   9|          2|    4|          8|
    |j_0_7_reg_443    |   9|          2|    4|          8|
    |sum_0_0_reg_286  |   9|          2|   32|         64|
    |sum_0_1_reg_310  |   9|          2|   32|         64|
    |sum_0_2_reg_334  |   9|          2|   32|         64|
    |sum_0_3_reg_358  |   9|          2|   32|         64|
    |sum_0_4_reg_382  |   9|          2|   32|         64|
    |sum_0_5_reg_406  |   9|          2|   32|         64|
    |sum_0_6_reg_430  |   9|          2|   32|         64|
    |sum_0_7_reg_454  |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 409|         86|  333|        990|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln10_1_reg_773  |   4|   0|    4|          0|
    |add_ln10_2_reg_796  |   4|   0|    4|          0|
    |add_ln10_3_reg_819  |   4|   0|    4|          0|
    |add_ln10_4_reg_842  |   4|   0|    4|          0|
    |add_ln10_5_reg_865  |   4|   0|    4|          0|
    |add_ln10_6_reg_888  |   4|   0|    4|          0|
    |add_ln10_7_reg_911  |   4|   0|    4|          0|
    |add_ln10_reg_750    |   4|   0|    4|          0|
    |ap_CS_fsm           |  17|   0|   17|          0|
    |j_0_0_reg_275       |   4|   0|    4|          0|
    |j_0_1_reg_299       |   4|   0|    4|          0|
    |j_0_2_reg_323       |   4|   0|    4|          0|
    |j_0_3_reg_347       |   4|   0|    4|          0|
    |j_0_4_reg_371       |   4|   0|    4|          0|
    |j_0_5_reg_395       |   4|   0|    4|          0|
    |j_0_6_reg_419       |   4|   0|    4|          0|
    |j_0_7_reg_443       |   4|   0|    4|          0|
    |sum_0_0_reg_286     |  32|   0|   32|          0|
    |sum_0_1_reg_310     |  32|   0|   32|          0|
    |sum_0_2_reg_334     |  32|   0|   32|          0|
    |sum_0_3_reg_358     |  32|   0|   32|          0|
    |sum_0_4_reg_382     |  32|   0|   32|          0|
    |sum_0_5_reg_406     |  32|   0|   32|          0|
    |sum_0_6_reg_430     |  32|   0|   32|          0|
    |sum_0_7_reg_454     |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 337|   0|  337|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_address0      | out |    6|  ap_memory |       M       |     array    |
|M_ce0           | out |    1|  ap_memory |       M       |     array    |
|M_q0            |  in |   32|  ap_memory |       M       |     array    |
|V_In_address0   | out |    3|  ap_memory |      V_In     |     array    |
|V_In_ce0        | out |    1|  ap_memory |      V_In     |     array    |
|V_In_q0         |  in |   32|  ap_memory |      V_In     |     array    |
|V_Out_address0  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0        | out |   32|  ap_memory |     V_Out     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 14 
13 --> 12 
14 --> 15 16 
15 --> 14 
16 --> 17 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %M) nounwind, !map !7"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_In) nounwind, !map !13"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !18"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 22 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.75ns)   --->   "br label %0" [matrix_vector_base.c:10]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_0_0 = phi i4 [ 0, %data_loop_begin ], [ %add_ln10, %1 ]" [matrix_vector_base.c:10]   --->   Operation 24 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sum_0_0 = phi i32 [ 0, %data_loop_begin ], [ %add_ln11, %1 ]" [matrix_vector_base.c:11]   --->   Operation 25 'phi' 'sum_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.88ns)   --->   "%icmp_ln10 = icmp eq i4 %j_0_0, -8" [matrix_vector_base.c:10]   --->   Operation 26 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 27 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.86ns)   --->   "%add_ln10 = add i4 %j_0_0, 1" [matrix_vector_base.c:10]   --->   Operation 28 'add' 'add_ln10' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %data_loop, label %1" [matrix_vector_base.c:10]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %j_0_0 to i64" [matrix_vector_base.c:11]   --->   Operation 30 'zext' 'zext_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%M_addr = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 31 'getelementptr' 'M_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%V_In_addr = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 32 'getelementptr' 'V_In_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.79ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 33 'load' 'V_In_load' <Predicate = (!icmp_ln10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%M_load = load i32* %M_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 34 'load' 'M_load' <Predicate = (!icmp_ln10)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 0" [matrix_vector_base.c:13]   --->   Operation 35 'getelementptr' 'V_Out_addr' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "store i32 %sum_0_0, i32* %V_Out_addr, align 4" [matrix_vector_base.c:13]   --->   Operation 36 'store' <Predicate = (icmp_ln10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp) nounwind" [matrix_vector_base.c:14]   --->   Operation 37 'specregionend' 'empty' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 38 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.75ns)   --->   "br label %2" [matrix_vector_base.c:10]   --->   Operation 39 'br' <Predicate = (icmp_ln10)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 40 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.79ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 41 'load' 'V_In_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/2] (1.35ns)   --->   "%M_load = load i32* %M_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 42 'load' 'M_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 43 [1/1] (3.88ns)   --->   "%mul_ln11 = mul nsw i32 %V_In_load, %M_load" [matrix_vector_base.c:11]   --->   Operation 43 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln11 = add nsw i32 %mul_ln11, %sum_0_0" [matrix_vector_base.c:11]   --->   Operation 44 'add' 'add_ln11' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %0" [matrix_vector_base.c:10]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%j_0_1 = phi i4 [ 0, %data_loop ], [ %add_ln10_1, %3 ]" [matrix_vector_base.c:10]   --->   Operation 46 'phi' 'j_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sum_0_1 = phi i32 [ 0, %data_loop ], [ %add_ln11_1, %3 ]" [matrix_vector_base.c:11]   --->   Operation 47 'phi' 'sum_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.88ns)   --->   "%icmp_ln10_1 = icmp eq i4 %j_0_1, -8" [matrix_vector_base.c:10]   --->   Operation 48 'icmp' 'icmp_ln10_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.86ns)   --->   "%add_ln10_1 = add i4 %j_0_1, 1" [matrix_vector_base.c:10]   --->   Operation 50 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_1, label %data_loop1, label %3" [matrix_vector_base.c:10]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i4 %j_0_1 to i64" [matrix_vector_base.c:11]   --->   Operation 52 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.40ns)   --->   "%xor_ln11 = xor i4 %j_0_1, -8" [matrix_vector_base.c:11]   --->   Operation 53 'xor' 'xor_ln11' <Predicate = (!icmp_ln10_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i4 %xor_ln11 to i64" [matrix_vector_base.c:11]   --->   Operation 54 'zext' 'zext_ln11_8' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_8" [matrix_vector_base.c:11]   --->   Operation 55 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%V_In_addr_1 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_1" [matrix_vector_base.c:11]   --->   Operation 56 'getelementptr' 'V_In_addr_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.79ns)   --->   "%V_In_load_1 = load i32* %V_In_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 57 'load' 'V_In_load_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%M_load_1 = load i32* %M_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 58 'load' 'M_load_1' <Predicate = (!icmp_ln10_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%V_Out_addr_1 = getelementptr [8 x i32]* %V_Out, i64 0, i64 1" [matrix_vector_base.c:13]   --->   Operation 59 'getelementptr' 'V_Out_addr_1' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.79ns)   --->   "store i32 %sum_0_1, i32* %V_Out_addr_1, align 4" [matrix_vector_base.c:13]   --->   Operation 60 'store' <Predicate = (icmp_ln10_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_1) nounwind" [matrix_vector_base.c:14]   --->   Operation 61 'specregionend' 'empty_3' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 62 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.75ns)   --->   "br label %4" [matrix_vector_base.c:10]   --->   Operation 63 'br' <Predicate = (icmp_ln10_1)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 6.43>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (0.79ns)   --->   "%V_In_load_1 = load i32* %V_In_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 65 'load' 'V_In_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 66 [1/2] (1.35ns)   --->   "%M_load_1 = load i32* %M_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 66 'load' 'M_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 67 [1/1] (3.88ns)   --->   "%mul_ln11_1 = mul nsw i32 %M_load_1, %V_In_load_1" [matrix_vector_base.c:11]   --->   Operation 67 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.20ns)   --->   "%add_ln11_1 = add nsw i32 %sum_0_1, %mul_ln11_1" [matrix_vector_base.c:11]   --->   Operation 68 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [matrix_vector_base.c:10]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.35>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%j_0_2 = phi i4 [ 0, %data_loop1 ], [ %add_ln10_2, %5 ]" [matrix_vector_base.c:10]   --->   Operation 70 'phi' 'j_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sum_0_2 = phi i32 [ 0, %data_loop1 ], [ %add_ln11_2, %5 ]" [matrix_vector_base.c:11]   --->   Operation 71 'phi' 'sum_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.88ns)   --->   "%icmp_ln10_2 = icmp eq i4 %j_0_2, -8" [matrix_vector_base.c:10]   --->   Operation 72 'icmp' 'icmp_ln10_2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 73 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.86ns)   --->   "%add_ln10_2 = add i4 %j_0_2, 1" [matrix_vector_base.c:10]   --->   Operation 74 'add' 'add_ln10_2' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_2, label %data_loop2, label %5" [matrix_vector_base.c:10]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i4 %j_0_2 to i64" [matrix_vector_base.c:11]   --->   Operation 76 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %j_0_2)" [matrix_vector_base.c:11]   --->   Operation 77 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr [64 x i32]* %M, i64 0, i64 %tmp_8" [matrix_vector_base.c:11]   --->   Operation 78 'getelementptr' 'M_addr_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%V_In_addr_2 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_2" [matrix_vector_base.c:11]   --->   Operation 79 'getelementptr' 'V_In_addr_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (0.79ns)   --->   "%V_In_load_2 = load i32* %V_In_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 80 'load' 'V_In_load_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 81 [2/2] (1.35ns)   --->   "%M_load_2 = load i32* %M_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 81 'load' 'M_load_2' <Predicate = (!icmp_ln10_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%V_Out_addr_2 = getelementptr [8 x i32]* %V_Out, i64 0, i64 2" [matrix_vector_base.c:13]   --->   Operation 82 'getelementptr' 'V_Out_addr_2' <Predicate = (icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.79ns)   --->   "store i32 %sum_0_2, i32* %V_Out_addr_2, align 4" [matrix_vector_base.c:13]   --->   Operation 83 'store' <Predicate = (icmp_ln10_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_2) nounwind" [matrix_vector_base.c:14]   --->   Operation 84 'specregionend' 'empty_5' <Predicate = (icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 85 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.75ns)   --->   "br label %6" [matrix_vector_base.c:10]   --->   Operation 86 'br' <Predicate = (icmp_ln10_2)> <Delay = 0.75>

State 7 <SV = 4> <Delay = 6.43>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 87 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/2] (0.79ns)   --->   "%V_In_load_2 = load i32* %V_In_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 88 'load' 'V_In_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 89 [1/2] (1.35ns)   --->   "%M_load_2 = load i32* %M_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 89 'load' 'M_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 90 [1/1] (3.88ns)   --->   "%mul_ln11_2 = mul nsw i32 %V_In_load_2, %M_load_2" [matrix_vector_base.c:11]   --->   Operation 90 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.20ns)   --->   "%add_ln11_2 = add nsw i32 %mul_ln11_2, %sum_0_2" [matrix_vector_base.c:11]   --->   Operation 91 'add' 'add_ln11_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "br label %4" [matrix_vector_base.c:10]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.76>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%j_0_3 = phi i4 [ 0, %data_loop2 ], [ %add_ln10_3, %7 ]" [matrix_vector_base.c:10]   --->   Operation 93 'phi' 'j_0_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sum_0_3 = phi i32 [ 0, %data_loop2 ], [ %add_ln11_3, %7 ]" [matrix_vector_base.c:11]   --->   Operation 94 'phi' 'sum_0_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.88ns)   --->   "%icmp_ln10_3 = icmp eq i4 %j_0_3, -8" [matrix_vector_base.c:10]   --->   Operation 95 'icmp' 'icmp_ln10_3' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 96 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.86ns)   --->   "%add_ln10_3 = add i4 %j_0_3, 1" [matrix_vector_base.c:10]   --->   Operation 97 'add' 'add_ln10_3' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_3, label %data_loop3, label %7" [matrix_vector_base.c:10]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i4 %j_0_3 to i64" [matrix_vector_base.c:11]   --->   Operation 99 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.40ns)   --->   "%xor_ln11_1 = xor i4 %j_0_3, -8" [matrix_vector_base.c:11]   --->   Operation 100 'xor' 'xor_ln11_1' <Predicate = (!icmp_ln10_3)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i4 %xor_ln11_1 to i5" [matrix_vector_base.c:11]   --->   Operation 101 'sext' 'sext_ln11' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i5 %sext_ln11 to i64" [matrix_vector_base.c:11]   --->   Operation 102 'zext' 'zext_ln11_9' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%M_addr_3 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_9" [matrix_vector_base.c:11]   --->   Operation 103 'getelementptr' 'M_addr_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%V_In_addr_3 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_3" [matrix_vector_base.c:11]   --->   Operation 104 'getelementptr' 'V_In_addr_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 105 [2/2] (0.79ns)   --->   "%V_In_load_3 = load i32* %V_In_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 105 'load' 'V_In_load_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 106 [2/2] (1.35ns)   --->   "%M_load_3 = load i32* %M_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 106 'load' 'M_load_3' <Predicate = (!icmp_ln10_3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%V_Out_addr_3 = getelementptr [8 x i32]* %V_Out, i64 0, i64 3" [matrix_vector_base.c:13]   --->   Operation 107 'getelementptr' 'V_Out_addr_3' <Predicate = (icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.79ns)   --->   "store i32 %sum_0_3, i32* %V_Out_addr_3, align 4" [matrix_vector_base.c:13]   --->   Operation 108 'store' <Predicate = (icmp_ln10_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_3) nounwind" [matrix_vector_base.c:14]   --->   Operation 109 'specregionend' 'empty_7' <Predicate = (icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 110 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.75ns)   --->   "br label %8" [matrix_vector_base.c:10]   --->   Operation 111 'br' <Predicate = (icmp_ln10_3)> <Delay = 0.75>

State 9 <SV = 5> <Delay = 6.43>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 112 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/2] (0.79ns)   --->   "%V_In_load_3 = load i32* %V_In_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 113 'load' 'V_In_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 114 [1/2] (1.35ns)   --->   "%M_load_3 = load i32* %M_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 114 'load' 'M_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 115 [1/1] (3.88ns)   --->   "%mul_ln11_3 = mul nsw i32 %V_In_load_3, %M_load_3" [matrix_vector_base.c:11]   --->   Operation 115 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (1.20ns)   --->   "%add_ln11_3 = add nsw i32 %mul_ln11_3, %sum_0_3" [matrix_vector_base.c:11]   --->   Operation 116 'add' 'add_ln11_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %6" [matrix_vector_base.c:10]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.35>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%j_0_4 = phi i4 [ 0, %data_loop3 ], [ %add_ln10_4, %9 ]" [matrix_vector_base.c:10]   --->   Operation 118 'phi' 'j_0_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%sum_0_4 = phi i32 [ 0, %data_loop3 ], [ %add_ln11_4, %9 ]" [matrix_vector_base.c:11]   --->   Operation 119 'phi' 'sum_0_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.88ns)   --->   "%icmp_ln10_4 = icmp eq i4 %j_0_4, -8" [matrix_vector_base.c:10]   --->   Operation 120 'icmp' 'icmp_ln10_4' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 121 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.86ns)   --->   "%add_ln10_4 = add i4 %j_0_4, 1" [matrix_vector_base.c:10]   --->   Operation 122 'add' 'add_ln10_4' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_4, label %data_loop4, label %9" [matrix_vector_base.c:10]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i4 %j_0_4 to i64" [matrix_vector_base.c:11]   --->   Operation 124 'zext' 'zext_ln11_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %j_0_4)" [matrix_vector_base.c:11]   --->   Operation 125 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%M_addr_4 = getelementptr [64 x i32]* %M, i64 0, i64 %tmp_9" [matrix_vector_base.c:11]   --->   Operation 126 'getelementptr' 'M_addr_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%V_In_addr_4 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_4" [matrix_vector_base.c:11]   --->   Operation 127 'getelementptr' 'V_In_addr_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (0.79ns)   --->   "%V_In_load_4 = load i32* %V_In_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 128 'load' 'V_In_load_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 129 [2/2] (1.35ns)   --->   "%M_load_4 = load i32* %M_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 129 'load' 'M_load_4' <Predicate = (!icmp_ln10_4)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%V_Out_addr_4 = getelementptr [8 x i32]* %V_Out, i64 0, i64 4" [matrix_vector_base.c:13]   --->   Operation 130 'getelementptr' 'V_Out_addr_4' <Predicate = (icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.79ns)   --->   "store i32 %sum_0_4, i32* %V_Out_addr_4, align 4" [matrix_vector_base.c:13]   --->   Operation 131 'store' <Predicate = (icmp_ln10_4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_4) nounwind" [matrix_vector_base.c:14]   --->   Operation 132 'specregionend' 'empty_9' <Predicate = (icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 133 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.75ns)   --->   "br label %10" [matrix_vector_base.c:10]   --->   Operation 134 'br' <Predicate = (icmp_ln10_4)> <Delay = 0.75>

State 11 <SV = 6> <Delay = 6.43>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 135 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/2] (0.79ns)   --->   "%V_In_load_4 = load i32* %V_In_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 136 'load' 'V_In_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 137 [1/2] (1.35ns)   --->   "%M_load_4 = load i32* %M_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 137 'load' 'M_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 138 [1/1] (3.88ns)   --->   "%mul_ln11_4 = mul nsw i32 %V_In_load_4, %M_load_4" [matrix_vector_base.c:11]   --->   Operation 138 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.20ns)   --->   "%add_ln11_4 = add nsw i32 %mul_ln11_4, %sum_0_4" [matrix_vector_base.c:11]   --->   Operation 139 'add' 'add_ln11_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "br label %8" [matrix_vector_base.c:10]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 2.23>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%j_0_5 = phi i4 [ 0, %data_loop4 ], [ %add_ln10_5, %11 ]" [matrix_vector_base.c:10]   --->   Operation 141 'phi' 'j_0_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%sum_0_5 = phi i32 [ 0, %data_loop4 ], [ %add_ln11_5, %11 ]" [matrix_vector_base.c:11]   --->   Operation 142 'phi' 'sum_0_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.88ns)   --->   "%icmp_ln10_5 = icmp eq i4 %j_0_5, -8" [matrix_vector_base.c:10]   --->   Operation 143 'icmp' 'icmp_ln10_5' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 144 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.86ns)   --->   "%add_ln10_5 = add i4 %j_0_5, 1" [matrix_vector_base.c:10]   --->   Operation 145 'add' 'add_ln10_5' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_5, label %data_loop5, label %11" [matrix_vector_base.c:10]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i4 %j_0_5 to i64" [matrix_vector_base.c:11]   --->   Operation 147 'zext' 'zext_ln11_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i4 %j_0_5 to i6" [matrix_vector_base.c:11]   --->   Operation 148 'zext' 'zext_ln11_10' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.88ns)   --->   "%add_ln11_8 = add i6 %zext_ln11_10, -24" [matrix_vector_base.c:11]   --->   Operation 149 'add' 'add_ln11_8' <Predicate = (!icmp_ln10_5)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln11_11 = zext i6 %add_ln11_8 to i64" [matrix_vector_base.c:11]   --->   Operation 150 'zext' 'zext_ln11_11' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%M_addr_5 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_11" [matrix_vector_base.c:11]   --->   Operation 151 'getelementptr' 'M_addr_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%V_In_addr_5 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_5" [matrix_vector_base.c:11]   --->   Operation 152 'getelementptr' 'V_In_addr_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 153 [2/2] (0.79ns)   --->   "%V_In_load_5 = load i32* %V_In_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 153 'load' 'V_In_load_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 154 [2/2] (1.35ns)   --->   "%M_load_5 = load i32* %M_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 154 'load' 'M_load_5' <Predicate = (!icmp_ln10_5)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%V_Out_addr_5 = getelementptr [8 x i32]* %V_Out, i64 0, i64 5" [matrix_vector_base.c:13]   --->   Operation 155 'getelementptr' 'V_Out_addr_5' <Predicate = (icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.79ns)   --->   "store i32 %sum_0_5, i32* %V_Out_addr_5, align 4" [matrix_vector_base.c:13]   --->   Operation 156 'store' <Predicate = (icmp_ln10_5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_5) nounwind" [matrix_vector_base.c:14]   --->   Operation 157 'specregionend' 'empty_11' <Predicate = (icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 158 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.75ns)   --->   "br label %12" [matrix_vector_base.c:10]   --->   Operation 159 'br' <Predicate = (icmp_ln10_5)> <Delay = 0.75>

State 13 <SV = 7> <Delay = 6.43>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 160 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/2] (0.79ns)   --->   "%V_In_load_5 = load i32* %V_In_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 161 'load' 'V_In_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 162 [1/2] (1.35ns)   --->   "%M_load_5 = load i32* %M_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 162 'load' 'M_load_5' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 163 [1/1] (3.88ns)   --->   "%mul_ln11_5 = mul nsw i32 %M_load_5, %V_In_load_5" [matrix_vector_base.c:11]   --->   Operation 163 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (1.20ns)   --->   "%add_ln11_5 = add nsw i32 %sum_0_5, %mul_ln11_5" [matrix_vector_base.c:11]   --->   Operation 164 'add' 'add_ln11_5' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "br label %10" [matrix_vector_base.c:10]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.35>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%j_0_6 = phi i4 [ 0, %data_loop5 ], [ %add_ln10_6, %13 ]" [matrix_vector_base.c:10]   --->   Operation 166 'phi' 'j_0_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%sum_0_6 = phi i32 [ 0, %data_loop5 ], [ %add_ln11_6, %13 ]" [matrix_vector_base.c:11]   --->   Operation 167 'phi' 'sum_0_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.88ns)   --->   "%icmp_ln10_6 = icmp eq i4 %j_0_6, -8" [matrix_vector_base.c:10]   --->   Operation 168 'icmp' 'icmp_ln10_6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 169 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.86ns)   --->   "%add_ln10_6 = add i4 %j_0_6, 1" [matrix_vector_base.c:10]   --->   Operation 170 'add' 'add_ln10_6' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_6, label %data_loop6, label %13" [matrix_vector_base.c:10]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i4 %j_0_6 to i64" [matrix_vector_base.c:11]   --->   Operation 172 'zext' 'zext_ln11_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %j_0_6)" [matrix_vector_base.c:11]   --->   Operation 173 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%M_addr_6 = getelementptr [64 x i32]* %M, i64 0, i64 %tmp_s" [matrix_vector_base.c:11]   --->   Operation 174 'getelementptr' 'M_addr_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%V_In_addr_6 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_6" [matrix_vector_base.c:11]   --->   Operation 175 'getelementptr' 'V_In_addr_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 176 [2/2] (0.79ns)   --->   "%V_In_load_6 = load i32* %V_In_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 176 'load' 'V_In_load_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 177 [2/2] (1.35ns)   --->   "%M_load_6 = load i32* %M_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 177 'load' 'M_load_6' <Predicate = (!icmp_ln10_6)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%V_Out_addr_6 = getelementptr [8 x i32]* %V_Out, i64 0, i64 6" [matrix_vector_base.c:13]   --->   Operation 178 'getelementptr' 'V_Out_addr_6' <Predicate = (icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.79ns)   --->   "store i32 %sum_0_6, i32* %V_Out_addr_6, align 4" [matrix_vector_base.c:13]   --->   Operation 179 'store' <Predicate = (icmp_ln10_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_6) nounwind" [matrix_vector_base.c:14]   --->   Operation 180 'specregionend' 'empty_13' <Predicate = (icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 181 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.75ns)   --->   "br label %14" [matrix_vector_base.c:10]   --->   Operation 182 'br' <Predicate = (icmp_ln10_6)> <Delay = 0.75>

State 15 <SV = 8> <Delay = 6.43>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 183 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/2] (0.79ns)   --->   "%V_In_load_6 = load i32* %V_In_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 184 'load' 'V_In_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 185 [1/2] (1.35ns)   --->   "%M_load_6 = load i32* %M_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 185 'load' 'M_load_6' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 186 [1/1] (3.88ns)   --->   "%mul_ln11_6 = mul nsw i32 %V_In_load_6, %M_load_6" [matrix_vector_base.c:11]   --->   Operation 186 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (1.20ns)   --->   "%add_ln11_6 = add nsw i32 %mul_ln11_6, %sum_0_6" [matrix_vector_base.c:11]   --->   Operation 187 'add' 'add_ln11_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "br label %12" [matrix_vector_base.c:10]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 8> <Delay = 1.76>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%j_0_7 = phi i4 [ 0, %data_loop6 ], [ %add_ln10_7, %15 ]" [matrix_vector_base.c:10]   --->   Operation 189 'phi' 'j_0_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%sum_0_7 = phi i32 [ 0, %data_loop6 ], [ %add_ln11_7, %15 ]" [matrix_vector_base.c:11]   --->   Operation 190 'phi' 'sum_0_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.88ns)   --->   "%icmp_ln10_7 = icmp eq i4 %j_0_7, -8" [matrix_vector_base.c:10]   --->   Operation 191 'icmp' 'icmp_ln10_7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 192 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.86ns)   --->   "%add_ln10_7 = add i4 %j_0_7, 1" [matrix_vector_base.c:10]   --->   Operation 193 'add' 'add_ln10_7' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_7, label %data_loop_end, label %15" [matrix_vector_base.c:10]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i4 %j_0_7 to i64" [matrix_vector_base.c:11]   --->   Operation 195 'zext' 'zext_ln11_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.40ns)   --->   "%xor_ln11_2 = xor i4 %j_0_7, -8" [matrix_vector_base.c:11]   --->   Operation 196 'xor' 'xor_ln11_2' <Predicate = (!icmp_ln10_7)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i4 %xor_ln11_2 to i6" [matrix_vector_base.c:11]   --->   Operation 197 'sext' 'sext_ln11_1' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln11_12 = zext i6 %sext_ln11_1 to i64" [matrix_vector_base.c:11]   --->   Operation 198 'zext' 'zext_ln11_12' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%M_addr_7 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_12" [matrix_vector_base.c:11]   --->   Operation 199 'getelementptr' 'M_addr_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%V_In_addr_7 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_7" [matrix_vector_base.c:11]   --->   Operation 200 'getelementptr' 'V_In_addr_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 201 [2/2] (0.79ns)   --->   "%V_In_load_7 = load i32* %V_In_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 201 'load' 'V_In_load_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 202 [2/2] (1.35ns)   --->   "%M_load_7 = load i32* %M_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 202 'load' 'M_load_7' <Predicate = (!icmp_ln10_7)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%V_Out_addr_7 = getelementptr [8 x i32]* %V_Out, i64 0, i64 7" [matrix_vector_base.c:13]   --->   Operation 203 'getelementptr' 'V_Out_addr_7' <Predicate = (icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.79ns)   --->   "store i32 %sum_0_7, i32* %V_Out_addr_7, align 4" [matrix_vector_base.c:13]   --->   Operation 204 'store' <Predicate = (icmp_ln10_7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_7) nounwind" [matrix_vector_base.c:14]   --->   Operation 205 'specregionend' 'empty_15' <Predicate = (icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "ret void" [matrix_vector_base.c:15]   --->   Operation 206 'ret' <Predicate = (icmp_ln10_7)> <Delay = 0.00>

State 17 <SV = 9> <Delay = 6.43>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 207 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/2] (0.79ns)   --->   "%V_In_load_7 = load i32* %V_In_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 208 'load' 'V_In_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 209 [1/2] (1.35ns)   --->   "%M_load_7 = load i32* %M_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 209 'load' 'M_load_7' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 210 [1/1] (3.88ns)   --->   "%mul_ln11_7 = mul nsw i32 %V_In_load_7, %M_load_7" [matrix_vector_base.c:11]   --->   Operation 210 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (1.20ns)   --->   "%add_ln11_7 = add nsw i32 %mul_ln11_7, %sum_0_7" [matrix_vector_base.c:11]   --->   Operation 211 'add' 'add_ln11_7' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "br label %14" [matrix_vector_base.c:10]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000]
tmp               (specregionbegin  ) [ 001100000000000000]
br_ln10           (br               ) [ 011100000000000000]
j_0_0             (phi              ) [ 001000000000000000]
sum_0_0           (phi              ) [ 001100000000000000]
icmp_ln10         (icmp             ) [ 001100000000000000]
empty_2           (speclooptripcount) [ 000000000000000000]
add_ln10          (add              ) [ 011100000000000000]
br_ln10           (br               ) [ 000000000000000000]
zext_ln11         (zext             ) [ 000000000000000000]
M_addr            (getelementptr    ) [ 000100000000000000]
V_In_addr         (getelementptr    ) [ 000100000000000000]
V_Out_addr        (getelementptr    ) [ 000000000000000000]
store_ln13        (store            ) [ 000000000000000000]
empty             (specregionend    ) [ 000000000000000000]
tmp_1             (specregionbegin  ) [ 000011000000000000]
br_ln10           (br               ) [ 001111000000000000]
specloopname_ln10 (specloopname     ) [ 000000000000000000]
V_In_load         (load             ) [ 000000000000000000]
M_load            (load             ) [ 000000000000000000]
mul_ln11          (mul              ) [ 000000000000000000]
add_ln11          (add              ) [ 011100000000000000]
br_ln10           (br               ) [ 011100000000000000]
j_0_1             (phi              ) [ 000010000000000000]
sum_0_1           (phi              ) [ 000011000000000000]
icmp_ln10_1       (icmp             ) [ 000011000000000000]
empty_4           (speclooptripcount) [ 000000000000000000]
add_ln10_1        (add              ) [ 001011000000000000]
br_ln10           (br               ) [ 000000000000000000]
zext_ln11_1       (zext             ) [ 000000000000000000]
xor_ln11          (xor              ) [ 000000000000000000]
zext_ln11_8       (zext             ) [ 000000000000000000]
M_addr_1          (getelementptr    ) [ 000001000000000000]
V_In_addr_1       (getelementptr    ) [ 000001000000000000]
V_Out_addr_1      (getelementptr    ) [ 000000000000000000]
store_ln13        (store            ) [ 000000000000000000]
empty_3           (specregionend    ) [ 000000000000000000]
tmp_2             (specregionbegin  ) [ 000000110000000000]
br_ln10           (br               ) [ 000011110000000000]
specloopname_ln10 (specloopname     ) [ 000000000000000000]
V_In_load_1       (load             ) [ 000000000000000000]
M_load_1          (load             ) [ 000000000000000000]
mul_ln11_1        (mul              ) [ 000000000000000000]
add_ln11_1        (add              ) [ 001011000000000000]
br_ln10           (br               ) [ 001011000000000000]
j_0_2             (phi              ) [ 000000100000000000]
sum_0_2           (phi              ) [ 000000110000000000]
icmp_ln10_2       (icmp             ) [ 000000110000000000]
empty_6           (speclooptripcount) [ 000000000000000000]
add_ln10_2        (add              ) [ 000010110000000000]
br_ln10           (br               ) [ 000000000000000000]
zext_ln11_2       (zext             ) [ 000000000000000000]
tmp_8             (bitconcatenate   ) [ 000000000000000000]
M_addr_2          (getelementptr    ) [ 000000010000000000]
V_In_addr_2       (getelementptr    ) [ 000000010000000000]
V_Out_addr_2      (getelementptr    ) [ 000000000000000000]
store_ln13        (store            ) [ 000000000000000000]
empty_5           (specregionend    ) [ 000000000000000000]
tmp_3             (specregionbegin  ) [ 000000001100000000]
br_ln10           (br               ) [ 000000111100000000]
specloopname_ln10 (specloopname     ) [ 000000000000000000]
V_In_load_2       (load             ) [ 000000000000000000]
M_load_2          (load             ) [ 000000000000000000]
mul_ln11_2        (mul              ) [ 000000000000000000]
add_ln11_2        (add              ) [ 000010110000000000]
br_ln10           (br               ) [ 000010110000000000]
j_0_3             (phi              ) [ 000000001000000000]
sum_0_3           (phi              ) [ 000000001100000000]
icmp_ln10_3       (icmp             ) [ 000000001100000000]
empty_8           (speclooptripcount) [ 000000000000000000]
add_ln10_3        (add              ) [ 000000101100000000]
br_ln10           (br               ) [ 000000000000000000]
zext_ln11_3       (zext             ) [ 000000000000000000]
xor_ln11_1        (xor              ) [ 000000000000000000]
sext_ln11         (sext             ) [ 000000000000000000]
zext_ln11_9       (zext             ) [ 000000000000000000]
M_addr_3          (getelementptr    ) [ 000000000100000000]
V_In_addr_3       (getelementptr    ) [ 000000000100000000]
V_Out_addr_3      (getelementptr    ) [ 000000000000000000]
store_ln13        (store            ) [ 000000000000000000]
empty_7           (specregionend    ) [ 000000000000000000]
tmp_4             (specregionbegin  ) [ 000000000011000000]
br_ln10           (br               ) [ 000000001111000000]
specloopname_ln10 (specloopname     ) [ 000000000000000000]
V_In_load_3       (load             ) [ 000000000000000000]
M_load_3          (load             ) [ 000000000000000000]
mul_ln11_3        (mul              ) [ 000000000000000000]
add_ln11_3        (add              ) [ 000000101100000000]
br_ln10           (br               ) [ 000000101100000000]
j_0_4             (phi              ) [ 000000000010000000]
sum_0_4           (phi              ) [ 000000000011000000]
icmp_ln10_4       (icmp             ) [ 000000000011000000]
empty_10          (speclooptripcount) [ 000000000000000000]
add_ln10_4        (add              ) [ 000000001011000000]
br_ln10           (br               ) [ 000000000000000000]
zext_ln11_4       (zext             ) [ 000000000000000000]
tmp_9             (bitconcatenate   ) [ 000000000000000000]
M_addr_4          (getelementptr    ) [ 000000000001000000]
V_In_addr_4       (getelementptr    ) [ 000000000001000000]
V_Out_addr_4      (getelementptr    ) [ 000000000000000000]
store_ln13        (store            ) [ 000000000000000000]
empty_9           (specregionend    ) [ 000000000000000000]
tmp_5             (specregionbegin  ) [ 000000000000110000]
br_ln10           (br               ) [ 000000000011110000]
specloopname_ln10 (specloopname     ) [ 000000000000000000]
V_In_load_4       (load             ) [ 000000000000000000]
M_load_4          (load             ) [ 000000000000000000]
mul_ln11_4        (mul              ) [ 000000000000000000]
add_ln11_4        (add              ) [ 000000001011000000]
br_ln10           (br               ) [ 000000001011000000]
j_0_5             (phi              ) [ 000000000000100000]
sum_0_5           (phi              ) [ 000000000000110000]
icmp_ln10_5       (icmp             ) [ 000000000000110000]
empty_12          (speclooptripcount) [ 000000000000000000]
add_ln10_5        (add              ) [ 000000000010110000]
br_ln10           (br               ) [ 000000000000000000]
zext_ln11_5       (zext             ) [ 000000000000000000]
zext_ln11_10      (zext             ) [ 000000000000000000]
add_ln11_8        (add              ) [ 000000000000000000]
zext_ln11_11      (zext             ) [ 000000000000000000]
M_addr_5          (getelementptr    ) [ 000000000000010000]
V_In_addr_5       (getelementptr    ) [ 000000000000010000]
V_Out_addr_5      (getelementptr    ) [ 000000000000000000]
store_ln13        (store            ) [ 000000000000000000]
empty_11          (specregionend    ) [ 000000000000000000]
tmp_6             (specregionbegin  ) [ 000000000000001100]
br_ln10           (br               ) [ 000000000000111100]
specloopname_ln10 (specloopname     ) [ 000000000000000000]
V_In_load_5       (load             ) [ 000000000000000000]
M_load_5          (load             ) [ 000000000000000000]
mul_ln11_5        (mul              ) [ 000000000000000000]
add_ln11_5        (add              ) [ 000000000010110000]
br_ln10           (br               ) [ 000000000010110000]
j_0_6             (phi              ) [ 000000000000001000]
sum_0_6           (phi              ) [ 000000000000001100]
icmp_ln10_6       (icmp             ) [ 000000000000001100]
empty_14          (speclooptripcount) [ 000000000000000000]
add_ln10_6        (add              ) [ 000000000000101100]
br_ln10           (br               ) [ 000000000000000000]
zext_ln11_6       (zext             ) [ 000000000000000000]
tmp_s             (bitconcatenate   ) [ 000000000000000000]
M_addr_6          (getelementptr    ) [ 000000000000000100]
V_In_addr_6       (getelementptr    ) [ 000000000000000100]
V_Out_addr_6      (getelementptr    ) [ 000000000000000000]
store_ln13        (store            ) [ 000000000000000000]
empty_13          (specregionend    ) [ 000000000000000000]
tmp_7             (specregionbegin  ) [ 000000000000000011]
br_ln10           (br               ) [ 000000000000001111]
specloopname_ln10 (specloopname     ) [ 000000000000000000]
V_In_load_6       (load             ) [ 000000000000000000]
M_load_6          (load             ) [ 000000000000000000]
mul_ln11_6        (mul              ) [ 000000000000000000]
add_ln11_6        (add              ) [ 000000000000101100]
br_ln10           (br               ) [ 000000000000101100]
j_0_7             (phi              ) [ 000000000000000010]
sum_0_7           (phi              ) [ 000000000000000011]
icmp_ln10_7       (icmp             ) [ 000000000000000011]
empty_16          (speclooptripcount) [ 000000000000000000]
add_ln10_7        (add              ) [ 000000000000001011]
br_ln10           (br               ) [ 000000000000000000]
zext_ln11_7       (zext             ) [ 000000000000000000]
xor_ln11_2        (xor              ) [ 000000000000000000]
sext_ln11_1       (sext             ) [ 000000000000000000]
zext_ln11_12      (zext             ) [ 000000000000000000]
M_addr_7          (getelementptr    ) [ 000000000000000001]
V_In_addr_7       (getelementptr    ) [ 000000000000000001]
V_Out_addr_7      (getelementptr    ) [ 000000000000000000]
store_ln13        (store            ) [ 000000000000000000]
empty_15          (specregionend    ) [ 000000000000000000]
ret_ln15          (ret              ) [ 000000000000000000]
specloopname_ln10 (specloopname     ) [ 000000000000000000]
V_In_load_7       (load             ) [ 000000000000000000]
M_load_7          (load             ) [ 000000000000000000]
mul_ln11_7        (mul              ) [ 000000000000000000]
add_ln11_7        (add              ) [ 000000000000001011]
br_ln10           (br               ) [ 000000000000001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V_In">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_Out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_vector_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="M_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="V_In_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_In_load/2 V_In_load_1/4 V_In_load_2/6 V_In_load_3/8 V_In_load_4/10 V_In_load_5/12 V_In_load_6/14 V_In_load_7/16 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_load/2 M_load_1/4 M_load_2/6 M_load_3/8 M_load_4/10 M_load_5/12 M_load_6/14 M_load_7/16 "/>
</bind>
</comp>

<comp id="86" class="1004" name="V_Out_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 store_ln13/4 store_ln13/6 store_ln13/8 store_ln13/10 store_ln13/12 store_ln13/14 store_ln13/16 "/>
</bind>
</comp>

<comp id="100" class="1004" name="M_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_1/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="V_In_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr_1/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="V_Out_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr_1/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="M_addr_2_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="64" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_2/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="V_In_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr_2/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="V_Out_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr_2/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="M_addr_3_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_3/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="V_In_addr_3_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr_3/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="V_Out_addr_3_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr_3/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="M_addr_4_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="64" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_4/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="V_In_addr_4_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr_4/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="V_Out_addr_4_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr_4/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="M_addr_5_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_5/12 "/>
</bind>
</comp>

<comp id="207" class="1004" name="V_In_addr_5_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr_5/12 "/>
</bind>
</comp>

<comp id="216" class="1004" name="V_Out_addr_5_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr_5/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="M_addr_6_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_6/14 "/>
</bind>
</comp>

<comp id="232" class="1004" name="V_In_addr_6_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr_6/14 "/>
</bind>
</comp>

<comp id="241" class="1004" name="V_Out_addr_6_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr_6/14 "/>
</bind>
</comp>

<comp id="250" class="1004" name="M_addr_7_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_7/16 "/>
</bind>
</comp>

<comp id="257" class="1004" name="V_In_addr_7_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr_7/16 "/>
</bind>
</comp>

<comp id="266" class="1004" name="V_Out_addr_7_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr_7/16 "/>
</bind>
</comp>

<comp id="275" class="1005" name="j_0_0_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="j_0_0_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="sum_0_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_0 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="sum_0_0_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="32" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_0/2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="j_0_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_1 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_0_1_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_1/4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="sum_0_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_1 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="sum_0_1_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="32" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_1/4 "/>
</bind>
</comp>

<comp id="323" class="1005" name="j_0_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_2 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="j_0_2_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="4" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_2/6 "/>
</bind>
</comp>

<comp id="334" class="1005" name="sum_0_2_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_2 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="sum_0_2_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="32" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_2/6 "/>
</bind>
</comp>

<comp id="347" class="1005" name="j_0_3_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_3 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="j_0_3_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_3/8 "/>
</bind>
</comp>

<comp id="358" class="1005" name="sum_0_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_3 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="sum_0_3_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="32" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_3/8 "/>
</bind>
</comp>

<comp id="371" class="1005" name="j_0_4_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_4 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="j_0_4_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_4/10 "/>
</bind>
</comp>

<comp id="382" class="1005" name="sum_0_4_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_4 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="sum_0_4_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="32" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_4/10 "/>
</bind>
</comp>

<comp id="395" class="1005" name="j_0_5_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_5 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="j_0_5_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_5/12 "/>
</bind>
</comp>

<comp id="406" class="1005" name="sum_0_5_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_5 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="sum_0_5_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="32" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_5/12 "/>
</bind>
</comp>

<comp id="419" class="1005" name="j_0_6_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_6 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="j_0_6_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_6/14 "/>
</bind>
</comp>

<comp id="430" class="1005" name="sum_0_6_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_6 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="sum_0_6_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="32" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_6/14 "/>
</bind>
</comp>

<comp id="443" class="1005" name="j_0_7_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="1"/>
<pin id="445" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_7 (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="j_0_7_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="4" slack="0"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_7/16 "/>
</bind>
</comp>

<comp id="454" class="1005" name="sum_0_7_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_7 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="sum_0_7_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="32" slack="1"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_7/16 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/3 mul_ln11_2/7 mul_ln11_3/9 mul_ln11_4/11 mul_ln11_6/15 mul_ln11_7/17 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/5 mul_ln11_5/13 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln10_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln10_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln11_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln11_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="1"/>
<pin id="500" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln10_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_1/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln10_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln11_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="xor_ln11_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln11_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_8/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln11_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln10_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_2/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln10_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_2/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln11_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_8_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln11_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="1"/>
<pin id="566" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln10_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_3/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln10_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_3/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln11_3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_3/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln11_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="4" slack="0"/>
<pin id="589" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_1/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln11_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln11_9_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_9/8 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln11_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="1"/>
<pin id="604" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="icmp_ln10_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="4" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_4/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln10_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_4/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln11_4_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_4/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="0"/>
<pin id="626" dir="0" index="1" bw="3" slack="0"/>
<pin id="627" dir="0" index="2" bw="4" slack="0"/>
<pin id="628" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln11_4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="1"/>
<pin id="636" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_4/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln10_5_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="0"/>
<pin id="641" dir="0" index="1" bw="4" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_5/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln10_5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_5/12 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln11_5_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_5/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln11_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_10/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln11_8_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="0"/>
<pin id="662" dir="0" index="1" bw="6" slack="0"/>
<pin id="663" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_8/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln11_11_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="0"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_11/12 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln11_5_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_5/13 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln10_6_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="0" index="1" bw="4" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_6/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln10_6_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_6/14 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln11_6_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_6/14 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="0"/>
<pin id="696" dir="0" index="1" bw="3" slack="0"/>
<pin id="697" dir="0" index="2" bw="4" slack="0"/>
<pin id="698" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln11_6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="1"/>
<pin id="706" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_6/15 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln10_7_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_7/16 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln10_7_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_7/16 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln11_7_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="0"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_7/16 "/>
</bind>
</comp>

<comp id="726" class="1004" name="xor_ln11_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="0"/>
<pin id="728" dir="0" index="1" bw="4" slack="0"/>
<pin id="729" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_2/16 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln11_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="0"/>
<pin id="734" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_1/16 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln11_12_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_12/16 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln11_7_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="1"/>
<pin id="744" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_7/17 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln10_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="755" class="1005" name="M_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="1"/>
<pin id="757" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="760" class="1005" name="V_In_addr_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="1"/>
<pin id="762" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln11_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="773" class="1005" name="add_ln10_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="4" slack="0"/>
<pin id="775" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="M_addr_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="6" slack="1"/>
<pin id="780" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="V_In_addr_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="1"/>
<pin id="785" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="add_ln11_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln10_2_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="M_addr_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="1"/>
<pin id="803" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="V_In_addr_2_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="3" slack="1"/>
<pin id="808" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="add_ln11_2_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_2 "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln10_3_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="0"/>
<pin id="821" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10_3 "/>
</bind>
</comp>

<comp id="824" class="1005" name="M_addr_3_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="1"/>
<pin id="826" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_3 "/>
</bind>
</comp>

<comp id="829" class="1005" name="V_In_addr_3_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="1"/>
<pin id="831" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr_3 "/>
</bind>
</comp>

<comp id="834" class="1005" name="add_ln11_3_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_3 "/>
</bind>
</comp>

<comp id="842" class="1005" name="add_ln10_4_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10_4 "/>
</bind>
</comp>

<comp id="847" class="1005" name="M_addr_4_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="1"/>
<pin id="849" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_4 "/>
</bind>
</comp>

<comp id="852" class="1005" name="V_In_addr_4_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="3" slack="1"/>
<pin id="854" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr_4 "/>
</bind>
</comp>

<comp id="857" class="1005" name="add_ln11_4_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_4 "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln10_5_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="4" slack="0"/>
<pin id="867" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10_5 "/>
</bind>
</comp>

<comp id="870" class="1005" name="M_addr_5_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="1"/>
<pin id="872" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_5 "/>
</bind>
</comp>

<comp id="875" class="1005" name="V_In_addr_5_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="1"/>
<pin id="877" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr_5 "/>
</bind>
</comp>

<comp id="880" class="1005" name="add_ln11_5_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_5 "/>
</bind>
</comp>

<comp id="888" class="1005" name="add_ln10_6_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="4" slack="0"/>
<pin id="890" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10_6 "/>
</bind>
</comp>

<comp id="893" class="1005" name="M_addr_6_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="6" slack="1"/>
<pin id="895" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_6 "/>
</bind>
</comp>

<comp id="898" class="1005" name="V_In_addr_6_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="1"/>
<pin id="900" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr_6 "/>
</bind>
</comp>

<comp id="903" class="1005" name="add_ln11_6_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_6 "/>
</bind>
</comp>

<comp id="911" class="1005" name="add_ln10_7_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="0"/>
<pin id="913" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10_7 "/>
</bind>
</comp>

<comp id="916" class="1005" name="M_addr_7_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="1"/>
<pin id="918" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_7 "/>
</bind>
</comp>

<comp id="921" class="1005" name="V_In_addr_7_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="3" slack="1"/>
<pin id="923" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr_7 "/>
</bind>
</comp>

<comp id="926" class="1005" name="add_ln11_7_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="60" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="115"><net_src comp="100" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="124"><net_src comp="116" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="140"><net_src comp="125" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="141" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="165"><net_src comp="150" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="190"><net_src comp="175" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="191" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="215"><net_src comp="200" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="224"><net_src comp="216" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="240"><net_src comp="225" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="2" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="265"><net_src comp="250" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="266" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="298"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="302"><net_src comp="16" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="18" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="322"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="326"><net_src comp="16" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="346"><net_src comp="338" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="350"><net_src comp="16" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="18" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="362" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="370"><net_src comp="362" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="18" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="386" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="394"><net_src comp="386" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="398"><net_src comp="16" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="18" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="410" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="418"><net_src comp="410" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="422"><net_src comp="16" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="18" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="434" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="442"><net_src comp="434" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="446"><net_src comp="16" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="18" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="466"><net_src comp="458" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="471"><net_src comp="74" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="80" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="80" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="74" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="279" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="20" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="279" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="26" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="279" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="501"><net_src comp="467" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="286" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="303" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="20" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="303" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="26" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="303" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="524"><net_src comp="303" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="20" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="535"><net_src comp="310" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="473" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="327" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="20" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="327" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="26" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="327" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="559"><net_src comp="38" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="40" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="327" pin="4"/><net_sink comp="554" pin=2"/></net>

<net id="562"><net_src comp="554" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="567"><net_src comp="467" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="334" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="351" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="20" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="351" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="26" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="351" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="590"><net_src comp="351" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="20" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="605"><net_src comp="467" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="358" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="375" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="20" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="375" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="26" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="375" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="629"><net_src comp="38" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="46" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="375" pin="4"/><net_sink comp="624" pin=2"/></net>

<net id="632"><net_src comp="624" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="637"><net_src comp="467" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="382" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="399" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="20" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="399" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="26" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="399" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="659"><net_src comp="399" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="50" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="675"><net_src comp="406" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="473" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="423" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="20" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="423" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="26" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="423" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="699"><net_src comp="38" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="54" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="423" pin="4"/><net_sink comp="694" pin=2"/></net>

<net id="702"><net_src comp="694" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="707"><net_src comp="467" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="430" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="447" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="20" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="447" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="26" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="447" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="730"><net_src comp="447" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="20" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="745"><net_src comp="467" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="454" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="485" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="758"><net_src comp="60" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="763"><net_src comp="67" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="768"><net_src comp="497" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="776"><net_src comp="509" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="781"><net_src comp="100" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="786"><net_src comp="107" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="791"><net_src comp="531" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="799"><net_src comp="543" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="804"><net_src comp="125" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="809"><net_src comp="132" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="814"><net_src comp="563" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="822"><net_src comp="575" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="827"><net_src comp="150" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="832"><net_src comp="157" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="837"><net_src comp="601" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="845"><net_src comp="613" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="850"><net_src comp="175" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="855"><net_src comp="182" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="860"><net_src comp="633" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="868"><net_src comp="645" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="873"><net_src comp="200" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="878"><net_src comp="207" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="883"><net_src comp="671" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="891"><net_src comp="683" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="896"><net_src comp="225" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="901"><net_src comp="232" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="906"><net_src comp="703" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="914"><net_src comp="715" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="919"><net_src comp="250" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="924"><net_src comp="257" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="929"><net_src comp="741" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="458" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V_Out | {2 4 6 8 10 12 14 16 }
 - Input state : 
	Port: matrix_vector : M | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: matrix_vector : V_In | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		zext_ln11 : 1
		M_addr : 2
		V_In_addr : 2
		V_In_load : 3
		M_load : 3
		store_ln13 : 1
	State 3
		mul_ln11 : 1
		add_ln11 : 2
	State 4
		icmp_ln10_1 : 1
		add_ln10_1 : 1
		br_ln10 : 2
		zext_ln11_1 : 1
		xor_ln11 : 1
		zext_ln11_8 : 1
		M_addr_1 : 2
		V_In_addr_1 : 2
		V_In_load_1 : 3
		M_load_1 : 3
		store_ln13 : 1
	State 5
		mul_ln11_1 : 1
		add_ln11_1 : 2
	State 6
		icmp_ln10_2 : 1
		add_ln10_2 : 1
		br_ln10 : 2
		zext_ln11_2 : 1
		tmp_8 : 1
		M_addr_2 : 2
		V_In_addr_2 : 2
		V_In_load_2 : 3
		M_load_2 : 3
		store_ln13 : 1
	State 7
		mul_ln11_2 : 1
		add_ln11_2 : 2
	State 8
		icmp_ln10_3 : 1
		add_ln10_3 : 1
		br_ln10 : 2
		zext_ln11_3 : 1
		xor_ln11_1 : 1
		sext_ln11 : 1
		zext_ln11_9 : 2
		M_addr_3 : 3
		V_In_addr_3 : 2
		V_In_load_3 : 3
		M_load_3 : 4
		store_ln13 : 1
	State 9
		mul_ln11_3 : 1
		add_ln11_3 : 2
	State 10
		icmp_ln10_4 : 1
		add_ln10_4 : 1
		br_ln10 : 2
		zext_ln11_4 : 1
		tmp_9 : 1
		M_addr_4 : 2
		V_In_addr_4 : 2
		V_In_load_4 : 3
		M_load_4 : 3
		store_ln13 : 1
	State 11
		mul_ln11_4 : 1
		add_ln11_4 : 2
	State 12
		icmp_ln10_5 : 1
		add_ln10_5 : 1
		br_ln10 : 2
		zext_ln11_5 : 1
		zext_ln11_10 : 1
		add_ln11_8 : 2
		zext_ln11_11 : 3
		M_addr_5 : 4
		V_In_addr_5 : 2
		V_In_load_5 : 3
		M_load_5 : 5
		store_ln13 : 1
	State 13
		mul_ln11_5 : 1
		add_ln11_5 : 2
	State 14
		icmp_ln10_6 : 1
		add_ln10_6 : 1
		br_ln10 : 2
		zext_ln11_6 : 1
		tmp_s : 1
		M_addr_6 : 2
		V_In_addr_6 : 2
		V_In_load_6 : 3
		M_load_6 : 3
		store_ln13 : 1
	State 15
		mul_ln11_6 : 1
		add_ln11_6 : 2
	State 16
		icmp_ln10_7 : 1
		add_ln10_7 : 1
		br_ln10 : 2
		zext_ln11_7 : 1
		xor_ln11_2 : 1
		sext_ln11_1 : 1
		zext_ln11_12 : 2
		M_addr_7 : 3
		V_In_addr_7 : 2
		V_In_load_7 : 3
		M_load_7 : 4
		store_ln13 : 1
	State 17
		mul_ln11_7 : 1
		add_ln11_7 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln10_fu_485   |    0    |    0    |    12   |
|          |   add_ln11_fu_497   |    0    |    0    |    39   |
|          |  add_ln10_1_fu_509  |    0    |    0    |    12   |
|          |  add_ln11_1_fu_531  |    0    |    0    |    39   |
|          |  add_ln10_2_fu_543  |    0    |    0    |    12   |
|          |  add_ln11_2_fu_563  |    0    |    0    |    39   |
|          |  add_ln10_3_fu_575  |    0    |    0    |    12   |
|          |  add_ln11_3_fu_601  |    0    |    0    |    39   |
|    add   |  add_ln10_4_fu_613  |    0    |    0    |    12   |
|          |  add_ln11_4_fu_633  |    0    |    0    |    39   |
|          |  add_ln10_5_fu_645  |    0    |    0    |    12   |
|          |  add_ln11_8_fu_660  |    0    |    0    |    15   |
|          |  add_ln11_5_fu_671  |    0    |    0    |    39   |
|          |  add_ln10_6_fu_683  |    0    |    0    |    12   |
|          |  add_ln11_6_fu_703  |    0    |    0    |    39   |
|          |  add_ln10_7_fu_715  |    0    |    0    |    12   |
|          |  add_ln11_7_fu_741  |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln10_fu_479  |    0    |    0    |    9    |
|          |  icmp_ln10_1_fu_503 |    0    |    0    |    9    |
|          |  icmp_ln10_2_fu_537 |    0    |    0    |    9    |
|   icmp   |  icmp_ln10_3_fu_569 |    0    |    0    |    9    |
|          |  icmp_ln10_4_fu_607 |    0    |    0    |    9    |
|          |  icmp_ln10_5_fu_639 |    0    |    0    |    9    |
|          |  icmp_ln10_6_fu_677 |    0    |    0    |    9    |
|          |  icmp_ln10_7_fu_709 |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_467     |    3    |    0    |    20   |
|          |      grp_fu_473     |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|          |   xor_ln11_fu_520   |    0    |    0    |    4    |
|    xor   |  xor_ln11_1_fu_586  |    0    |    0    |    4    |
|          |  xor_ln11_2_fu_726  |    0    |    0    |    4    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln11_fu_491  |    0    |    0    |    0    |
|          |  zext_ln11_1_fu_515 |    0    |    0    |    0    |
|          |  zext_ln11_8_fu_526 |    0    |    0    |    0    |
|          |  zext_ln11_2_fu_549 |    0    |    0    |    0    |
|          |  zext_ln11_3_fu_581 |    0    |    0    |    0    |
|          |  zext_ln11_9_fu_596 |    0    |    0    |    0    |
|   zext   |  zext_ln11_4_fu_619 |    0    |    0    |    0    |
|          |  zext_ln11_5_fu_651 |    0    |    0    |    0    |
|          | zext_ln11_10_fu_656 |    0    |    0    |    0    |
|          | zext_ln11_11_fu_666 |    0    |    0    |    0    |
|          |  zext_ln11_6_fu_689 |    0    |    0    |    0    |
|          |  zext_ln11_7_fu_721 |    0    |    0    |    0    |
|          | zext_ln11_12_fu_736 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_8_fu_554    |    0    |    0    |    0    |
|bitconcatenate|     tmp_9_fu_624    |    0    |    0    |    0    |
|          |     tmp_s_fu_694    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln11_fu_592  |    0    |    0    |    0    |
|          |  sext_ln11_1_fu_732 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    6    |    0    |   547   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  M_addr_1_reg_778 |    6   |
|  M_addr_2_reg_801 |    6   |
|  M_addr_3_reg_824 |    6   |
|  M_addr_4_reg_847 |    6   |
|  M_addr_5_reg_870 |    6   |
|  M_addr_6_reg_893 |    6   |
|  M_addr_7_reg_916 |    6   |
|   M_addr_reg_755  |    6   |
|V_In_addr_1_reg_783|    3   |
|V_In_addr_2_reg_806|    3   |
|V_In_addr_3_reg_829|    3   |
|V_In_addr_4_reg_852|    3   |
|V_In_addr_5_reg_875|    3   |
|V_In_addr_6_reg_898|    3   |
|V_In_addr_7_reg_921|    3   |
| V_In_addr_reg_760 |    3   |
| add_ln10_1_reg_773|    4   |
| add_ln10_2_reg_796|    4   |
| add_ln10_3_reg_819|    4   |
| add_ln10_4_reg_842|    4   |
| add_ln10_5_reg_865|    4   |
| add_ln10_6_reg_888|    4   |
| add_ln10_7_reg_911|    4   |
|  add_ln10_reg_750 |    4   |
| add_ln11_1_reg_788|   32   |
| add_ln11_2_reg_811|   32   |
| add_ln11_3_reg_834|   32   |
| add_ln11_4_reg_857|   32   |
| add_ln11_5_reg_880|   32   |
| add_ln11_6_reg_903|   32   |
| add_ln11_7_reg_926|   32   |
|  add_ln11_reg_765 |   32   |
|   j_0_0_reg_275   |    4   |
|   j_0_1_reg_299   |    4   |
|   j_0_2_reg_323   |    4   |
|   j_0_3_reg_347   |    4   |
|   j_0_4_reg_371   |    4   |
|   j_0_5_reg_395   |    4   |
|   j_0_6_reg_419   |    4   |
|   j_0_7_reg_443   |    4   |
|  sum_0_0_reg_286  |   32   |
|  sum_0_1_reg_310  |   32   |
|  sum_0_2_reg_334  |   32   |
|  sum_0_3_reg_358  |   32   |
|  sum_0_4_reg_382  |   32   |
|  sum_0_5_reg_406  |   32   |
|  sum_0_6_reg_430  |   32   |
|  sum_0_7_reg_454  |   32   |
+-------------------+--------+
|       Total       |   648  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |  16  |   3  |   48   ||    65   |
| grp_access_fu_80 |  p0  |  16  |   6  |   96   ||    65   |
| grp_access_fu_94 |  p0  |   8  |   3  |   24   ||    41   |
| grp_access_fu_94 |  p1  |   8  |  32  |   256  ||    41   |
|  sum_0_0_reg_286 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_1_reg_310 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_2_reg_334 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_3_reg_358 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_4_reg_382 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_5_reg_406 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_6_reg_430 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_7_reg_454 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   936  ||  12.972 ||   284   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   547  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   284  |
|  Register |    -   |    -   |   648  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   12   |   648  |   831  |
+-----------+--------+--------+--------+--------+
