

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Mon Mar  6 12:21:24 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dct_prj
    * Solution:       solution3 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |           |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ dct                                                      |     -|  0.79|      642|  6.420e+03|         -|      643|     -|        no|  5 (1%)|  8 (3%)|  827 (~0%)|  1377 (2%)|    -|
    | + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |     -|  0.79|       66|    660.000|         -|       66|     -|        no|       -|       -|   24 (~0%)|  156 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col                                |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|       -|       -|          -|          -|    -|
    | + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  0.79|       67|    670.000|         -|       67|     -|        no|       -|       -|   40 (~0%)|  170 (~0%)|    -|
    |  o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop              |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|       -|       -|          -|          -|    -|
    | + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  0.79|       67|    670.000|         -|       67|     -|        no|       -|       -|   40 (~0%)|  170 (~0%)|    -|
    |  o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop              |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|       -|       -|          -|          -|    -|
    | + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |     -|  0.79|       67|    670.000|         -|       67|     -|        no|       -|       -|   36 (~0%)|  156 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col                                |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|       -|       -|          -|          -|    -|
    | o Row_DCT_Loop                                            |     -|  7.30|      184|  1.840e+03|        23|        -|     8|        no|       -|       -|          -|          -|    -|
    |  + dct_1d                                                 |     -|  0.92|       21|    210.000|         -|       21|     -|        no|       -|  8 (3%)|  658 (~0%)|  345 (~0%)|    -|
    |   + dct_1d_Pipeline_DCT_Outer_Loop                        |     -|  0.92|       16|    160.000|         -|       16|     -|        no|       -|  8 (3%)|  517 (~0%)|  216 (~0%)|    -|
    |    o DCT_Outer_Loop                                       |     -|  7.30|       14|    140.000|         8|        1|     8|       yes|       -|       -|          -|          -|    -|
    | o Col_DCT_Loop                                            |     -|  7.30|      184|  1.840e+03|        23|        -|     8|        no|       -|       -|          -|          -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 6        |
| input_r_q0        | 16       |
| output_r_address0 | 6        |
| output_r_d0       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                      | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + dct                                                     | 8   |        |            |     |        |         |
|   add_ln39_fu_165_p2                                      | -   |        | add_ln39   | add | fabric | 0       |
|   add_ln54_fu_196_p2                                      | -   |        | add_ln54   | add | fabric | 0       |
|  + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                   | 0   |        |            |     |        |         |
|    add_ln79_1_fu_109_p2                                   | -   |        | add_ln79_1 | add | fabric | 0       |
|    add_ln79_fu_121_p2                                     | -   |        | add_ln79   | add | fabric | 0       |
|    add_ln82_fu_165_p2                                     | -   |        | add_ln82   | add | fabric | 0       |
|    add_ln81_fu_188_p2                                     | -   |        | add_ln81   | add | fabric | 0       |
|  + dct_1d                                                 | 8   |        |            |     |        |         |
|   + dct_1d_Pipeline_DCT_Outer_Loop                        | 8   |        |            |     |        |         |
|     add_ln16_fu_295_p2                                    | -   |        | add_ln16   | add | fabric | 0       |
|     add_ln22_8_fu_368_p2                                  | -   |        | add_ln22_8 | add | fabric | 0       |
|     mul_mul_14ns_16s_29_4_1_U5                            | 1   |        | mul_ln8    | mul | dsp48  | 3       |
|     mac_muladd_15s_16s_29s_29_4_1_U9                      | 1   |        | mul_ln19   | mul | dsp48  | 3       |
|     mul_mul_15s_16s_29_4_1_U6                             | 1   |        | mul_ln19_1 | mul | dsp48  | 3       |
|     mac_muladd_15s_16s_29s_29_4_1_U10                     | 1   |        | mul_ln19_2 | mul | dsp48  | 3       |
|     mul_mul_15s_16s_29_4_1_U3                             | 1   |        | mul_ln19_3 | mul | dsp48  | 3       |
|     mac_muladd_15s_16s_29s_29_4_1_U7                      | 1   |        | mul_ln19_4 | mul | dsp48  | 3       |
|     mac_muladd_15s_16s_29ns_29_4_1_U8                     | 1   |        | mul_ln19_5 | mul | dsp48  | 3       |
|     mac_muladd_15s_16s_13ns_29_4_1_U4                     | 1   |        | mul_ln22   | mul | dsp48  | 3       |
|     mac_muladd_15s_16s_29s_29_4_1_U9                      | 1   |        | add_ln22_1 | add | dsp48  | 3       |
|     mac_muladd_15s_16s_29s_29_4_1_U10                     | 1   |        | add_ln22_2 | add | dsp48  | 3       |
|     mac_muladd_15s_16s_29s_29_4_1_U7                      | 1   |        | add_ln22_4 | add | dsp48  | 3       |
|     mac_muladd_15s_16s_13ns_29_4_1_U4                     | 1   |        | add_ln22_5 | add | dsp48  | 3       |
|     mac_muladd_15s_16s_29ns_29_4_1_U8                     | 1   |        | add_ln22_6 | add | dsp48  | 3       |
|     add_ln22_7_fu_342_p2                                  | -   |        | add_ln22_7 | add | fabric | 0       |
|  + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop | 0   |        |            |     |        |         |
|    add_ln46_1_fu_105_p2                                   | -   |        | add_ln46_1 | add | fabric | 0       |
|    add_ln46_fu_117_p2                                     | -   |        | add_ln46   | add | fabric | 0       |
|    add_ln49_fu_194_p2                                     | -   |        | add_ln49   | add | fabric | 0       |
|    add_ln49_1_fu_205_p2                                   | -   |        | add_ln49_1 | add | fabric | 0       |
|    add_ln48_fu_153_p2                                     | -   |        | add_ln48   | add | fabric | 0       |
|  + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop | 0   |        |            |     |        |         |
|    add_ln61_1_fu_105_p2                                   | -   |        | add_ln61_1 | add | fabric | 0       |
|    add_ln61_fu_117_p2                                     | -   |        | add_ln61   | add | fabric | 0       |
|    add_ln64_fu_194_p2                                     | -   |        | add_ln64   | add | fabric | 0       |
|    add_ln64_1_fu_205_p2                                   | -   |        | add_ln64_1 | add | fabric | 0       |
|    add_ln63_fu_153_p2                                     | -   |        | add_ln63   | add | fabric | 0       |
|  + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                   | 0   |        |            |     |        |         |
|    add_ln94_1_fu_109_p2                                   | -   |        | add_ln94_1 | add | fabric | 0       |
|    add_ln94_fu_121_p2                                     | -   |        | add_ln94   | add | fabric | 0       |
|    add_ln97_fu_188_p2                                     | -   |        | add_ln97   | add | fabric | 0       |
|    add_ln96_fu_157_p2                                     | -   |        | add_ln96   | add | fabric | 0       |
+-----------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+
| Name                                       | BRAM | URAM | Pragma | Variable                             | Storage | Impl | Latency |
+--------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+
| + dct                                      | 5    | 0    |        |                                      |         |      |         |
|   row_outbuf_i_U                           | 1    | -    |        | row_outbuf_i                         | ram_1p  | auto | 1       |
|   col_outbuf_i_U                           | 1    | -    |        | col_outbuf_i                         | ram_1p  | auto | 1       |
|   col_inbuf_U                              | 1    | -    |        | col_inbuf                            | ram_s2p | auto | 1       |
|   buf_2d_in_U                              | 1    | -    |        | buf_2d_in                            | ram_s2p | auto | 1       |
|   buf_2d_out_U                             | 1    | -    |        | buf_2d_out                           | ram_1p  | auto | 1       |
|  + dct_1d                                  | 0    | 0    |        |                                      |         |      |         |
|   + dct_1d_Pipeline_DCT_Outer_Loop         | 0    | 0    |        |                                      |         |      |         |
|     dct_1d_short_short_dct_coeff_table_U   | -    | -    |        | dct_1d_short_short_dct_coeff_table   | rom_1p  | auto | 1       |
|     dct_1d_short_short_dct_coeff_table_1_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_1 | rom_1p  | auto | 1       |
|     dct_1d_short_short_dct_coeff_table_2_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_2 | rom_1p  | auto | 1       |
|     dct_1d_short_short_dct_coeff_table_3_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_3 | rom_1p  | auto | 1       |
|     dct_1d_short_short_dct_coeff_table_4_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_4 | rom_1p  | auto | 1       |
|     dct_1d_short_short_dct_coeff_table_5_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_5 | rom_1p  | auto | 1       |
|     dct_1d_short_short_dct_coeff_table_6_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_6 | rom_1p  | auto | 1       |
|     dct_1d_short_short_dct_coeff_table_7_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_7 | rom_1p  | auto | 1       |
+--------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------------------------------+
| Type     | Options | Location                                          |
+----------+---------+---------------------------------------------------+
| pipeline |         | dct_prj/solution3/directives.tcl:11 in dct_1d     |
| pipeline |         | dct_prj/solution3/directives.tcl:8 in dct_2d      |
| pipeline |         | dct_prj/solution3/directives.tcl:9 in read_data   |
| pipeline |         | dct_prj/solution3/directives.tcl:10 in write_data |
+----------+---------+---------------------------------------------------+


