INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab4_1/lab4_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab4_1/lab4_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab4_1/lab4_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
