-- VHDL for IBM SMS ALD page 14.18.02.1
-- Title: BCD TO BIN 1401 TSLTR-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/24/2020 12:47:32 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_02_1_BCD_TO_BIN_1401_TSLTR_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_AR_EXIT_CH_1_BIT:	 in STD_LOGIC;
		PS_SET_BIN_REG_A_FROM_TH:	 in STD_LOGIC;
		PS_B_CH_A_BIT:	 in STD_LOGIC;
		PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH:	 in STD_LOGIC;
		MS_RESET_BIN_REG:	 in STD_LOGIC;
		PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH:	 in STD_LOGIC;
		PS_B_CH_B_BIT:	 in STD_LOGIC;
		MS_AR_EXIT_CH_1_BIT_GATED:	 in STD_LOGIC;
		PS_AR_EXIT_CH_8_BIT:	 in STD_LOGIC;
		PS_AR_EXIT_CH_2_BIT:	 in STD_LOGIC;
		PS_BIN_REG_A_1_BIT:	 out STD_LOGIC;
		MS_BIN_REG_A_8_BIT:	 out STD_LOGIC;
		PS_BIN_REG_A_8_BIT:	 out STD_LOGIC);
end ALD_14_18_02_1_BCD_TO_BIN_1401_TSLTR_ACC;

architecture behavioral of ALD_14_18_02_1_BCD_TO_BIN_1401_TSLTR_ACC is 

	signal OUT_5A_C: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_5C_D_Latch: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_4C_C_Latch: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_3E_K: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_4G_G_Latch: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_3G_C_Latch: STD_LOGIC;
	signal OUT_2G_B: STD_LOGIC;
	signal OUT_5H_F: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;

begin

	OUT_5A_C <= NOT(PS_AR_EXIT_CH_1_BIT AND PS_SET_BIN_REG_A_FROM_TH );
	OUT_5B_NoPin <= NOT(PS_B_CH_A_BIT AND PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH );
	OUT_5C_D_Latch <= NOT(OUT_4C_C AND MS_RESET_BIN_REG );
	OUT_4C_C_Latch <= NOT(OUT_5A_C AND OUT_5B_NoPin AND OUT_5C_D );
	OUT_4E_P <= NOT(PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH AND PS_B_CH_B_BIT );
	OUT_3E_K <= NOT(OUT_4E_P AND MS_AR_EXIT_CH_1_BIT_GATED );
	OUT_4F_C <= NOT(PS_AR_EXIT_CH_8_BIT AND OUT_5H_F AND PS_SET_BIN_REG_A_FROM_TH );
	OUT_4G_G_Latch <= NOT(OUT_DOT_3G AND MS_RESET_BIN_REG );
	OUT_3G_C_Latch <= NOT(OUT_4F_C AND OUT_4G_G );
	OUT_2G_B <= OUT_DOT_3G;
	OUT_5H_F <= NOT(PS_AR_EXIT_CH_2_BIT );
	OUT_DOT_3G <= OUT_3E_K OR OUT_3G_C;

	PS_BIN_REG_A_1_BIT <= OUT_4C_C;
	MS_BIN_REG_A_8_BIT <= OUT_4G_G;
	PS_BIN_REG_A_8_BIT <= OUT_2G_B;

	Latch_5C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5C_D_Latch,
		Q => OUT_5C_D,
		QBar => OPEN );

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_C_Latch,
		Q => OUT_4C_C,
		QBar => OPEN );

	Latch_4G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4G_G_Latch,
		Q => OUT_4G_G,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_C_Latch,
		Q => OUT_3G_C,
		QBar => OPEN );


end;
