#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd3bf90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd3c120 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xd48650 .functor NOT 1, L_0xd73ae0, C4<0>, C4<0>, C4<0>;
L_0xd73840 .functor XOR 1, L_0xd736e0, L_0xd737a0, C4<0>, C4<0>;
L_0xd739d0 .functor XOR 1, L_0xd73840, L_0xd73900, C4<0>, C4<0>;
v0xd6f420_0 .net *"_ivl_10", 0 0, L_0xd73900;  1 drivers
v0xd6f520_0 .net *"_ivl_12", 0 0, L_0xd739d0;  1 drivers
v0xd6f600_0 .net *"_ivl_2", 0 0, L_0xd71520;  1 drivers
v0xd6f6c0_0 .net *"_ivl_4", 0 0, L_0xd736e0;  1 drivers
v0xd6f7a0_0 .net *"_ivl_6", 0 0, L_0xd737a0;  1 drivers
v0xd6f8d0_0 .net *"_ivl_8", 0 0, L_0xd73840;  1 drivers
v0xd6f9b0_0 .net "a", 0 0, v0xd6be80_0;  1 drivers
v0xd6fa50_0 .net "b", 0 0, v0xd6bf20_0;  1 drivers
v0xd6faf0_0 .net "c", 0 0, v0xd6bfc0_0;  1 drivers
v0xd6fb90_0 .var "clk", 0 0;
v0xd6fc30_0 .net "d", 0 0, v0xd6c100_0;  1 drivers
v0xd6fcd0_0 .net "q_dut", 0 0, L_0xd73420;  1 drivers
v0xd6fd70_0 .net "q_ref", 0 0, L_0xd486c0;  1 drivers
v0xd6fe10_0 .var/2u "stats1", 159 0;
v0xd6feb0_0 .var/2u "strobe", 0 0;
v0xd6ff50_0 .net "tb_match", 0 0, L_0xd73ae0;  1 drivers
v0xd70010_0 .net "tb_mismatch", 0 0, L_0xd48650;  1 drivers
v0xd700d0_0 .net "wavedrom_enable", 0 0, v0xd6c1f0_0;  1 drivers
v0xd70170_0 .net "wavedrom_title", 511 0, v0xd6c290_0;  1 drivers
L_0xd71520 .concat [ 1 0 0 0], L_0xd486c0;
L_0xd736e0 .concat [ 1 0 0 0], L_0xd486c0;
L_0xd737a0 .concat [ 1 0 0 0], L_0xd73420;
L_0xd73900 .concat [ 1 0 0 0], L_0xd486c0;
L_0xd73ae0 .cmp/eeq 1, L_0xd71520, L_0xd739d0;
S_0xd3c2b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xd3c120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xd27ea0 .functor OR 1, v0xd6be80_0, v0xd6bf20_0, C4<0>, C4<0>;
L_0xd3ca10 .functor OR 1, v0xd6bfc0_0, v0xd6c100_0, C4<0>, C4<0>;
L_0xd486c0 .functor AND 1, L_0xd27ea0, L_0xd3ca10, C4<1>, C4<1>;
v0xd488c0_0 .net *"_ivl_0", 0 0, L_0xd27ea0;  1 drivers
v0xd48960_0 .net *"_ivl_2", 0 0, L_0xd3ca10;  1 drivers
v0xd27ff0_0 .net "a", 0 0, v0xd6be80_0;  alias, 1 drivers
v0xd28090_0 .net "b", 0 0, v0xd6bf20_0;  alias, 1 drivers
v0xd6b300_0 .net "c", 0 0, v0xd6bfc0_0;  alias, 1 drivers
v0xd6b410_0 .net "d", 0 0, v0xd6c100_0;  alias, 1 drivers
v0xd6b4d0_0 .net "q", 0 0, L_0xd486c0;  alias, 1 drivers
S_0xd6b630 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xd3c120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xd6be80_0 .var "a", 0 0;
v0xd6bf20_0 .var "b", 0 0;
v0xd6bfc0_0 .var "c", 0 0;
v0xd6c060_0 .net "clk", 0 0, v0xd6fb90_0;  1 drivers
v0xd6c100_0 .var "d", 0 0;
v0xd6c1f0_0 .var "wavedrom_enable", 0 0;
v0xd6c290_0 .var "wavedrom_title", 511 0;
E_0xd36f30/0 .event negedge, v0xd6c060_0;
E_0xd36f30/1 .event posedge, v0xd6c060_0;
E_0xd36f30 .event/or E_0xd36f30/0, E_0xd36f30/1;
E_0xd37180 .event posedge, v0xd6c060_0;
E_0xd209f0 .event negedge, v0xd6c060_0;
S_0xd6b980 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xd6b630;
 .timescale -12 -12;
v0xd6bb80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd6bc80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xd6b630;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd6c3f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xd3c120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xd704a0 .functor NOT 1, v0xd6bf20_0, C4<0>, C4<0>, C4<0>;
L_0xd70530 .functor AND 1, v0xd6be80_0, L_0xd704a0, C4<1>, C4<1>;
L_0xd705c0 .functor NOT 1, v0xd6bfc0_0, C4<0>, C4<0>, C4<0>;
L_0xd70630 .functor AND 1, L_0xd70530, L_0xd705c0, C4<1>, C4<1>;
L_0xd70720 .functor AND 1, L_0xd70630, v0xd6c100_0, C4<1>, C4<1>;
L_0xd707e0 .functor AND 1, v0xd6be80_0, v0xd6bf20_0, C4<1>, C4<1>;
L_0xd70890 .functor NOT 1, v0xd6bfc0_0, C4<0>, C4<0>, C4<0>;
L_0xd70900 .functor AND 1, L_0xd707e0, L_0xd70890, C4<1>, C4<1>;
L_0xd70a60 .functor NOT 1, v0xd6c100_0, C4<0>, C4<0>, C4<0>;
L_0xd70ad0 .functor AND 1, L_0xd70900, L_0xd70a60, C4<1>, C4<1>;
L_0xd70c40 .functor OR 1, L_0xd70720, L_0xd70ad0, C4<0>, C4<0>;
L_0xd70d00 .functor AND 1, v0xd6be80_0, v0xd6bf20_0, C4<1>, C4<1>;
L_0xd70de0 .functor AND 1, L_0xd70d00, v0xd6bfc0_0, C4<1>, C4<1>;
L_0xd70ea0 .functor NOT 1, v0xd6c100_0, C4<0>, C4<0>, C4<0>;
L_0xd70d70 .functor AND 1, L_0xd70de0, L_0xd70ea0, C4<1>, C4<1>;
L_0xd71030 .functor OR 1, L_0xd70c40, L_0xd70d70, C4<0>, C4<0>;
L_0xd711d0 .functor NOT 1, v0xd6be80_0, C4<0>, C4<0>, C4<0>;
L_0xd71350 .functor AND 1, L_0xd711d0, v0xd6bf20_0, C4<1>, C4<1>;
L_0xd715c0 .functor NOT 1, v0xd6bfc0_0, C4<0>, C4<0>, C4<0>;
L_0xd71740 .functor AND 1, L_0xd71350, L_0xd715c0, C4<1>, C4<1>;
L_0xd71900 .functor AND 1, L_0xd71740, v0xd6c100_0, C4<1>, C4<1>;
L_0xd71ad0 .functor OR 1, L_0xd71030, L_0xd71900, C4<0>, C4<0>;
L_0xd71ca0 .functor NOT 1, v0xd6be80_0, C4<0>, C4<0>, C4<0>;
L_0xd71d10 .functor AND 1, L_0xd71ca0, v0xd6bf20_0, C4<1>, C4<1>;
L_0xd71ea0 .functor AND 1, L_0xd71d10, v0xd6bfc0_0, C4<1>, C4<1>;
L_0xd71f60 .functor NOT 1, v0xd6c100_0, C4<0>, C4<0>, C4<0>;
L_0xd720b0 .functor AND 1, L_0xd71ea0, L_0xd71f60, C4<1>, C4<1>;
L_0xd721c0 .functor OR 1, L_0xd71ad0, L_0xd720b0, C4<0>, C4<0>;
L_0xd723c0 .functor NOT 1, v0xd6be80_0, C4<0>, C4<0>, C4<0>;
L_0xd72430 .functor AND 1, L_0xd723c0, v0xd6bf20_0, C4<1>, C4<1>;
L_0xd725f0 .functor AND 1, L_0xd72430, v0xd6bfc0_0, C4<1>, C4<1>;
L_0xd726b0 .functor AND 1, L_0xd725f0, v0xd6c100_0, C4<1>, C4<1>;
L_0xd72880 .functor OR 1, L_0xd721c0, L_0xd726b0, C4<0>, C4<0>;
L_0xd72990 .functor NOT 1, v0xd6bf20_0, C4<0>, C4<0>, C4<0>;
L_0xd72b20 .functor AND 1, v0xd6be80_0, L_0xd72990, C4<1>, C4<1>;
L_0xd72be0 .functor AND 1, L_0xd72b20, v0xd6bfc0_0, C4<1>, C4<1>;
L_0xd72dd0 .functor AND 1, L_0xd72be0, v0xd6c100_0, C4<1>, C4<1>;
L_0xd72e90 .functor OR 1, L_0xd72880, L_0xd72dd0, C4<0>, C4<0>;
L_0xd730e0 .functor AND 1, v0xd6be80_0, v0xd6bf20_0, C4<1>, C4<1>;
L_0xd73150 .functor AND 1, L_0xd730e0, v0xd6bfc0_0, C4<1>, C4<1>;
L_0xd73360 .functor AND 1, L_0xd73150, v0xd6c100_0, C4<1>, C4<1>;
L_0xd73420 .functor OR 1, L_0xd72e90, L_0xd73360, C4<0>, C4<0>;
v0xd6c6e0_0 .net *"_ivl_0", 0 0, L_0xd704a0;  1 drivers
v0xd6c7c0_0 .net *"_ivl_10", 0 0, L_0xd707e0;  1 drivers
v0xd6c8a0_0 .net *"_ivl_12", 0 0, L_0xd70890;  1 drivers
v0xd6c990_0 .net *"_ivl_14", 0 0, L_0xd70900;  1 drivers
v0xd6ca70_0 .net *"_ivl_16", 0 0, L_0xd70a60;  1 drivers
v0xd6cba0_0 .net *"_ivl_18", 0 0, L_0xd70ad0;  1 drivers
v0xd6cc80_0 .net *"_ivl_2", 0 0, L_0xd70530;  1 drivers
v0xd6cd60_0 .net *"_ivl_20", 0 0, L_0xd70c40;  1 drivers
v0xd6ce40_0 .net *"_ivl_22", 0 0, L_0xd70d00;  1 drivers
v0xd6cf20_0 .net *"_ivl_24", 0 0, L_0xd70de0;  1 drivers
v0xd6d000_0 .net *"_ivl_26", 0 0, L_0xd70ea0;  1 drivers
v0xd6d0e0_0 .net *"_ivl_28", 0 0, L_0xd70d70;  1 drivers
v0xd6d1c0_0 .net *"_ivl_30", 0 0, L_0xd71030;  1 drivers
v0xd6d2a0_0 .net *"_ivl_32", 0 0, L_0xd711d0;  1 drivers
v0xd6d380_0 .net *"_ivl_34", 0 0, L_0xd71350;  1 drivers
v0xd6d460_0 .net *"_ivl_36", 0 0, L_0xd715c0;  1 drivers
v0xd6d540_0 .net *"_ivl_38", 0 0, L_0xd71740;  1 drivers
v0xd6d620_0 .net *"_ivl_4", 0 0, L_0xd705c0;  1 drivers
v0xd6d700_0 .net *"_ivl_40", 0 0, L_0xd71900;  1 drivers
v0xd6d7e0_0 .net *"_ivl_42", 0 0, L_0xd71ad0;  1 drivers
v0xd6d8c0_0 .net *"_ivl_44", 0 0, L_0xd71ca0;  1 drivers
v0xd6d9a0_0 .net *"_ivl_46", 0 0, L_0xd71d10;  1 drivers
v0xd6da80_0 .net *"_ivl_48", 0 0, L_0xd71ea0;  1 drivers
v0xd6db60_0 .net *"_ivl_50", 0 0, L_0xd71f60;  1 drivers
v0xd6dc40_0 .net *"_ivl_52", 0 0, L_0xd720b0;  1 drivers
v0xd6dd20_0 .net *"_ivl_54", 0 0, L_0xd721c0;  1 drivers
v0xd6de00_0 .net *"_ivl_56", 0 0, L_0xd723c0;  1 drivers
v0xd6dee0_0 .net *"_ivl_58", 0 0, L_0xd72430;  1 drivers
v0xd6dfc0_0 .net *"_ivl_6", 0 0, L_0xd70630;  1 drivers
v0xd6e0a0_0 .net *"_ivl_60", 0 0, L_0xd725f0;  1 drivers
v0xd6e180_0 .net *"_ivl_62", 0 0, L_0xd726b0;  1 drivers
v0xd6e260_0 .net *"_ivl_64", 0 0, L_0xd72880;  1 drivers
v0xd6e340_0 .net *"_ivl_66", 0 0, L_0xd72990;  1 drivers
v0xd6e630_0 .net *"_ivl_68", 0 0, L_0xd72b20;  1 drivers
v0xd6e710_0 .net *"_ivl_70", 0 0, L_0xd72be0;  1 drivers
v0xd6e7f0_0 .net *"_ivl_72", 0 0, L_0xd72dd0;  1 drivers
v0xd6e8d0_0 .net *"_ivl_74", 0 0, L_0xd72e90;  1 drivers
v0xd6e9b0_0 .net *"_ivl_76", 0 0, L_0xd730e0;  1 drivers
v0xd6ea90_0 .net *"_ivl_78", 0 0, L_0xd73150;  1 drivers
v0xd6eb70_0 .net *"_ivl_8", 0 0, L_0xd70720;  1 drivers
v0xd6ec50_0 .net *"_ivl_80", 0 0, L_0xd73360;  1 drivers
v0xd6ed30_0 .net "a", 0 0, v0xd6be80_0;  alias, 1 drivers
v0xd6edd0_0 .net "b", 0 0, v0xd6bf20_0;  alias, 1 drivers
v0xd6eec0_0 .net "c", 0 0, v0xd6bfc0_0;  alias, 1 drivers
v0xd6efb0_0 .net "d", 0 0, v0xd6c100_0;  alias, 1 drivers
v0xd6f0a0_0 .net "q", 0 0, L_0xd73420;  alias, 1 drivers
S_0xd6f200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xd3c120;
 .timescale -12 -12;
E_0xd36cd0 .event anyedge, v0xd6feb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd6feb0_0;
    %nor/r;
    %assign/vec4 v0xd6feb0_0, 0;
    %wait E_0xd36cd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd6b630;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6c100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6bf20_0, 0;
    %assign/vec4 v0xd6be80_0, 0;
    %wait E_0xd209f0;
    %wait E_0xd37180;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6c100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6bf20_0, 0;
    %assign/vec4 v0xd6be80_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd36f30;
    %load/vec4 v0xd6be80_0;
    %load/vec4 v0xd6bf20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd6bfc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd6c100_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6c100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6bf20_0, 0;
    %assign/vec4 v0xd6be80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd6bc80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd36f30;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xd6c100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6bf20_0, 0;
    %assign/vec4 v0xd6be80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd3c120;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6fb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6feb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xd3c120;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd6fb90_0;
    %inv;
    %store/vec4 v0xd6fb90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xd3c120;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd6c060_0, v0xd70010_0, v0xd6f9b0_0, v0xd6fa50_0, v0xd6faf0_0, v0xd6fc30_0, v0xd6fd70_0, v0xd6fcd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xd3c120;
T_7 ;
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xd3c120;
T_8 ;
    %wait E_0xd36f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd6fe10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6fe10_0, 4, 32;
    %load/vec4 v0xd6ff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6fe10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd6fe10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6fe10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd6fd70_0;
    %load/vec4 v0xd6fd70_0;
    %load/vec4 v0xd6fcd0_0;
    %xor;
    %load/vec4 v0xd6fd70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6fe10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd6fe10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6fe10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/circuit3/iter1/response0/top_module.sv";
