[15:10:42.873] <TB3>     INFO: *** Welcome to pxar ***
[15:10:42.873] <TB3>     INFO: *** Today: 2016/08/26
[15:10:42.879] <TB3>     INFO: *** Version: b2a7-dirty
[15:10:42.880] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C15.dat
[15:10:42.880] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:10:42.880] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//defaultMaskFile.dat
[15:10:42.880] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters_C15.dat
[15:10:42.958] <TB3>     INFO:         clk: 4
[15:10:42.958] <TB3>     INFO:         ctr: 4
[15:10:42.958] <TB3>     INFO:         sda: 19
[15:10:42.958] <TB3>     INFO:         tin: 9
[15:10:42.958] <TB3>     INFO:         level: 15
[15:10:42.958] <TB3>     INFO:         triggerdelay: 0
[15:10:42.958] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:10:42.959] <TB3>     INFO: Log level: DEBUG
[15:10:42.969] <TB3>     INFO: Found DTB DTB_WRE7QJ
[15:10:42.989] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[15:10:42.992] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[15:10:42.995] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[15:10:44.554] <TB3>     INFO: DUT info: 
[15:10:44.554] <TB3>     INFO: The DUT currently contains the following objects:
[15:10:44.554] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:10:44.554] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[15:10:44.554] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[15:10:44.554] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:10:44.554] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.554] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.554] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.554] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.554] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.554] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.554] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.554] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.554] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.554] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.555] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.555] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.555] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.555] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.555] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.555] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:10:44.555] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:10:44.556] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:10:44.557] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:10:44.558] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:10:44.559] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:10:44.559] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:10:44.559] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:10:44.559] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:10:44.560] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33288192
[15:10:44.560] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x25ac2e0
[15:10:44.560] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x251e770
[15:10:44.561] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8931d94010
[15:10:44.561] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8937fff510
[15:10:44.561] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33353728 fPxarMemory = 0x7f8931d94010
[15:10:44.562] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[15:10:44.563] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[15:10:44.563] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: -0.8 C
[15:10:44.563] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:10:44.963] <TB3>     INFO: enter 'restricted' command line mode
[15:10:44.963] <TB3>     INFO: enter test to run
[15:10:44.963] <TB3>     INFO:   test: FPIXTest no parameter change
[15:10:44.963] <TB3>     INFO:   running: fpixtest
[15:10:44.964] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:10:44.968] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:10:44.968] <TB3>     INFO: ######################################################################
[15:10:44.968] <TB3>     INFO: PixTestFPIXTest::doTest()
[15:10:44.968] <TB3>     INFO: ######################################################################
[15:10:44.971] <TB3>     INFO: ######################################################################
[15:10:44.972] <TB3>     INFO: PixTestPretest::doTest()
[15:10:44.972] <TB3>     INFO: ######################################################################
[15:10:44.974] <TB3>     INFO:    ----------------------------------------------------------------------
[15:10:44.974] <TB3>     INFO:    PixTestPretest::programROC() 
[15:10:44.974] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:02.991] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:11:02.991] <TB3>     INFO: IA differences per ROC:  20.9 20.1 16.1 20.1 19.3 16.9 17.7 19.3 16.9 17.7 16.9 16.9 18.5 20.1 20.1 17.7
[15:11:03.056] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:03.056] <TB3>     INFO:    PixTestPretest::checkIdig() 
[15:11:03.056] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:04.309] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:11:04.811] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[15:11:05.312] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[15:11:05.814] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[15:11:06.315] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[15:11:06.817] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[15:11:07.319] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[15:11:07.820] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[15:11:08.322] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[15:11:08.824] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[15:11:09.325] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[15:11:09.827] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[15:11:10.329] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[15:11:10.831] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[15:11:11.332] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[15:11:11.834] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[15:11:12.087] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 1.6 1.6 1.6 1.6 2.4 1.6 2.4 2.4 2.4 1.6 2.4 2.4 2.4 
[15:11:12.087] <TB3>     INFO: Test took 9034 ms.
[15:11:12.087] <TB3>     INFO: PixTestPretest::checkIdig() done.
[15:11:12.115] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:12.115] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:11:12.115] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:12.218] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[15:11:12.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.3687 mA
[15:11:12.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  71 Ia 24.5687 mA
[15:11:12.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  69 Ia 22.9688 mA
[15:11:12.621] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  75 Ia 24.5687 mA
[15:11:12.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  73 Ia 24.5687 mA
[15:11:12.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  71 Ia 23.7688 mA
[15:11:12.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  72 Ia 23.7688 mA
[15:11:13.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  73 Ia 24.5687 mA
[15:11:13.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  71 Ia 23.7688 mA
[15:11:13.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  72 Ia 23.7688 mA
[15:11:13.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  73 Ia 24.5687 mA
[15:11:13.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  71 Ia 24.5687 mA
[15:11:13.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.5687 mA
[15:11:13.629] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  76 Ia 24.5687 mA
[15:11:13.730] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  74 Ia 23.7688 mA
[15:11:13.831] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  75 Ia 23.7688 mA
[15:11:13.932] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  76 Ia 24.5687 mA
[15:11:14.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  74 Ia 23.7688 mA
[15:11:14.133] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  75 Ia 24.5687 mA
[15:11:14.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  73 Ia 22.9688 mA
[15:11:14.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  79 Ia 25.3687 mA
[15:11:14.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  72 Ia 22.9688 mA
[15:11:14.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  78 Ia 24.5687 mA
[15:11:14.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  76 Ia 24.5687 mA
[15:11:14.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.3688 mA
[15:11:14.839] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  94 Ia 24.5687 mA
[15:11:14.940] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  92 Ia 24.5687 mA
[15:11:15.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  90 Ia 23.7688 mA
[15:11:15.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  91 Ia 23.7688 mA
[15:11:15.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  92 Ia 24.5687 mA
[15:11:15.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  90 Ia 23.7688 mA
[15:11:15.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  91 Ia 23.7688 mA
[15:11:15.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  92 Ia 24.5687 mA
[15:11:15.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  90 Ia 23.7688 mA
[15:11:15.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  91 Ia 24.5687 mA
[15:11:15.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  89 Ia 22.9688 mA
[15:11:15.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.5687 mA
[15:11:16.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  76 Ia 24.5687 mA
[15:11:16.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  74 Ia 23.7688 mA
[15:11:16.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  75 Ia 24.5687 mA
[15:11:16.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  73 Ia 23.7688 mA
[15:11:16.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  74 Ia 23.7688 mA
[15:11:16.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  75 Ia 23.7688 mA
[15:11:16.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  76 Ia 24.5687 mA
[15:11:16.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  74 Ia 23.7688 mA
[15:11:16.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  75 Ia 23.7688 mA
[15:11:16.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  76 Ia 24.5687 mA
[15:11:17.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  74 Ia 23.7688 mA
[15:11:17.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[15:11:17.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 23.7688 mA
[15:11:17.361] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 24.5687 mA
[15:11:17.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 23.7688 mA
[15:11:17.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  79 Ia 23.7688 mA
[15:11:17.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 24.5687 mA
[15:11:17.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  78 Ia 22.9688 mA
[15:11:17.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  84 Ia 25.3687 mA
[15:11:17.966] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  77 Ia 22.9688 mA
[15:11:18.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  83 Ia 24.5687 mA
[15:11:18.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  81 Ia 24.5687 mA
[15:11:18.268] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  79 Ia 23.7688 mA
[15:11:18.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[15:11:18.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  89 Ia 24.5687 mA
[15:11:18.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  87 Ia 24.5687 mA
[15:11:18.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  85 Ia 23.7688 mA
[15:11:18.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  86 Ia 23.7688 mA
[15:11:18.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  87 Ia 24.5687 mA
[15:11:18.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  85 Ia 23.7688 mA
[15:11:19.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  86 Ia 23.7688 mA
[15:11:19.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  87 Ia 23.7688 mA
[15:11:19.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  88 Ia 23.7688 mA
[15:11:19.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  89 Ia 24.5687 mA
[15:11:19.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  87 Ia 23.7688 mA
[15:11:19.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.1688 mA
[15:11:19.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  89 Ia 24.5687 mA
[15:11:19.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  87 Ia 24.5687 mA
[15:11:19.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  85 Ia 24.5687 mA
[15:11:19.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 23.7688 mA
[15:11:20.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  84 Ia 23.7688 mA
[15:11:20.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  85 Ia 23.7688 mA
[15:11:20.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  86 Ia 24.5687 mA
[15:11:20.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  84 Ia 23.7688 mA
[15:11:20.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  85 Ia 24.5687 mA
[15:11:20.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  83 Ia 23.7688 mA
[15:11:20.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  84 Ia 23.7688 mA
[15:11:20.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.7688 mA
[15:11:20.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 24.5687 mA
[15:11:20.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  77 Ia 23.7688 mA
[15:11:21.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  78 Ia 23.7688 mA
[15:11:21.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 24.5687 mA
[15:11:21.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  77 Ia 23.7688 mA
[15:11:21.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 23.7688 mA
[15:11:21.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  79 Ia 24.5687 mA
[15:11:21.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  77 Ia 23.7688 mA
[15:11:21.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  78 Ia 23.7688 mA
[15:11:21.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  79 Ia 24.5687 mA
[15:11:21.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  77 Ia 23.7688 mA
[15:11:21.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.3688 mA
[15:11:22.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  94 Ia 24.5687 mA
[15:11:22.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  92 Ia 24.5687 mA
[15:11:22.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  90 Ia 24.5687 mA
[15:11:22.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  88 Ia 23.7688 mA
[15:11:22.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  89 Ia 23.7688 mA
[15:11:22.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  90 Ia 24.5687 mA
[15:11:22.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  88 Ia 22.9688 mA
[15:11:22.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  94 Ia 24.5687 mA
[15:11:22.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  92 Ia 24.5687 mA
[15:11:23.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  90 Ia 23.7688 mA
[15:11:23.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  91 Ia 24.5687 mA
[15:11:23.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.1688 mA
[15:11:23.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 24.5687 mA
[15:11:23.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  87 Ia 24.5687 mA
[15:11:23.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 23.7688 mA
[15:11:23.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  86 Ia 24.5687 mA
[15:11:23.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  84 Ia 23.7688 mA
[15:11:23.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  85 Ia 23.7688 mA
[15:11:23.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  86 Ia 24.5687 mA
[15:11:24.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  84 Ia 23.7688 mA
[15:11:24.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  85 Ia 23.7688 mA
[15:11:24.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  86 Ia 24.5687 mA
[15:11:24.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  84 Ia 23.7688 mA
[15:11:24.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[15:11:24.524] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.5687 mA
[15:11:24.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  87 Ia 24.5687 mA
[15:11:24.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  85 Ia 23.7688 mA
[15:11:24.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  86 Ia 23.7688 mA
[15:11:24.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  87 Ia 24.5687 mA
[15:11:25.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  85 Ia 23.7688 mA
[15:11:25.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  86 Ia 24.5687 mA
[15:11:25.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  84 Ia 23.7688 mA
[15:11:25.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 23.7688 mA
[15:11:25.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  86 Ia 24.5687 mA
[15:11:25.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  84 Ia 23.7688 mA
[15:11:25.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.3688 mA
[15:11:25.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  94 Ia 24.5687 mA
[15:11:25.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  92 Ia 24.5687 mA
[15:11:25.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  90 Ia 24.5687 mA
[15:11:26.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  88 Ia 23.7688 mA
[15:11:26.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  89 Ia 24.5687 mA
[15:11:26.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  87 Ia 24.5687 mA
[15:11:26.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  85 Ia 23.7688 mA
[15:11:26.438] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  86 Ia 23.7688 mA
[15:11:26.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  87 Ia 24.5687 mA
[15:11:26.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  85 Ia 23.7688 mA
[15:11:26.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  86 Ia 23.7688 mA
[15:11:26.841] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.7688 mA
[15:11:26.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 23.7688 mA
[15:11:27.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.5687 mA
[15:11:27.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  78 Ia 23.7688 mA
[15:11:27.244] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  79 Ia 23.7688 mA
[15:11:27.345] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  80 Ia 24.5687 mA
[15:11:27.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 23.7688 mA
[15:11:27.546] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  79 Ia 23.7688 mA
[15:11:27.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  80 Ia 24.5687 mA
[15:11:27.748] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  78 Ia 23.7688 mA
[15:11:27.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  79 Ia 23.7688 mA
[15:11:27.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  80 Ia 24.5687 mA
[15:11:28.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.5687 mA
[15:11:28.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  76 Ia 24.5687 mA
[15:11:28.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  74 Ia 23.7688 mA
[15:11:28.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  75 Ia 23.7688 mA
[15:11:28.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  76 Ia 24.5687 mA
[15:11:28.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  74 Ia 23.7688 mA
[15:11:28.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  75 Ia 23.7688 mA
[15:11:28.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  76 Ia 24.5687 mA
[15:11:28.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  74 Ia 23.7688 mA
[15:11:28.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  75 Ia 23.7688 mA
[15:11:29.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  76 Ia 24.5687 mA
[15:11:29.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  74 Ia 23.7688 mA
[15:11:29.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.7688 mA
[15:11:29.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  79 Ia 24.5687 mA
[15:11:29.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  77 Ia 23.7688 mA
[15:11:29.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  78 Ia 23.7688 mA
[15:11:29.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  79 Ia 23.7688 mA
[15:11:29.765] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  80 Ia 24.5687 mA
[15:11:29.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  78 Ia 23.7688 mA
[15:11:29.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  79 Ia 24.5687 mA
[15:11:30.069] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  77 Ia 23.7688 mA
[15:11:30.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  78 Ia 24.5687 mA
[15:11:30.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 22.9688 mA
[15:11:30.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  82 Ia 25.3687 mA
[15:11:30.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.1688 mA
[15:11:30.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 25.3687 mA
[15:11:30.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  82 Ia 23.7688 mA
[15:11:30.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  83 Ia 24.5687 mA
[15:11:30.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  81 Ia 23.7688 mA
[15:11:30.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  82 Ia 23.7688 mA
[15:11:31.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  83 Ia 24.5687 mA
[15:11:31.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  81 Ia 23.7688 mA
[15:11:31.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  82 Ia 23.7688 mA
[15:11:31.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  83 Ia 23.7688 mA
[15:11:31.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  84 Ia 24.5687 mA
[15:11:31.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  82 Ia 23.7688 mA
[15:11:31.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  71
[15:11:31.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  76
[15:11:31.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  89
[15:11:31.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  74
[15:11:31.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[15:11:31.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  87
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  84
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  77
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  91
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  84
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  84
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  86
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  74
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[15:11:31.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[15:11:33.437] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[15:11:33.437] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  19.3  20.1  19.3  18.5  20.1  19.3  19.3  19.3  20.1  19.3  20.9  19.3
[15:11:33.472] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:33.472] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[15:11:33.472] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:33.608] <TB3>     INFO: Expecting 231680 events.
[15:11:41.821] <TB3>     INFO: 231680 events read in total (7496ms).
[15:11:41.981] <TB3>     INFO: Test took 8506ms.
[15:11:42.183] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 88 and Delta(CalDel) = 62
[15:11:42.186] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 62
[15:11:42.190] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 102 and Delta(CalDel) = 59
[15:11:42.193] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 79 and Delta(CalDel) = 62
[15:11:42.196] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 56
[15:11:42.200] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 60
[15:11:42.203] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 101 and Delta(CalDel) = 63
[15:11:42.207] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 76 and Delta(CalDel) = 60
[15:11:42.210] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 97 and Delta(CalDel) = 60
[15:11:42.214] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 81 and Delta(CalDel) = 59
[15:11:42.217] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 76 and Delta(CalDel) = 59
[15:11:42.221] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 80 and Delta(CalDel) = 63
[15:11:42.224] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 62
[15:11:42.228] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 60
[15:11:42.231] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 60
[15:11:42.235] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 90 and Delta(CalDel) = 59
[15:11:42.276] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:11:42.310] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:42.310] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:11:42.310] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:42.446] <TB3>     INFO: Expecting 231680 events.
[15:11:50.675] <TB3>     INFO: 231680 events read in total (7514ms).
[15:11:50.679] <TB3>     INFO: Test took 8365ms.
[15:11:50.700] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:11:51.019] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[15:11:51.023] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[15:11:51.027] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30.5
[15:11:51.031] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 29.5
[15:11:51.035] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[15:11:51.039] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[15:11:51.043] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[15:11:51.047] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29.5
[15:11:51.051] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29.5
[15:11:51.054] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29
[15:11:51.058] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:11:51.061] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30.5
[15:11:51.064] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[15:11:51.068] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 30
[15:11:51.071] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[15:11:51.106] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:11:51.106] <TB3>     INFO: CalDel:      143   139   126   140   112   115   137   123   121   136   127   143   135   122   146   130
[15:11:51.106] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    52    51    51    51    51    51    51    51
[15:11:51.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C0.dat
[15:11:51.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C1.dat
[15:11:51.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C2.dat
[15:11:51.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C3.dat
[15:11:51.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C4.dat
[15:11:51.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C5.dat
[15:11:51.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C6.dat
[15:11:51.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C7.dat
[15:11:51.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C8.dat
[15:11:51.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C9.dat
[15:11:51.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C10.dat
[15:11:51.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C11.dat
[15:11:51.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C12.dat
[15:11:51.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C13.dat
[15:11:51.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C14.dat
[15:11:51.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C15.dat
[15:11:51.112] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:11:51.112] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:11:51.112] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[15:11:51.112] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:11:51.198] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:11:51.198] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:11:51.198] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:11:51.198] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:11:51.201] <TB3>     INFO: ######################################################################
[15:11:51.201] <TB3>     INFO: PixTestTiming::doTest()
[15:11:51.201] <TB3>     INFO: ######################################################################
[15:11:51.201] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:51.201] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[15:11:51.201] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:51.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:11:58.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:12:00.632] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:12:02.905] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:12:05.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:12:07.453] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:12:09.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:12:11.001] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:12:14.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:12:21.432] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:12:23.705] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:12:25.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:12:28.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:12:30.525] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:12:32.798] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:12:35.070] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:12:37.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:12:40.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:12:41.887] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:12:43.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:12:44.927] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:12:46.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:12:47.966] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:12:49.486] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:12:51.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:12:56.665] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:12:58.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:12:59.705] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:13:01.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:13:02.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:13:04.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:13:05.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:13:07.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:13:11.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:13:13.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:13:14.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:13:16.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:13:17.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:13:19.348] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:13:20.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:13:22.389] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:13:29.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:13:31.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:13:33.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:13:35.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:13:38.174] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:13:40.447] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:13:42.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:13:44.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:13:50.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:13:52.750] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:13:55.023] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:13:57.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:13:59.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:14:01.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:14:04.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:14:06.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:14:13.284] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:14:15.557] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:14:17.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:14:20.103] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:14:22.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:14:24.650] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:14:26.923] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:14:29.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:14:35.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:14:38.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:14:40.526] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:14:42.799] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:14:45.072] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:14:47.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:14:49.619] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:14:51.892] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:14:58.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:15:00.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:15:03.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:15:05.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:15:07.582] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:15:09.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:15:12.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:15:14.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:15:22.688] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:15:24.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:15:25.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:15:27.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:15:28.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:15:30.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:15:31.805] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:15:33.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:15:37.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:15:39.374] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:15:40.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:15:42.413] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:15:43.932] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:15:45.451] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:15:46.971] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:15:48.490] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:15:54.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:15:56.234] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:15:57.756] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:15:59.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:16:00.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:16:02.319] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:16:03.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:16:05.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:16:22.394] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:16:24.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:16:26.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:16:28.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:16:30.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:16:33.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:16:35.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:16:37.552] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:16:40.393] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:16:42.666] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:16:44.939] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:16:47.213] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:16:49.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:16:51.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:16:54.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:16:56.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:17:13.561] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:17:15.834] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:17:18.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:17:20.382] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:17:22.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:17:24.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:17:27.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:17:29.859] <TB3>     INFO: TBM Phase Settings: 244
[15:17:29.859] <TB3>     INFO: 400MHz Phase: 5
[15:17:29.859] <TB3>     INFO: 160MHz Phase: 7
[15:17:29.859] <TB3>     INFO: Functional Phase Area: 5
[15:17:29.862] <TB3>     INFO: Test took 338661 ms.
[15:17:29.862] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:17:29.862] <TB3>     INFO:    ----------------------------------------------------------------------
[15:17:29.862] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[15:17:29.862] <TB3>     INFO:    ----------------------------------------------------------------------
[15:17:29.862] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:17:30.003] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:17:33.462] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:17:37.237] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:17:41.014] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:17:44.789] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:17:48.565] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:17:52.341] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:17:56.116] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:17:57.636] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:17:59.720] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:18:01.240] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:18:02.760] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:18:04.280] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:18:05.801] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:18:07.321] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:18:08.841] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:18:10.361] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:18:12.821] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:18:15.094] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:18:17.368] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:18:19.641] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:18:21.915] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:18:24.188] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:18:25.708] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:18:27.227] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:18:29.498] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:18:31.772] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:18:34.045] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:18:36.318] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:18:38.591] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:18:40.864] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:18:42.384] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:18:43.904] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:18:46.175] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:18:48.449] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:18:50.722] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:18:52.995] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:18:55.269] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:18:57.542] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:18:59.061] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:19:00.581] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:19:03.229] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:19:05.502] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:19:07.775] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:19:10.048] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:19:12.321] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:19:14.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:19:16.114] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:19:17.634] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:19:19.718] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:19:21.991] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:19:24.264] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:19:26.537] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:19:28.811] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:19:31.084] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:19:32.604] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:19:34.123] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:19:36.396] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:19:37.916] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:19:39.435] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:19:40.956] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:19:42.474] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:19:43.994] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:19:45.897] <TB3>     INFO: ROC Delay Settings: 228
[15:19:45.897] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[15:19:45.897] <TB3>     INFO: ROC Port 0 Delay: 4
[15:19:45.897] <TB3>     INFO: ROC Port 1 Delay: 4
[15:19:45.897] <TB3>     INFO: Functional ROC Area: 5
[15:19:45.900] <TB3>     INFO: Test took 136038 ms.
[15:19:45.900] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[15:19:45.900] <TB3>     INFO:    ----------------------------------------------------------------------
[15:19:45.900] <TB3>     INFO:    PixTestTiming::TimingTest()
[15:19:45.900] <TB3>     INFO:    ----------------------------------------------------------------------
[15:19:47.039] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4028 402b 4028 4028 4028 4029 4028 4028 e062 c000 a101 80b1 4029 4028 4029 4029 4029 4029 4029 4029 e062 c000 
[15:19:47.039] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4029 4028 4029 4029 4028 4028 4029 4029 e022 c000 a102 80c0 4028 4028 4028 4028 4029 4028 4029 4029 e022 c000 
[15:19:47.039] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 402b 4028 402b 402b 4028 4029 4029 402b e022 c000 a103 8000 4028 4029 4029 4029 4028 4029 4028 4029 e022 c000 
[15:19:47.039] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:20:01.037] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:01.037] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:20:14.996] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:14.996] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:20:28.968] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:28.968] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:20:42.954] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:42.954] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:20:56.923] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:56.923] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:21:10.934] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:10.934] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:21:24.904] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:24.904] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:21:38.774] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:38.774] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:21:53.013] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:53.013] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:22:06.001] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:07.385] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:07.399] <TB3>     INFO: Decoding statistics:
[15:22:07.399] <TB3>     INFO:   General information:
[15:22:07.399] <TB3>     INFO: 	 16bit words read:         240000000
[15:22:07.399] <TB3>     INFO: 	 valid events total:       20000000
[15:22:07.399] <TB3>     INFO: 	 empty events:             20000000
[15:22:07.399] <TB3>     INFO: 	 valid events with pixels: 0
[15:22:07.399] <TB3>     INFO: 	 valid pixel hits:         0
[15:22:07.399] <TB3>     INFO:   Event errors: 	           0
[15:22:07.399] <TB3>     INFO: 	 start marker:             0
[15:22:07.399] <TB3>     INFO: 	 stop marker:              0
[15:22:07.399] <TB3>     INFO: 	 overflow:                 0
[15:22:07.399] <TB3>     INFO: 	 invalid 5bit words:       0
[15:22:07.399] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[15:22:07.399] <TB3>     INFO:   TBM errors: 		           0
[15:22:07.399] <TB3>     INFO: 	 flawed TBM headers:       0
[15:22:07.399] <TB3>     INFO: 	 flawed TBM trailers:      0
[15:22:07.399] <TB3>     INFO: 	 event ID mismatches:      0
[15:22:07.399] <TB3>     INFO:   ROC errors: 		           0
[15:22:07.399] <TB3>     INFO: 	 missing ROC header(s):    0
[15:22:07.399] <TB3>     INFO: 	 misplaced readback start: 0
[15:22:07.399] <TB3>     INFO:   Pixel decoding errors:	   0
[15:22:07.399] <TB3>     INFO: 	 pixel data incomplete:    0
[15:22:07.399] <TB3>     INFO: 	 pixel address:            0
[15:22:07.399] <TB3>     INFO: 	 pulse height fill bit:    0
[15:22:07.399] <TB3>     INFO: 	 buffer corruption:        0
[15:22:07.399] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:07.399] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:22:07.399] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:07.399] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:07.399] <TB3>     INFO:    Read back bit status: 1
[15:22:07.399] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:07.399] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:07.399] <TB3>     INFO:    Timings are good!
[15:22:07.399] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:07.399] <TB3>     INFO: Test took 141499 ms.
[15:22:07.399] <TB3>     INFO: PixTestTiming::TimingTest() done.
[15:22:07.400] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:22:07.400] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:22:07.400] <TB3>     INFO: PixTestTiming::doTest took 616202 ms.
[15:22:07.400] <TB3>     INFO: PixTestTiming::doTest() done
[15:22:07.400] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:22:07.400] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[15:22:07.400] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[15:22:07.400] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[15:22:07.400] <TB3>     INFO: Write out ROCDelayScan3_V0
[15:22:07.401] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:22:07.401] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:22:07.752] <TB3>     INFO: ######################################################################
[15:22:07.752] <TB3>     INFO: PixTestAlive::doTest()
[15:22:07.753] <TB3>     INFO: ######################################################################
[15:22:07.756] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:07.756] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:22:07.756] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:07.757] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:22:08.099] <TB3>     INFO: Expecting 41600 events.
[15:22:12.175] <TB3>     INFO: 41600 events read in total (3361ms).
[15:22:12.175] <TB3>     INFO: Test took 4419ms.
[15:22:12.183] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:12.183] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:22:12.183] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:22:12.560] <TB3>     INFO: PixTestAlive::aliveTest() done
[15:22:12.560] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[15:22:12.560] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[15:22:12.562] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:12.562] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:22:12.562] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:12.564] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:22:12.906] <TB3>     INFO: Expecting 41600 events.
[15:22:15.856] <TB3>     INFO: 41600 events read in total (2235ms).
[15:22:15.856] <TB3>     INFO: Test took 3292ms.
[15:22:15.856] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:15.856] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:22:15.856] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:22:15.857] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:22:16.260] <TB3>     INFO: PixTestAlive::maskTest() done
[15:22:16.260] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:22:16.263] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:16.263] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:22:16.263] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:16.264] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:22:16.607] <TB3>     INFO: Expecting 41600 events.
[15:22:20.680] <TB3>     INFO: 41600 events read in total (3358ms).
[15:22:20.681] <TB3>     INFO: Test took 4416ms.
[15:22:20.688] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:20.688] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:22:20.688] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:22:21.062] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[15:22:21.063] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:22:21.063] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:22:21.063] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:22:21.070] <TB3>     INFO: ######################################################################
[15:22:21.071] <TB3>     INFO: PixTestTrim::doTest()
[15:22:21.071] <TB3>     INFO: ######################################################################
[15:22:21.074] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:21.074] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:22:21.074] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:21.150] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:22:21.150] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:22:21.162] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:22:21.163] <TB3>     INFO:     run 1 of 1
[15:22:21.163] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:22:21.505] <TB3>     INFO: Expecting 5025280 events.
[15:23:06.699] <TB3>     INFO: 1430352 events read in total (44480ms).
[15:23:50.254] <TB3>     INFO: 2844352 events read in total (88036ms).
[15:24:33.792] <TB3>     INFO: 4269016 events read in total (131574ms).
[15:24:57.509] <TB3>     INFO: 5025280 events read in total (155290ms).
[15:24:57.547] <TB3>     INFO: Test took 156384ms.
[15:24:57.602] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:57.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:59.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:00.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:01.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:03.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:04.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:06.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:07.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:09.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:10.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:11.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:25:13.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:14.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:15.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:17.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:18.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:19.919] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300269568
[15:25:19.922] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4923 minThrLimit = 98.4768 minThrNLimit = 118.32 -> result = 98.4923 -> 98
[15:25:19.922] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0197 minThrLimit = 96.0082 minThrNLimit = 117.379 -> result = 96.0197 -> 96
[15:25:19.923] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8518 minThrLimit = 90.8394 minThrNLimit = 110.652 -> result = 90.8518 -> 90
[15:25:19.923] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9255 minThrLimit = 90.905 minThrNLimit = 110.493 -> result = 90.9255 -> 90
[15:25:19.924] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.607 minThrLimit = 95.5423 minThrNLimit = 117.859 -> result = 95.607 -> 95
[15:25:19.924] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.426 minThrLimit = 103.397 minThrNLimit = 124.637 -> result = 103.426 -> 103
[15:25:19.924] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0344 minThrLimit = 97.0011 minThrNLimit = 116.472 -> result = 97.0344 -> 97
[15:25:19.925] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1233 minThrLimit = 86.0778 minThrNLimit = 110.167 -> result = 86.1233 -> 86
[15:25:19.925] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.046 minThrLimit = 102.025 minThrNLimit = 121.663 -> result = 102.046 -> 102
[15:25:19.926] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9677 minThrLimit = 91.9546 minThrNLimit = 108.283 -> result = 91.9677 -> 91
[15:25:19.926] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5729 minThrLimit = 87.5691 minThrNLimit = 107.773 -> result = 87.5729 -> 87
[15:25:19.926] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1176 minThrLimit = 90.1058 minThrNLimit = 107.032 -> result = 90.1176 -> 90
[15:25:19.927] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.784 minThrLimit = 100.78 minThrNLimit = 123.318 -> result = 100.784 -> 100
[15:25:19.927] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0345 minThrLimit = 93.0301 minThrNLimit = 117.948 -> result = 93.0345 -> 93
[15:25:19.927] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.203 minThrLimit = 105.108 minThrNLimit = 130.371 -> result = 105.203 -> 105
[15:25:19.928] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1305 minThrLimit = 91.1 minThrNLimit = 110.533 -> result = 91.1305 -> 91
[15:25:19.928] <TB3>     INFO: ROC 0 VthrComp = 98
[15:25:19.928] <TB3>     INFO: ROC 1 VthrComp = 96
[15:25:19.928] <TB3>     INFO: ROC 2 VthrComp = 90
[15:25:19.928] <TB3>     INFO: ROC 3 VthrComp = 90
[15:25:19.928] <TB3>     INFO: ROC 4 VthrComp = 95
[15:25:19.928] <TB3>     INFO: ROC 5 VthrComp = 103
[15:25:19.928] <TB3>     INFO: ROC 6 VthrComp = 97
[15:25:19.928] <TB3>     INFO: ROC 7 VthrComp = 86
[15:25:19.928] <TB3>     INFO: ROC 8 VthrComp = 102
[15:25:19.928] <TB3>     INFO: ROC 9 VthrComp = 91
[15:25:19.929] <TB3>     INFO: ROC 10 VthrComp = 87
[15:25:19.929] <TB3>     INFO: ROC 11 VthrComp = 90
[15:25:19.929] <TB3>     INFO: ROC 12 VthrComp = 100
[15:25:19.930] <TB3>     INFO: ROC 13 VthrComp = 93
[15:25:19.930] <TB3>     INFO: ROC 14 VthrComp = 105
[15:25:19.930] <TB3>     INFO: ROC 15 VthrComp = 91
[15:25:19.930] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:25:19.930] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:25:19.943] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:25:19.943] <TB3>     INFO:     run 1 of 1
[15:25:19.943] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:20.286] <TB3>     INFO: Expecting 5025280 events.
[15:25:55.005] <TB3>     INFO: 889232 events read in total (35004ms).
[15:26:30.939] <TB3>     INFO: 1775904 events read in total (69938ms).
[15:27:06.008] <TB3>     INFO: 2661848 events read in total (105008ms).
[15:27:40.563] <TB3>     INFO: 3538208 events read in total (139562ms).
[15:28:15.386] <TB3>     INFO: 4410008 events read in total (174386ms).
[15:28:40.121] <TB3>     INFO: 5025280 events read in total (199120ms).
[15:28:40.192] <TB3>     INFO: Test took 200250ms.
[15:28:40.371] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:40.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:42.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:43.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:45.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:47.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:48.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:50.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:52.032] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:53.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:55.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:56.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:28:58.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:00.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:01.741] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:03.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:04.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:06.555] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248623104
[15:29:06.558] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.7449 for pixel 15/79 mean/min/max = 44.0735/32.1383/56.0088
[15:29:06.558] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.4336 for pixel 24/79 mean/min/max = 44.6281/31.7075/57.5487
[15:29:06.559] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.2876 for pixel 23/17 mean/min/max = 47.0832/33.8682/60.2981
[15:29:06.559] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 63.3643 for pixel 33/1 mean/min/max = 47.9773/32.5808/63.3738
[15:29:06.559] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.5355 for pixel 16/79 mean/min/max = 44.3759/32.8254/55.9264
[15:29:06.560] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.7468 for pixel 0/22 mean/min/max = 46.297/32.5876/60.0065
[15:29:06.560] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.0278 for pixel 12/1 mean/min/max = 46.338/31.4858/61.1902
[15:29:06.560] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.8828 for pixel 22/1 mean/min/max = 43.4655/31.985/54.9461
[15:29:06.561] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.6754 for pixel 0/1 mean/min/max = 46.0338/31.2067/60.8609
[15:29:06.561] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.3464 for pixel 0/5 mean/min/max = 46.8486/34.349/59.3481
[15:29:06.561] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.2034 for pixel 4/69 mean/min/max = 44.8403/32.4313/57.2494
[15:29:06.562] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.4708 for pixel 23/0 mean/min/max = 46.1219/33.7477/58.496
[15:29:06.562] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.5773 for pixel 6/79 mean/min/max = 46.1224/32.4043/59.8406
[15:29:06.562] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.6068 for pixel 51/32 mean/min/max = 45.3687/33.0127/57.7246
[15:29:06.563] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.4938 for pixel 17/21 mean/min/max = 46.7434/33.9792/59.5076
[15:29:06.563] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.4544 for pixel 11/26 mean/min/max = 45.6426/32.7362/58.5491
[15:29:06.563] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:06.695] <TB3>     INFO: Expecting 411648 events.
[15:29:14.362] <TB3>     INFO: 411648 events read in total (6952ms).
[15:29:14.367] <TB3>     INFO: Expecting 411648 events.
[15:29:21.898] <TB3>     INFO: 411648 events read in total (6861ms).
[15:29:21.906] <TB3>     INFO: Expecting 411648 events.
[15:29:29.492] <TB3>     INFO: 411648 events read in total (6918ms).
[15:29:29.502] <TB3>     INFO: Expecting 411648 events.
[15:29:37.099] <TB3>     INFO: 411648 events read in total (6935ms).
[15:29:37.113] <TB3>     INFO: Expecting 411648 events.
[15:29:44.624] <TB3>     INFO: 411648 events read in total (6856ms).
[15:29:44.639] <TB3>     INFO: Expecting 411648 events.
[15:29:52.299] <TB3>     INFO: 411648 events read in total (6998ms).
[15:29:52.315] <TB3>     INFO: Expecting 411648 events.
[15:29:59.872] <TB3>     INFO: 411648 events read in total (6898ms).
[15:29:59.891] <TB3>     INFO: Expecting 411648 events.
[15:30:07.463] <TB3>     INFO: 411648 events read in total (6919ms).
[15:30:07.485] <TB3>     INFO: Expecting 411648 events.
[15:30:14.995] <TB3>     INFO: 411648 events read in total (6863ms).
[15:30:15.019] <TB3>     INFO: Expecting 411648 events.
[15:30:22.661] <TB3>     INFO: 411648 events read in total (6986ms).
[15:30:22.687] <TB3>     INFO: Expecting 411648 events.
[15:30:30.183] <TB3>     INFO: 411648 events read in total (6847ms).
[15:30:30.211] <TB3>     INFO: Expecting 411648 events.
[15:30:37.695] <TB3>     INFO: 411648 events read in total (6838ms).
[15:30:37.727] <TB3>     INFO: Expecting 411648 events.
[15:30:45.215] <TB3>     INFO: 411648 events read in total (6843ms).
[15:30:45.248] <TB3>     INFO: Expecting 411648 events.
[15:30:52.799] <TB3>     INFO: 411648 events read in total (6908ms).
[15:30:52.837] <TB3>     INFO: Expecting 411648 events.
[15:31:00.392] <TB3>     INFO: 411648 events read in total (6923ms).
[15:31:00.429] <TB3>     INFO: Expecting 411648 events.
[15:31:07.941] <TB3>     INFO: 411648 events read in total (6875ms).
[15:31:07.980] <TB3>     INFO: Test took 121417ms.
[15:31:08.462] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6308 < 35 for itrim+1 = 89; old thr = 34.3933 ... break
[15:31:08.491] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4586 < 35 for itrim+1 = 93; old thr = 34.8973 ... break
[15:31:08.525] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1267 < 35 for itrim = 108; old thr = 34.1265 ... break
[15:31:08.563] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1388 < 35 for itrim = 122; old thr = 34.4869 ... break
[15:31:08.590] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0222 < 35 for itrim = 83; old thr = 34.9263 ... break
[15:31:08.613] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9082 < 35 for itrim = 98; old thr = 34.052 ... break
[15:31:08.647] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0111 < 35 for itrim+1 = 112; old thr = 34.9396 ... break
[15:31:08.691] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3914 < 35 for itrim+1 = 101; old thr = 34.7032 ... break
[15:31:08.712] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1985 < 35 for itrim = 96; old thr = 34.7784 ... break
[15:31:08.737] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.26 < 35 for itrim = 101; old thr = 34.1918 ... break
[15:31:08.767] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2416 < 35 for itrim = 89; old thr = 33.4585 ... break
[15:31:08.793] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4909 < 35 for itrim+1 = 87; old thr = 34.86 ... break
[15:31:08.822] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3577 < 35 for itrim+1 = 102; old thr = 34.7766 ... break
[15:31:08.858] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3038 < 35 for itrim = 99; old thr = 34.6119 ... break
[15:31:08.893] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2303 < 35 for itrim = 99; old thr = 33.9382 ... break
[15:31:08.925] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2076 < 35 for itrim+1 = 101; old thr = 34.8299 ... break
[15:31:08.000] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:31:09.011] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:31:09.012] <TB3>     INFO:     run 1 of 1
[15:31:09.012] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:09.355] <TB3>     INFO: Expecting 5025280 events.
[15:31:44.608] <TB3>     INFO: 870312 events read in total (34539ms).
[15:32:19.207] <TB3>     INFO: 1738928 events read in total (69138ms).
[15:32:53.543] <TB3>     INFO: 2607424 events read in total (103474ms).
[15:33:27.200] <TB3>     INFO: 3465192 events read in total (137131ms).
[15:34:01.353] <TB3>     INFO: 4318592 events read in total (171284ms).
[15:34:29.700] <TB3>     INFO: 5025280 events read in total (199631ms).
[15:34:29.779] <TB3>     INFO: Test took 200768ms.
[15:34:29.958] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:30.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:31.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:33.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:35.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:36.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:38.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:40.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:41.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:43.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:45.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:46.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:48.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:50.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:51.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:53.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:54.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:56.523] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264339456
[15:34:56.525] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.944524 .. 255.000000
[15:34:56.601] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 255 (-1/-1) hits flags = 528 (plus default)
[15:34:56.611] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:34:56.611] <TB3>     INFO:     run 1 of 1
[15:34:56.611] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:56.958] <TB3>     INFO: Expecting 8320000 events.
[15:35:31.297] <TB3>     INFO: 816864 events read in total (33624ms).
[15:36:04.799] <TB3>     INFO: 1633480 events read in total (67126ms).
[15:36:38.499] <TB3>     INFO: 2450384 events read in total (100826ms).
[15:37:12.069] <TB3>     INFO: 3267328 events read in total (134396ms).
[15:37:46.049] <TB3>     INFO: 4084600 events read in total (168376ms).
[15:38:19.286] <TB3>     INFO: 4901120 events read in total (201613ms).
[15:38:52.546] <TB3>     INFO: 5716536 events read in total (234873ms).
[15:39:27.113] <TB3>     INFO: 6530944 events read in total (269440ms).
[15:39:59.430] <TB3>     INFO: 7344440 events read in total (301757ms).
[15:40:33.138] <TB3>     INFO: 8157800 events read in total (335465ms).
[15:40:40.423] <TB3>     INFO: 8320000 events read in total (342750ms).
[15:40:40.521] <TB3>     INFO: Test took 343911ms.
[15:40:40.852] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:41.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:43.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:45.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:47.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:49.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:50.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:52.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:54.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:56.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:58.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:00.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:02.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:04.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:06.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:08.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:10.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:11.908] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279867392
[15:41:11.990] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.953705 .. 44.260758
[15:41:12.064] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:41:12.074] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:41:12.074] <TB3>     INFO:     run 1 of 1
[15:41:12.074] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:12.418] <TB3>     INFO: Expecting 1597440 events.
[15:41:53.347] <TB3>     INFO: 1162952 events read in total (40215ms).
[15:42:08.618] <TB3>     INFO: 1597440 events read in total (55486ms).
[15:42:08.639] <TB3>     INFO: Test took 56566ms.
[15:42:08.676] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:08.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:09.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:10.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:11.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:12.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:13.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:14.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:15.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:16.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:17.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:18.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:19.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:20.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:21.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:22.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:42:23.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:42:24.505] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297635840
[15:42:24.589] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.412411 .. 41.686626
[15:42:24.663] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:42:24.673] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:42:24.673] <TB3>     INFO:     run 1 of 1
[15:42:24.673] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:25.016] <TB3>     INFO: Expecting 1297920 events.
[15:43:06.649] <TB3>     INFO: 1147728 events read in total (40918ms).
[15:43:12.170] <TB3>     INFO: 1297920 events read in total (46439ms).
[15:43:12.186] <TB3>     INFO: Test took 47513ms.
[15:43:12.218] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:43:12.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:43:13.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:43:14.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:43:15.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:43:16.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:43:16.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:43:17.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:43:18.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:43:19.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:43:20.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:43:21.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:43:22.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:43:23.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:43:24.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:43:25.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:26.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:27.153] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303857664
[15:43:27.234] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 12.500000 .. 40.787087
[15:43:27.308] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 2 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:43:27.319] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:43:27.319] <TB3>     INFO:     run 1 of 1
[15:43:27.319] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:27.663] <TB3>     INFO: Expecting 1630720 events.
[15:44:10.366] <TB3>     INFO: 1263712 events read in total (41988ms).
[15:44:23.031] <TB3>     INFO: 1630720 events read in total (54653ms).
[15:44:23.045] <TB3>     INFO: Test took 55726ms.
[15:44:23.078] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:23.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:24.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:24.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:25.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:26.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:27.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:28.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:29.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:30.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:31.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:32.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:33.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:34.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:35.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:36.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:37.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:38.237] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303857664
[15:44:38.323] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:44:38.323] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:44:38.333] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:44:38.333] <TB3>     INFO:     run 1 of 1
[15:44:38.333] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:38.681] <TB3>     INFO: Expecting 1364480 events.
[15:45:18.367] <TB3>     INFO: 1075664 events read in total (38970ms).
[15:45:29.035] <TB3>     INFO: 1364480 events read in total (49638ms).
[15:45:29.048] <TB3>     INFO: Test took 50715ms.
[15:45:29.081] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:45:29.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:45:30.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:45:31.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:45:32.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:45:33.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:45:34.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:35.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:35.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:36.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:37.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:38.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:39.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:40.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:41.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:42.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:43.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:44.769] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325410816
[15:45:44.800] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C0.dat
[15:45:44.800] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C1.dat
[15:45:44.800] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C2.dat
[15:45:44.800] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C3.dat
[15:45:44.800] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C4.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C5.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C6.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C7.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C8.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C9.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C10.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C11.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C12.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C13.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C14.dat
[15:45:44.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C15.dat
[15:45:44.802] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C0.dat
[15:45:44.809] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C1.dat
[15:45:44.816] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C2.dat
[15:45:44.823] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C3.dat
[15:45:44.830] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C4.dat
[15:45:44.837] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C5.dat
[15:45:44.844] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C6.dat
[15:45:44.850] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C7.dat
[15:45:44.857] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C8.dat
[15:45:44.864] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C9.dat
[15:45:44.870] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C10.dat
[15:45:44.877] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C11.dat
[15:45:44.884] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C12.dat
[15:45:44.891] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C13.dat
[15:45:44.897] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C14.dat
[15:45:44.904] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C15.dat
[15:45:44.911] <TB3>     INFO: PixTestTrim::trimTest() done
[15:45:44.911] <TB3>     INFO: vtrim:      89  93 108 122  83  98 112 101  96 101  89  87 102  99  99 101 
[15:45:44.911] <TB3>     INFO: vthrcomp:   98  96  90  90  95 103  97  86 102  91  87  90 100  93 105  91 
[15:45:44.911] <TB3>     INFO: vcal mean:  34.91  34.95  34.95  35.01  34.97  34.96  35.02  34.97  34.99  34.96  34.96  35.00  34.98  34.99  34.99  34.95 
[15:45:44.911] <TB3>     INFO: vcal RMS:    0.85   0.83   0.86   0.89   0.81   0.90   0.92   0.79   0.92   1.00   0.84   0.90   0.84   0.80   0.84   1.02 
[15:45:44.911] <TB3>     INFO: bits mean:   9.87   9.82   9.07   9.26   9.74   9.11   9.76  10.31   9.04   8.77   9.48   9.25   8.98   9.36   9.26   9.60 
[15:45:44.911] <TB3>     INFO: bits RMS:    2.61   2.66   2.57   2.56   2.60   2.77   2.65   2.48   2.96   2.60   2.76   2.58   2.89   2.66   2.46   2.54 
[15:45:44.920] <TB3>     INFO:    ----------------------------------------------------------------------
[15:45:44.920] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:45:44.920] <TB3>     INFO:    ----------------------------------------------------------------------
[15:45:44.923] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:45:44.923] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:45:44.933] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:45:44.933] <TB3>     INFO:     run 1 of 1
[15:45:44.933] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:45.275] <TB3>     INFO: Expecting 4160000 events.
[15:46:32.583] <TB3>     INFO: 1174485 events read in total (46593ms).
[15:47:19.024] <TB3>     INFO: 2334110 events read in total (93034ms).
[15:48:03.887] <TB3>     INFO: 3477900 events read in total (137898ms).
[15:48:31.346] <TB3>     INFO: 4160000 events read in total (165356ms).
[15:48:31.413] <TB3>     INFO: Test took 166480ms.
[15:48:31.536] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:31.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:48:33.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:35.741] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:37.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:48:39.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:41.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:43.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:45.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:47.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:49.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:51.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:53.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:55.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:57.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:59.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:49:01.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:49:03.048] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308822016
[15:49:03.049] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:49:03.126] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:49:03.126] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[15:49:03.136] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:49:03.136] <TB3>     INFO:     run 1 of 1
[15:49:03.136] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:03.484] <TB3>     INFO: Expecting 3556800 events.
[15:49:50.457] <TB3>     INFO: 1223350 events read in total (46258ms).
[15:50:37.556] <TB3>     INFO: 2425950 events read in total (93357ms).
[15:51:22.774] <TB3>     INFO: 3556800 events read in total (138575ms).
[15:51:22.831] <TB3>     INFO: Test took 139696ms.
[15:51:22.928] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:23.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:24.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:26.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:51:28.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:30.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:31.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:33.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:35.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:36.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:38.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:40.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:51:42.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:43.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:45.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:51:47.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:51:48.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:50.720] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352002048
[15:51:50.721] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:51:50.799] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:51:50.799] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[15:51:50.809] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:51:50.809] <TB3>     INFO:     run 1 of 1
[15:51:50.809] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:51.154] <TB3>     INFO: Expecting 3328000 events.
[15:52:40.041] <TB3>     INFO: 1275905 events read in total (48172ms).
[15:53:28.322] <TB3>     INFO: 2524535 events read in total (96453ms).
[15:53:59.403] <TB3>     INFO: 3328000 events read in total (127534ms).
[15:53:59.439] <TB3>     INFO: Test took 128630ms.
[15:53:59.512] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:53:59.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:54:01.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:54:02.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:54:04.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:54:06.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:54:07.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:54:09.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:54:11.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:54:12.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:54:14.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:54:16.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:54:17.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:54:19.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:54:21.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:54:22.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:54:24.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:54:25.973] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298577920
[15:54:25.974] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:54:26.047] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:54:26.047] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[15:54:26.057] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:54:26.057] <TB3>     INFO:     run 1 of 1
[15:54:26.058] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:54:26.400] <TB3>     INFO: Expecting 3307200 events.
[15:55:15.454] <TB3>     INFO: 1280810 events read in total (48339ms).
[15:56:02.200] <TB3>     INFO: 2533345 events read in total (95085ms).
[15:56:32.352] <TB3>     INFO: 3307200 events read in total (125237ms).
[15:56:32.389] <TB3>     INFO: Test took 126332ms.
[15:56:32.463] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:32.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:56:34.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:56:35.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:56:37.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:39.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:40.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:42.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:43.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:45.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:47.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:56:48.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:56:50.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:56:52.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:56:53.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:56:55.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:56:56.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:56:58.566] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301768704
[15:56:58.567] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:56:58.643] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:56:58.643] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[15:56:58.653] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:56:58.653] <TB3>     INFO:     run 1 of 1
[15:56:58.653] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:56:58.002] <TB3>     INFO: Expecting 3328000 events.
[15:57:48.117] <TB3>     INFO: 1275090 events read in total (48400ms).
[15:58:36.094] <TB3>     INFO: 2522280 events read in total (96377ms).
[15:59:07.465] <TB3>     INFO: 3328000 events read in total (127749ms).
[15:59:07.508] <TB3>     INFO: Test took 128856ms.
[15:59:07.587] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:07.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:59:09.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:59:10.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:59:12.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:59:14.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:59:15.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:59:17.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:59:19.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:59:20.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:59:22.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:24.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:25.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:27.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:28.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:30.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:32.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:33.782] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311054336
[15:59:33.783] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.04907, thr difference RMS: 1.70669
[15:59:33.783] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.38531, thr difference RMS: 1.75892
[15:59:33.784] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.71435, thr difference RMS: 1.58826
[15:59:33.784] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.1937, thr difference RMS: 1.68031
[15:59:33.784] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.15521, thr difference RMS: 1.5848
[15:59:33.784] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.5604, thr difference RMS: 1.3449
[15:59:33.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.8988, thr difference RMS: 1.44269
[15:59:33.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.67039, thr difference RMS: 1.26126
[15:59:33.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.2622, thr difference RMS: 1.33367
[15:59:33.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.07177, thr difference RMS: 1.58645
[15:59:33.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.18593, thr difference RMS: 1.6463
[15:59:33.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.0283, thr difference RMS: 1.74456
[15:59:33.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.3848, thr difference RMS: 1.37006
[15:59:33.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.50161, thr difference RMS: 1.53842
[15:59:33.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 12.4116, thr difference RMS: 1.23728
[15:59:33.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.32673, thr difference RMS: 1.60749
[15:59:33.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.10923, thr difference RMS: 1.69057
[15:59:33.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.48359, thr difference RMS: 1.74919
[15:59:33.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.68098, thr difference RMS: 1.57096
[15:59:33.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.11564, thr difference RMS: 1.66771
[15:59:33.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.21458, thr difference RMS: 1.5943
[15:59:33.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.5978, thr difference RMS: 1.33322
[15:59:33.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.8314, thr difference RMS: 1.43029
[15:59:33.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.62951, thr difference RMS: 1.25531
[15:59:33.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.2345, thr difference RMS: 1.33652
[15:59:33.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.0348, thr difference RMS: 1.58103
[15:59:33.789] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.1916, thr difference RMS: 1.64479
[15:59:33.789] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.1694, thr difference RMS: 1.75318
[15:59:33.789] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.4117, thr difference RMS: 1.38174
[15:59:33.789] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.55224, thr difference RMS: 1.52312
[15:59:33.789] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 12.5599, thr difference RMS: 1.21603
[15:59:33.790] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.21977, thr difference RMS: 1.61084
[15:59:33.790] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.22496, thr difference RMS: 1.68971
[15:59:33.790] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.66829, thr difference RMS: 1.74804
[15:59:33.790] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.73921, thr difference RMS: 1.57521
[15:59:33.790] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.1276, thr difference RMS: 1.66318
[15:59:33.791] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.38386, thr difference RMS: 1.56053
[15:59:33.791] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.6986, thr difference RMS: 1.32393
[15:59:33.791] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.8163, thr difference RMS: 1.42196
[15:59:33.791] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.66523, thr difference RMS: 1.26641
[15:59:33.791] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.1858, thr difference RMS: 1.33631
[15:59:33.792] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.0309, thr difference RMS: 1.58
[15:59:33.792] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.29638, thr difference RMS: 1.63229
[15:59:33.792] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.397, thr difference RMS: 1.7236
[15:59:33.792] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.4251, thr difference RMS: 1.35688
[15:59:33.793] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.83464, thr difference RMS: 1.48756
[15:59:33.793] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 12.8421, thr difference RMS: 1.21894
[15:59:33.793] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.24516, thr difference RMS: 1.58741
[15:59:33.793] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.37315, thr difference RMS: 1.68293
[15:59:33.793] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.83385, thr difference RMS: 1.76422
[15:59:33.793] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.73048, thr difference RMS: 1.5819
[15:59:33.794] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.10048, thr difference RMS: 1.64674
[15:59:33.794] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.50555, thr difference RMS: 1.56587
[15:59:33.794] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.8768, thr difference RMS: 1.30512
[15:59:33.794] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.8344, thr difference RMS: 1.41896
[15:59:33.794] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.69116, thr difference RMS: 1.2423
[15:59:33.795] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.3149, thr difference RMS: 1.30485
[15:59:33.795] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.02058, thr difference RMS: 1.57014
[15:59:33.795] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.48765, thr difference RMS: 1.61784
[15:59:33.795] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.5762, thr difference RMS: 1.7033
[15:59:33.795] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.415, thr difference RMS: 1.35788
[15:59:33.796] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.9012, thr difference RMS: 1.49196
[15:59:33.796] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 13.05, thr difference RMS: 1.22308
[15:59:33.796] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.16604, thr difference RMS: 1.57672
[15:59:33.901] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:59:33.904] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2232 seconds
[15:59:33.904] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:59:34.606] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:59:34.606] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:59:34.609] <TB3>     INFO: ######################################################################
[15:59:34.609] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:59:34.609] <TB3>     INFO: ######################################################################
[15:59:34.609] <TB3>     INFO:    ----------------------------------------------------------------------
[15:59:34.609] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:59:34.609] <TB3>     INFO:    ----------------------------------------------------------------------
[15:59:34.610] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:59:34.620] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:59:34.620] <TB3>     INFO:     run 1 of 1
[15:59:34.620] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:34.963] <TB3>     INFO: Expecting 59072000 events.
[16:00:03.963] <TB3>     INFO: 1073000 events read in total (28285ms).
[16:00:32.022] <TB3>     INFO: 2141800 events read in total (56344ms).
[16:01:00.035] <TB3>     INFO: 3211200 events read in total (84357ms).
[16:01:28.128] <TB3>     INFO: 4282400 events read in total (112450ms).
[16:01:56.130] <TB3>     INFO: 5351200 events read in total (140452ms).
[16:02:26.428] <TB3>     INFO: 6422400 events read in total (170750ms).
[16:02:54.872] <TB3>     INFO: 7493200 events read in total (199194ms).
[16:03:22.959] <TB3>     INFO: 8561800 events read in total (227281ms).
[16:03:51.277] <TB3>     INFO: 9634200 events read in total (255600ms).
[16:04:19.446] <TB3>     INFO: 10703400 events read in total (283768ms).
[16:04:47.613] <TB3>     INFO: 11772200 events read in total (311935ms).
[16:05:15.795] <TB3>     INFO: 12844800 events read in total (340117ms).
[16:05:44.006] <TB3>     INFO: 13912800 events read in total (368328ms).
[16:06:12.147] <TB3>     INFO: 14981400 events read in total (396469ms).
[16:06:40.472] <TB3>     INFO: 16054000 events read in total (424794ms).
[16:07:08.562] <TB3>     INFO: 17122600 events read in total (452884ms).
[16:07:36.788] <TB3>     INFO: 18192400 events read in total (481110ms).
[16:08:05.016] <TB3>     INFO: 19263800 events read in total (509338ms).
[16:08:33.217] <TB3>     INFO: 20332200 events read in total (537539ms).
[16:09:01.448] <TB3>     INFO: 21403000 events read in total (565770ms).
[16:09:29.691] <TB3>     INFO: 22474000 events read in total (594013ms).
[16:09:57.865] <TB3>     INFO: 23542600 events read in total (622187ms).
[16:10:26.037] <TB3>     INFO: 24614200 events read in total (650359ms).
[16:10:54.166] <TB3>     INFO: 25683400 events read in total (678488ms).
[16:11:22.290] <TB3>     INFO: 26751600 events read in total (706612ms).
[16:11:50.466] <TB3>     INFO: 27824000 events read in total (734788ms).
[16:12:18.745] <TB3>     INFO: 28892800 events read in total (763067ms).
[16:12:46.907] <TB3>     INFO: 29961200 events read in total (791229ms).
[16:13:15.094] <TB3>     INFO: 31033200 events read in total (819416ms).
[16:13:43.365] <TB3>     INFO: 32102200 events read in total (847687ms).
[16:14:11.504] <TB3>     INFO: 33171000 events read in total (875826ms).
[16:14:39.724] <TB3>     INFO: 34243600 events read in total (904046ms).
[16:15:07.842] <TB3>     INFO: 35312000 events read in total (932164ms).
[16:15:36.027] <TB3>     INFO: 36380200 events read in total (960349ms).
[16:16:04.202] <TB3>     INFO: 37452400 events read in total (988524ms).
[16:16:32.396] <TB3>     INFO: 38521000 events read in total (1016718ms).
[16:17:00.464] <TB3>     INFO: 39589200 events read in total (1044786ms).
[16:17:28.629] <TB3>     INFO: 40662000 events read in total (1072951ms).
[16:17:56.789] <TB3>     INFO: 41729800 events read in total (1101111ms).
[16:18:25.025] <TB3>     INFO: 42797800 events read in total (1129347ms).
[16:18:53.201] <TB3>     INFO: 43868800 events read in total (1157523ms).
[16:19:21.496] <TB3>     INFO: 44938600 events read in total (1185818ms).
[16:19:49.707] <TB3>     INFO: 46006400 events read in total (1214029ms).
[16:20:17.840] <TB3>     INFO: 47076000 events read in total (1242162ms).
[16:20:46.099] <TB3>     INFO: 48146600 events read in total (1270421ms).
[16:21:14.251] <TB3>     INFO: 49214600 events read in total (1298573ms).
[16:21:42.479] <TB3>     INFO: 50283800 events read in total (1326801ms).
[16:22:10.730] <TB3>     INFO: 51355000 events read in total (1355052ms).
[16:22:38.901] <TB3>     INFO: 52422800 events read in total (1383223ms).
[16:23:07.103] <TB3>     INFO: 53491000 events read in total (1411425ms).
[16:23:35.356] <TB3>     INFO: 54561400 events read in total (1439678ms).
[16:24:03.925] <TB3>     INFO: 55631000 events read in total (1468247ms).
[16:24:31.722] <TB3>     INFO: 56698400 events read in total (1496044ms).
[16:24:59.843] <TB3>     INFO: 57766400 events read in total (1524165ms).
[16:25:28.230] <TB3>     INFO: 58837800 events read in total (1552552ms).
[16:25:34.775] <TB3>     INFO: 59072000 events read in total (1559097ms).
[16:25:34.796] <TB3>     INFO: Test took 1560177ms.
[16:25:34.856] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:34.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:25:34.987] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:36.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:25:36.163] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:37.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:25:37.346] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:38.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:25:38.530] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:39.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:25:39.690] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:40.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:25:40.852] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:42.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:25:42.030] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:43.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:25:43.212] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:44.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:25:44.386] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:45.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:25:45.585] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:46.771] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:25:46.771] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:47.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:25:47.994] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:49.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:25:49.222] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:50.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:25:50.471] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:51.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:25:51.677] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:52.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:25:52.888] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:54.132] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435679232
[16:25:54.164] <TB3>     INFO: PixTestScurves::scurves() done 
[16:25:54.164] <TB3>     INFO: Vcal mean:  35.09  35.06  35.09  35.15  35.11  35.12  35.14  35.06  35.05  35.07  35.07  35.19  34.95  35.11  35.12  35.09 
[16:25:54.164] <TB3>     INFO: Vcal RMS:    0.73   0.70   0.74   0.77   0.67   0.78   0.80   0.66   0.75   0.90   0.71   0.75   0.72   0.66   0.71   0.91 
[16:25:54.165] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:25:54.239] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:25:54.239] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:25:54.239] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:25:54.239] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:25:54.239] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:25:54.239] <TB3>     INFO: ######################################################################
[16:25:54.239] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:25:54.239] <TB3>     INFO: ######################################################################
[16:25:54.243] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:25:54.588] <TB3>     INFO: Expecting 41600 events.
[16:25:58.668] <TB3>     INFO: 41600 events read in total (3363ms).
[16:25:58.669] <TB3>     INFO: Test took 4426ms.
[16:25:58.677] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:58.677] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[16:25:58.677] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:25:58.682] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 44, 20] has eff 0/10
[16:25:58.682] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 44, 20]
[16:25:58.683] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 9, 78] has eff 0/10
[16:25:58.683] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 9, 78]
[16:25:58.684] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 51, 62] has eff 0/10
[16:25:58.684] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 51, 62]
[16:25:58.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[16:25:58.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:25:58.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:25:58.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:25:59.022] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:25:59.368] <TB3>     INFO: Expecting 41600 events.
[16:26:03.473] <TB3>     INFO: 41600 events read in total (3391ms).
[16:26:03.474] <TB3>     INFO: Test took 4452ms.
[16:26:03.482] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:03.482] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[16:26:03.482] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:26:03.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.094
[16:26:03.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 182
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.217
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 185
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.282
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 175
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.241
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.636
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.242
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 189
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.076
[16:26:03.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 185
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.139
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 187
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.042
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 168
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.152
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.743
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.481
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.791
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:26:03.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.679
[16:26:03.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[16:26:03.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.973
[16:26:03.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[16:26:03.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.751
[16:26:03.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[16:26:03.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:26:03.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:26:03.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:26:03.569] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:26:03.913] <TB3>     INFO: Expecting 41600 events.
[16:26:08.046] <TB3>     INFO: 41600 events read in total (3418ms).
[16:26:08.048] <TB3>     INFO: Test took 4479ms.
[16:26:08.057] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:08.057] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[16:26:08.057] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:26:08.061] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:26:08.062] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 62minph_roc = 3
[16:26:08.062] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9306
[16:26:08.062] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 86
[16:26:08.062] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.948
[16:26:08.062] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 87
[16:26:08.062] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6941
[16:26:08.062] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 74
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8162
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4634
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7955
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4114
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 74
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.4586
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 95
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.0469
[16:26:08.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,32] phvalue 58
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5155
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 83
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0255
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,11] phvalue 75
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9259
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,14] phvalue 68
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5624
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 75
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0066
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 85
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7881
[16:26:08.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 79
[16:26:08.065] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0556
[16:26:08.065] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,68] phvalue 63
[16:26:08.066] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[16:26:08.461] <TB3>     INFO: Expecting 2560 events.
[16:26:09.418] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:09.419] <TB3>     INFO: Test took 1353ms.
[16:26:09.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:09.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[16:26:09.926] <TB3>     INFO: Expecting 2560 events.
[16:26:10.884] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:10.884] <TB3>     INFO: Test took 1465ms.
[16:26:10.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:10.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[16:26:11.393] <TB3>     INFO: Expecting 2560 events.
[16:26:12.351] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:12.352] <TB3>     INFO: Test took 1467ms.
[16:26:12.353] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:12.353] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[16:26:12.859] <TB3>     INFO: Expecting 2560 events.
[16:26:13.819] <TB3>     INFO: 2560 events read in total (245ms).
[16:26:13.819] <TB3>     INFO: Test took 1466ms.
[16:26:13.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:13.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[16:26:14.327] <TB3>     INFO: Expecting 2560 events.
[16:26:15.285] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:15.286] <TB3>     INFO: Test took 1466ms.
[16:26:15.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:15.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[16:26:15.793] <TB3>     INFO: Expecting 2560 events.
[16:26:16.751] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:16.751] <TB3>     INFO: Test took 1465ms.
[16:26:16.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:16.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[16:26:17.259] <TB3>     INFO: Expecting 2560 events.
[16:26:18.215] <TB3>     INFO: 2560 events read in total (241ms).
[16:26:18.216] <TB3>     INFO: Test took 1465ms.
[16:26:18.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:18.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 7 7
[16:26:18.723] <TB3>     INFO: Expecting 2560 events.
[16:26:19.679] <TB3>     INFO: 2560 events read in total (241ms).
[16:26:19.680] <TB3>     INFO: Test took 1464ms.
[16:26:19.680] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:19.680] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 32, 8 8
[16:26:20.187] <TB3>     INFO: Expecting 2560 events.
[16:26:21.145] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:21.145] <TB3>     INFO: Test took 1465ms.
[16:26:21.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:21.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[16:26:21.653] <TB3>     INFO: Expecting 2560 events.
[16:26:22.611] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:22.611] <TB3>     INFO: Test took 1465ms.
[16:26:22.612] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:22.612] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 11, 10 10
[16:26:23.119] <TB3>     INFO: Expecting 2560 events.
[16:26:24.077] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:24.077] <TB3>     INFO: Test took 1465ms.
[16:26:24.078] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:24.078] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 14, 11 11
[16:26:24.584] <TB3>     INFO: Expecting 2560 events.
[16:26:25.541] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:25.542] <TB3>     INFO: Test took 1464ms.
[16:26:25.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:25.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 12 12
[16:26:26.049] <TB3>     INFO: Expecting 2560 events.
[16:26:27.007] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:27.008] <TB3>     INFO: Test took 1466ms.
[16:26:27.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:27.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 13 13
[16:26:27.515] <TB3>     INFO: Expecting 2560 events.
[16:26:28.472] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:28.472] <TB3>     INFO: Test took 1463ms.
[16:26:28.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:28.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 14 14
[16:26:28.981] <TB3>     INFO: Expecting 2560 events.
[16:26:29.938] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:29.939] <TB3>     INFO: Test took 1467ms.
[16:26:29.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:29.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 68, 15 15
[16:26:30.446] <TB3>     INFO: Expecting 2560 events.
[16:26:31.403] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:31.403] <TB3>     INFO: Test took 1464ms.
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:26:31.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:26:31.406] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:31.912] <TB3>     INFO: Expecting 655360 events.
[16:26:43.670] <TB3>     INFO: 655360 events read in total (11043ms).
[16:26:43.681] <TB3>     INFO: Expecting 655360 events.
[16:26:55.231] <TB3>     INFO: 655360 events read in total (10994ms).
[16:26:55.246] <TB3>     INFO: Expecting 655360 events.
[16:27:06.794] <TB3>     INFO: 655360 events read in total (10988ms).
[16:27:06.813] <TB3>     INFO: Expecting 655360 events.
[16:27:18.443] <TB3>     INFO: 655360 events read in total (11075ms).
[16:27:18.466] <TB3>     INFO: Expecting 655360 events.
[16:27:30.100] <TB3>     INFO: 655360 events read in total (11081ms).
[16:27:30.127] <TB3>     INFO: Expecting 655360 events.
[16:27:41.757] <TB3>     INFO: 655360 events read in total (11082ms).
[16:27:41.789] <TB3>     INFO: Expecting 655360 events.
[16:27:53.364] <TB3>     INFO: 655360 events read in total (11035ms).
[16:27:53.401] <TB3>     INFO: Expecting 655360 events.
[16:28:04.942] <TB3>     INFO: 655360 events read in total (11011ms).
[16:28:04.983] <TB3>     INFO: Expecting 655360 events.
[16:28:16.608] <TB3>     INFO: 655360 events read in total (11093ms).
[16:28:16.652] <TB3>     INFO: Expecting 655360 events.
[16:28:28.213] <TB3>     INFO: 655360 events read in total (11031ms).
[16:28:28.268] <TB3>     INFO: Expecting 655360 events.
[16:28:40.104] <TB3>     INFO: 655360 events read in total (11309ms).
[16:28:40.165] <TB3>     INFO: Expecting 655360 events.
[16:28:52.137] <TB3>     INFO: 655360 events read in total (11445ms).
[16:28:52.195] <TB3>     INFO: Expecting 655360 events.
[16:29:03.796] <TB3>     INFO: 655360 events read in total (11074ms).
[16:29:03.858] <TB3>     INFO: Expecting 655360 events.
[16:29:15.499] <TB3>     INFO: 655360 events read in total (11114ms).
[16:29:15.573] <TB3>     INFO: Expecting 655360 events.
[16:29:27.222] <TB3>     INFO: 655360 events read in total (11122ms).
[16:29:27.301] <TB3>     INFO: Expecting 655360 events.
[16:29:38.971] <TB3>     INFO: 655360 events read in total (11143ms).
[16:29:39.050] <TB3>     INFO: Test took 187644ms.
[16:29:39.152] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:29:39.455] <TB3>     INFO: Expecting 655360 events.
[16:29:51.225] <TB3>     INFO: 655360 events read in total (11055ms).
[16:29:51.236] <TB3>     INFO: Expecting 655360 events.
[16:30:02.840] <TB3>     INFO: 655360 events read in total (11041ms).
[16:30:02.855] <TB3>     INFO: Expecting 655360 events.
[16:30:14.480] <TB3>     INFO: 655360 events read in total (11063ms).
[16:30:14.501] <TB3>     INFO: Expecting 655360 events.
[16:30:26.083] <TB3>     INFO: 655360 events read in total (11037ms).
[16:30:26.108] <TB3>     INFO: Expecting 655360 events.
[16:30:37.706] <TB3>     INFO: 655360 events read in total (11049ms).
[16:30:37.737] <TB3>     INFO: Expecting 655360 events.
[16:30:49.316] <TB3>     INFO: 655360 events read in total (11035ms).
[16:30:49.348] <TB3>     INFO: Expecting 655360 events.
[16:31:00.925] <TB3>     INFO: 655360 events read in total (11035ms).
[16:31:00.964] <TB3>     INFO: Expecting 655360 events.
[16:31:12.548] <TB3>     INFO: 655360 events read in total (11054ms).
[16:31:12.591] <TB3>     INFO: Expecting 655360 events.
[16:31:24.264] <TB3>     INFO: 655360 events read in total (11143ms).
[16:31:24.308] <TB3>     INFO: Expecting 655360 events.
[16:31:35.986] <TB3>     INFO: 655360 events read in total (11150ms).
[16:31:36.040] <TB3>     INFO: Expecting 655360 events.
[16:31:47.715] <TB3>     INFO: 655360 events read in total (11149ms).
[16:31:47.768] <TB3>     INFO: Expecting 655360 events.
[16:31:59.472] <TB3>     INFO: 655360 events read in total (11178ms).
[16:31:59.529] <TB3>     INFO: Expecting 655360 events.
[16:32:11.205] <TB3>     INFO: 655360 events read in total (11150ms).
[16:32:11.276] <TB3>     INFO: Expecting 655360 events.
[16:32:22.931] <TB3>     INFO: 655360 events read in total (11128ms).
[16:32:22.005] <TB3>     INFO: Expecting 655360 events.
[16:32:34.641] <TB3>     INFO: 655360 events read in total (11109ms).
[16:32:34.711] <TB3>     INFO: Expecting 655360 events.
[16:32:46.349] <TB3>     INFO: 655360 events read in total (11111ms).
[16:32:46.426] <TB3>     INFO: Test took 187274ms.
[16:32:46.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:32:46.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:32:46.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.602] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:32:46.602] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.602] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:32:46.602] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.603] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:32:46.603] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.603] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:32:46.603] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:32:46.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:32:46.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:32:46.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:32:46.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:32:46.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:32:46.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:32:46.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:32:46.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:32:46.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:46.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:32:46.607] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.615] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.622] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.628] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.635] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.643] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:32:46.649] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:32:46.656] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:32:46.663] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:32:46.670] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:32:46.677] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:32:46.684] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[16:32:46.691] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[16:32:46.698] <TB3>     INFO: safety margin for low PH: adding 9, margin is now 29
[16:32:46.705] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.712] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.719] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.726] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.733] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.739] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.746] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.753] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.760] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.767] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.774] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:46.781] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:32:46.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C0.dat
[16:32:46.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C1.dat
[16:32:46.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C2.dat
[16:32:46.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C3.dat
[16:32:46.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C4.dat
[16:32:46.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C5.dat
[16:32:46.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C6.dat
[16:32:46.813] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C7.dat
[16:32:46.813] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C8.dat
[16:32:46.813] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C9.dat
[16:32:46.813] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C10.dat
[16:32:46.813] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C11.dat
[16:32:46.813] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C12.dat
[16:32:46.813] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C13.dat
[16:32:46.813] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C14.dat
[16:32:46.813] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C15.dat
[16:32:47.160] <TB3>     INFO: Expecting 41600 events.
[16:32:50.998] <TB3>     INFO: 41600 events read in total (3123ms).
[16:32:50.000] <TB3>     INFO: Test took 4184ms.
[16:32:51.648] <TB3>     INFO: Expecting 41600 events.
[16:32:55.505] <TB3>     INFO: 41600 events read in total (3142ms).
[16:32:55.505] <TB3>     INFO: Test took 4202ms.
[16:32:56.158] <TB3>     INFO: Expecting 41600 events.
[16:32:59.989] <TB3>     INFO: 41600 events read in total (3117ms).
[16:32:59.990] <TB3>     INFO: Test took 4184ms.
[16:33:00.292] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:00.424] <TB3>     INFO: Expecting 2560 events.
[16:33:01.384] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:01.385] <TB3>     INFO: Test took 1093ms.
[16:33:01.387] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:01.893] <TB3>     INFO: Expecting 2560 events.
[16:33:02.862] <TB3>     INFO: 2560 events read in total (254ms).
[16:33:02.863] <TB3>     INFO: Test took 1476ms.
[16:33:02.865] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:03.371] <TB3>     INFO: Expecting 2560 events.
[16:33:04.331] <TB3>     INFO: 2560 events read in total (245ms).
[16:33:04.331] <TB3>     INFO: Test took 1466ms.
[16:33:04.333] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:04.840] <TB3>     INFO: Expecting 2560 events.
[16:33:05.799] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:05.799] <TB3>     INFO: Test took 1466ms.
[16:33:05.801] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:06.307] <TB3>     INFO: Expecting 2560 events.
[16:33:07.266] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:07.266] <TB3>     INFO: Test took 1465ms.
[16:33:07.268] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:07.775] <TB3>     INFO: Expecting 2560 events.
[16:33:08.733] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:08.733] <TB3>     INFO: Test took 1465ms.
[16:33:08.735] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:09.241] <TB3>     INFO: Expecting 2560 events.
[16:33:10.199] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:10.200] <TB3>     INFO: Test took 1465ms.
[16:33:10.202] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:10.708] <TB3>     INFO: Expecting 2560 events.
[16:33:11.666] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:11.667] <TB3>     INFO: Test took 1465ms.
[16:33:11.669] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:12.175] <TB3>     INFO: Expecting 2560 events.
[16:33:13.134] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:13.134] <TB3>     INFO: Test took 1465ms.
[16:33:13.136] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:13.643] <TB3>     INFO: Expecting 2560 events.
[16:33:14.602] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:14.602] <TB3>     INFO: Test took 1466ms.
[16:33:14.605] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:15.111] <TB3>     INFO: Expecting 2560 events.
[16:33:16.071] <TB3>     INFO: 2560 events read in total (245ms).
[16:33:16.071] <TB3>     INFO: Test took 1466ms.
[16:33:16.073] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:16.579] <TB3>     INFO: Expecting 2560 events.
[16:33:17.539] <TB3>     INFO: 2560 events read in total (245ms).
[16:33:17.539] <TB3>     INFO: Test took 1466ms.
[16:33:17.541] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:18.048] <TB3>     INFO: Expecting 2560 events.
[16:33:19.007] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:19.007] <TB3>     INFO: Test took 1466ms.
[16:33:19.009] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:19.517] <TB3>     INFO: Expecting 2560 events.
[16:33:20.480] <TB3>     INFO: 2560 events read in total (246ms).
[16:33:20.480] <TB3>     INFO: Test took 1471ms.
[16:33:20.482] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:20.989] <TB3>     INFO: Expecting 2560 events.
[16:33:21.946] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:21.946] <TB3>     INFO: Test took 1464ms.
[16:33:21.948] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:22.455] <TB3>     INFO: Expecting 2560 events.
[16:33:23.412] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:23.413] <TB3>     INFO: Test took 1465ms.
[16:33:23.415] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:23.921] <TB3>     INFO: Expecting 2560 events.
[16:33:24.879] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:24.880] <TB3>     INFO: Test took 1465ms.
[16:33:24.882] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:25.388] <TB3>     INFO: Expecting 2560 events.
[16:33:26.348] <TB3>     INFO: 2560 events read in total (245ms).
[16:33:26.348] <TB3>     INFO: Test took 1466ms.
[16:33:26.349] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:26.857] <TB3>     INFO: Expecting 2560 events.
[16:33:27.816] <TB3>     INFO: 2560 events read in total (245ms).
[16:33:27.817] <TB3>     INFO: Test took 1468ms.
[16:33:27.819] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:28.326] <TB3>     INFO: Expecting 2560 events.
[16:33:29.285] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:29.285] <TB3>     INFO: Test took 1467ms.
[16:33:29.287] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:29.795] <TB3>     INFO: Expecting 2560 events.
[16:33:30.753] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:30.753] <TB3>     INFO: Test took 1466ms.
[16:33:30.755] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:31.261] <TB3>     INFO: Expecting 2560 events.
[16:33:32.220] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:32.221] <TB3>     INFO: Test took 1466ms.
[16:33:32.223] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:32.729] <TB3>     INFO: Expecting 2560 events.
[16:33:33.688] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:33.688] <TB3>     INFO: Test took 1465ms.
[16:33:33.690] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:34.198] <TB3>     INFO: Expecting 2560 events.
[16:33:35.156] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:35.156] <TB3>     INFO: Test took 1466ms.
[16:33:35.159] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:35.665] <TB3>     INFO: Expecting 2560 events.
[16:33:36.624] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:36.625] <TB3>     INFO: Test took 1467ms.
[16:33:36.627] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:37.133] <TB3>     INFO: Expecting 2560 events.
[16:33:38.093] <TB3>     INFO: 2560 events read in total (245ms).
[16:33:38.093] <TB3>     INFO: Test took 1466ms.
[16:33:38.095] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:38.602] <TB3>     INFO: Expecting 2560 events.
[16:33:39.562] <TB3>     INFO: 2560 events read in total (245ms).
[16:33:39.562] <TB3>     INFO: Test took 1467ms.
[16:33:39.564] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:40.071] <TB3>     INFO: Expecting 2560 events.
[16:33:41.031] <TB3>     INFO: 2560 events read in total (245ms).
[16:33:41.031] <TB3>     INFO: Test took 1467ms.
[16:33:41.033] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:41.540] <TB3>     INFO: Expecting 2560 events.
[16:33:42.498] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:42.499] <TB3>     INFO: Test took 1466ms.
[16:33:42.500] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:43.007] <TB3>     INFO: Expecting 2560 events.
[16:33:43.966] <TB3>     INFO: 2560 events read in total (244ms).
[16:33:43.966] <TB3>     INFO: Test took 1466ms.
[16:33:43.968] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:44.475] <TB3>     INFO: Expecting 2560 events.
[16:33:45.433] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:45.434] <TB3>     INFO: Test took 1466ms.
[16:33:45.437] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:45.942] <TB3>     INFO: Expecting 2560 events.
[16:33:46.900] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:46.901] <TB3>     INFO: Test took 1465ms.
[16:33:47.912] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[16:33:47.912] <TB3>     INFO: PH scale (per ROC):    68  68  74  66  80  77  77  77  65  75  70  69  72  80  71  81
[16:33:47.912] <TB3>     INFO: PH offset (per ROC):  170 171 176 187 176 174 176 157 195 171 176 187 175 163 174 180
[16:33:48.094] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:33:48.096] <TB3>     INFO: ######################################################################
[16:33:48.096] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:33:48.096] <TB3>     INFO: ######################################################################
[16:33:48.096] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:33:48.109] <TB3>     INFO: scanning low vcal = 10
[16:33:48.457] <TB3>     INFO: Expecting 41600 events.
[16:33:52.182] <TB3>     INFO: 41600 events read in total (3010ms).
[16:33:52.184] <TB3>     INFO: Test took 4075ms.
[16:33:52.185] <TB3>     INFO: scanning low vcal = 20
[16:33:52.690] <TB3>     INFO: Expecting 41600 events.
[16:33:56.401] <TB3>     INFO: 41600 events read in total (2996ms).
[16:33:56.402] <TB3>     INFO: Test took 4217ms.
[16:33:56.403] <TB3>     INFO: scanning low vcal = 30
[16:33:56.911] <TB3>     INFO: Expecting 41600 events.
[16:34:00.639] <TB3>     INFO: 41600 events read in total (3013ms).
[16:34:00.640] <TB3>     INFO: Test took 4237ms.
[16:34:00.642] <TB3>     INFO: scanning low vcal = 40
[16:34:01.142] <TB3>     INFO: Expecting 41600 events.
[16:34:05.393] <TB3>     INFO: 41600 events read in total (3536ms).
[16:34:05.394] <TB3>     INFO: Test took 4752ms.
[16:34:05.398] <TB3>     INFO: scanning low vcal = 50
[16:34:05.812] <TB3>     INFO: Expecting 41600 events.
[16:34:10.055] <TB3>     INFO: 41600 events read in total (3528ms).
[16:34:10.056] <TB3>     INFO: Test took 4658ms.
[16:34:10.059] <TB3>     INFO: scanning low vcal = 60
[16:34:10.474] <TB3>     INFO: Expecting 41600 events.
[16:34:14.753] <TB3>     INFO: 41600 events read in total (3564ms).
[16:34:14.754] <TB3>     INFO: Test took 4695ms.
[16:34:14.756] <TB3>     INFO: scanning low vcal = 70
[16:34:15.173] <TB3>     INFO: Expecting 41600 events.
[16:34:19.417] <TB3>     INFO: 41600 events read in total (3530ms).
[16:34:19.418] <TB3>     INFO: Test took 4661ms.
[16:34:19.425] <TB3>     INFO: scanning low vcal = 80
[16:34:19.839] <TB3>     INFO: Expecting 41600 events.
[16:34:24.107] <TB3>     INFO: 41600 events read in total (3553ms).
[16:34:24.108] <TB3>     INFO: Test took 4682ms.
[16:34:24.110] <TB3>     INFO: scanning low vcal = 90
[16:34:24.530] <TB3>     INFO: Expecting 41600 events.
[16:34:28.786] <TB3>     INFO: 41600 events read in total (3541ms).
[16:34:28.787] <TB3>     INFO: Test took 4677ms.
[16:34:28.790] <TB3>     INFO: scanning low vcal = 100
[16:34:29.208] <TB3>     INFO: Expecting 41600 events.
[16:34:33.589] <TB3>     INFO: 41600 events read in total (3667ms).
[16:34:33.589] <TB3>     INFO: Test took 4799ms.
[16:34:33.592] <TB3>     INFO: scanning low vcal = 110
[16:34:34.009] <TB3>     INFO: Expecting 41600 events.
[16:34:38.231] <TB3>     INFO: 41600 events read in total (3507ms).
[16:34:38.238] <TB3>     INFO: Test took 4646ms.
[16:34:38.241] <TB3>     INFO: scanning low vcal = 120
[16:34:38.654] <TB3>     INFO: Expecting 41600 events.
[16:34:42.904] <TB3>     INFO: 41600 events read in total (3535ms).
[16:34:42.905] <TB3>     INFO: Test took 4664ms.
[16:34:42.908] <TB3>     INFO: scanning low vcal = 130
[16:34:43.329] <TB3>     INFO: Expecting 41600 events.
[16:34:47.548] <TB3>     INFO: 41600 events read in total (3504ms).
[16:34:47.549] <TB3>     INFO: Test took 4641ms.
[16:34:47.552] <TB3>     INFO: scanning low vcal = 140
[16:34:47.971] <TB3>     INFO: Expecting 41600 events.
[16:34:52.214] <TB3>     INFO: 41600 events read in total (3528ms).
[16:34:52.215] <TB3>     INFO: Test took 4663ms.
[16:34:52.218] <TB3>     INFO: scanning low vcal = 150
[16:34:52.637] <TB3>     INFO: Expecting 41600 events.
[16:34:56.877] <TB3>     INFO: 41600 events read in total (3524ms).
[16:34:56.878] <TB3>     INFO: Test took 4660ms.
[16:34:56.882] <TB3>     INFO: scanning low vcal = 160
[16:34:57.299] <TB3>     INFO: Expecting 41600 events.
[16:35:01.514] <TB3>     INFO: 41600 events read in total (3501ms).
[16:35:01.514] <TB3>     INFO: Test took 4632ms.
[16:35:01.518] <TB3>     INFO: scanning low vcal = 170
[16:35:01.938] <TB3>     INFO: Expecting 41600 events.
[16:35:06.198] <TB3>     INFO: 41600 events read in total (3545ms).
[16:35:06.198] <TB3>     INFO: Test took 4680ms.
[16:35:06.203] <TB3>     INFO: scanning low vcal = 180
[16:35:06.618] <TB3>     INFO: Expecting 41600 events.
[16:35:10.830] <TB3>     INFO: 41600 events read in total (3497ms).
[16:35:10.831] <TB3>     INFO: Test took 4628ms.
[16:35:10.834] <TB3>     INFO: scanning low vcal = 190
[16:35:11.252] <TB3>     INFO: Expecting 41600 events.
[16:35:15.516] <TB3>     INFO: 41600 events read in total (3549ms).
[16:35:15.517] <TB3>     INFO: Test took 4683ms.
[16:35:15.519] <TB3>     INFO: scanning low vcal = 200
[16:35:15.936] <TB3>     INFO: Expecting 41600 events.
[16:35:20.183] <TB3>     INFO: 41600 events read in total (3532ms).
[16:35:20.184] <TB3>     INFO: Test took 4665ms.
[16:35:20.187] <TB3>     INFO: scanning low vcal = 210
[16:35:20.607] <TB3>     INFO: Expecting 41600 events.
[16:35:24.891] <TB3>     INFO: 41600 events read in total (3570ms).
[16:35:24.892] <TB3>     INFO: Test took 4705ms.
[16:35:24.895] <TB3>     INFO: scanning low vcal = 220
[16:35:25.312] <TB3>     INFO: Expecting 41600 events.
[16:35:29.559] <TB3>     INFO: 41600 events read in total (3532ms).
[16:35:29.560] <TB3>     INFO: Test took 4665ms.
[16:35:29.563] <TB3>     INFO: scanning low vcal = 230
[16:35:29.980] <TB3>     INFO: Expecting 41600 events.
[16:35:34.272] <TB3>     INFO: 41600 events read in total (3577ms).
[16:35:34.273] <TB3>     INFO: Test took 4710ms.
[16:35:34.275] <TB3>     INFO: scanning low vcal = 240
[16:35:34.691] <TB3>     INFO: Expecting 41600 events.
[16:35:38.953] <TB3>     INFO: 41600 events read in total (3547ms).
[16:35:38.953] <TB3>     INFO: Test took 4678ms.
[16:35:38.956] <TB3>     INFO: scanning low vcal = 250
[16:35:39.376] <TB3>     INFO: Expecting 41600 events.
[16:35:43.631] <TB3>     INFO: 41600 events read in total (3540ms).
[16:35:43.632] <TB3>     INFO: Test took 4676ms.
[16:35:43.637] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:35:44.053] <TB3>     INFO: Expecting 41600 events.
[16:35:48.309] <TB3>     INFO: 41600 events read in total (3541ms).
[16:35:48.310] <TB3>     INFO: Test took 4673ms.
[16:35:48.313] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:35:48.731] <TB3>     INFO: Expecting 41600 events.
[16:35:52.002] <TB3>     INFO: 41600 events read in total (3556ms).
[16:35:52.003] <TB3>     INFO: Test took 4690ms.
[16:35:53.006] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:35:53.419] <TB3>     INFO: Expecting 41600 events.
[16:35:57.668] <TB3>     INFO: 41600 events read in total (3534ms).
[16:35:57.669] <TB3>     INFO: Test took 4663ms.
[16:35:57.672] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:35:58.089] <TB3>     INFO: Expecting 41600 events.
[16:36:02.331] <TB3>     INFO: 41600 events read in total (3527ms).
[16:36:02.332] <TB3>     INFO: Test took 4660ms.
[16:36:02.334] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:36:02.753] <TB3>     INFO: Expecting 41600 events.
[16:36:07.029] <TB3>     INFO: 41600 events read in total (3561ms).
[16:36:07.030] <TB3>     INFO: Test took 4696ms.
[16:36:07.575] <TB3>     INFO: PixTestGainPedestal::measure() done 
[16:36:07.578] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:36:07.578] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:36:07.578] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:36:07.579] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:36:07.579] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:36:07.579] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:36:07.579] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:36:07.579] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:36:07.579] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:36:07.580] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:36:07.580] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:36:07.580] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:36:07.580] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:36:07.580] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:36:07.580] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:36:07.581] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:36:46.553] <TB3>     INFO: PixTestGainPedestal::fit() done
[16:36:46.553] <TB3>     INFO: non-linearity mean:  0.965 0.955 0.961 0.960 0.967 0.963 0.963 0.956 0.954 0.958 0.953 0.960 0.956 0.955 0.953 0.963
[16:36:46.553] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.007 0.004 0.005 0.005 0.005 0.008 0.005 0.007 0.006 0.006 0.007 0.006 0.006
[16:36:46.553] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:36:46.576] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:36:46.598] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:36:46.621] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:36:46.643] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:36:46.665] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:36:46.688] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:36:46.710] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:36:46.733] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:36:46.755] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:36:46.777] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:36:46.800] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:36:46.822] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:36:46.844] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:36:46.867] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:36:46.889] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-07_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:36:46.911] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:36:46.911] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:36:46.919] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:36:46.919] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:36:46.922] <TB3>     INFO: ######################################################################
[16:36:46.922] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:36:46.922] <TB3>     INFO: ######################################################################
[16:36:46.924] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:36:46.935] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:36:46.935] <TB3>     INFO:     run 1 of 1
[16:36:46.935] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:36:47.278] <TB3>     INFO: Expecting 3120000 events.
[16:37:36.392] <TB3>     INFO: 1303365 events read in total (48399ms).
[16:38:26.641] <TB3>     INFO: 2603175 events read in total (98648ms).
[16:38:46.754] <TB3>     INFO: 3120000 events read in total (118762ms).
[16:38:46.793] <TB3>     INFO: Test took 119859ms.
[16:38:46.863] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:38:46.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:38:48.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:38:49.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:38:51.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:38:52.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:38:54.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:38:55.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:38:57.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:38:58.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:38:59.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:39:01.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:39:02.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:39:03.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:39:05.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:39:07.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:39:09.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:39:10.728] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318038016
[16:39:10.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:39:10.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9666, RMS = 1.11731
[16:39:10.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:39:10.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:39:10.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.535, RMS = 1.15508
[16:39:10.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:39:10.764] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:39:10.764] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2253, RMS = 1.08089
[16:39:10.764] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:39:10.764] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:39:10.764] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.842, RMS = 0.839692
[16:39:10.764] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:39:10.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:39:10.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7072, RMS = 1.23308
[16:39:10.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:39:10.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:39:10.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7644, RMS = 1.99454
[16:39:10.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:39:10.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:39:10.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9013, RMS = 1.5674
[16:39:10.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:39:10.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:39:10.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9642, RMS = 2.27658
[16:39:10.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:39:10.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:39:10.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1153, RMS = 1.44495
[16:39:10.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:39:10.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:39:10.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9343, RMS = 1.1777
[16:39:10.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:39:10.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:39:10.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7719, RMS = 2.1339
[16:39:10.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:39:10.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:39:10.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4074, RMS = 1.70939
[16:39:10.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:39:10.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:39:10.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4403, RMS = 1.03413
[16:39:10.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:39:10.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:39:10.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1134, RMS = 1.13378
[16:39:10.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:39:10.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:39:10.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.436, RMS = 1.04233
[16:39:10.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:39:10.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:39:10.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3071, RMS = 1.5077
[16:39:10.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:39:10.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:39:10.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6917, RMS = 1.92273
[16:39:10.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:39:10.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:39:10.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8878, RMS = 2.02179
[16:39:10.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:39:10.774] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:39:10.774] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8072, RMS = 0.934076
[16:39:10.774] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:39:10.774] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:39:10.774] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9401, RMS = 1.30493
[16:39:10.774] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:39:10.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:39:10.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0491, RMS = 1.02957
[16:39:10.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:39:10.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:39:10.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8318, RMS = 1.528
[16:39:10.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:39:10.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:39:10.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5772, RMS = 1.4081
[16:39:10.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:39:10.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:39:10.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1726, RMS = 1.84874
[16:39:10.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:39:10.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:39:10.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5814, RMS = 1.96933
[16:39:10.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:39:10.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:39:10.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8792, RMS = 1.43259
[16:39:10.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:39:10.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:39:10.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.693, RMS = 1.36415
[16:39:10.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:39:10.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:39:10.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5757, RMS = 1.17
[16:39:10.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:39:10.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:39:10.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0862, RMS = 1.66389
[16:39:10.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:39:10.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:39:10.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4161, RMS = 2.01643
[16:39:10.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:39:10.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:39:10.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3389, RMS = 0.860141
[16:39:10.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:39:10.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:39:10.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5792, RMS = 1.28684
[16:39:10.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:39:10.785] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[16:39:10.785] <TB3>     INFO: number of dead bumps (per ROC):     1    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
[16:39:10.786] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:39:10.928] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:39:10.928] <TB3>     INFO: enter test to run
[16:39:10.929] <TB3>     INFO:   test:  no parameter change
[16:39:10.930] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 386.7mA
[16:39:10.931] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[16:39:10.931] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[16:39:10.931] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:39:11.463] <TB3>    QUIET: Connection to board 24 closed.
[16:39:11.464] <TB3>     INFO: pXar: this is the end, my friend
[16:39:11.464] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
