v 20070902 1
C 47400 54400 1 0 0 nmos-so8.sym
{
T 48000 54900 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48000 54800 5 10 1 1 0 0 1
refdes=Q1
T 47395 54370 5 10 0 1 0 0 1
footprint=SO8
}
C 47400 52900 1 0 0 nmos-so8.sym
{
T 48000 53400 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48000 53300 5 10 1 1 0 0 1
refdes=Q2
T 47395 52870 5 10 0 1 0 0 1
footprint=SO8
}
N 47900 54400 47900 53700 4
C 43800 52200 1 0 0 tps28225.sym
{
T 44295 52795 5 10 1 1 0 0 1
footprint=SO8
T 44195 54395 5 10 1 1 0 0 1
device=TPS28225
T 44900 53600 5 10 1 1 0 0 1
refdes=U1
}
N 46400 53100 47400 53100 4
N 46400 53500 47300 53500 4
N 46400 53900 46600 53900 4
N 46600 53900 46600 54600 4
N 46600 54600 47400 54600 4
C 47300 55200 1 180 0 capacitor-1.sym
{
T 47100 54500 5 10 0 0 180 0 1
device=CAPACITOR
T 46700 55300 5 10 1 1 180 0 1
refdes=C1
T 47100 54300 5 10 0 0 180 0 1
symversion=0.1
}
C 39300 48100 1 270 0 schottky-1.sym
{
T 39972 47778 5 10 0 0 270 0 1
device=DIODE
T 39800 47700 5 10 1 1 0 0 1
refdes=D2
T 40132 47759 5 10 0 1 270 0 1
footprint=SOD80
}
C 38900 47200 1 90 0 schottky-1.sym
{
T 38228 47522 5 10 0 0 90 0 1
device=DIODE
T 38500 47800 5 10 1 1 180 0 1
refdes=D1
T 38068 47541 5 10 0 1 90 0 1
footprint=SOD80
}
C 41200 48400 1 0 0 tlv3502.sym
{
T 41900 49100 5 10 1 1 0 0 1
refdes=U3
T 41800 48370 5 10 1 1 0 0 1
value=TLV3502
T 41200 48400 5 10 0 0 0 0 1
slot=1
}
C 41900 52900 1 0 0 tlv3502.sym
{
T 42600 53700 5 10 1 1 0 0 1
refdes=U3
T 42600 52870 5 10 1 1 0 0 1
value=TLV3502
T 41900 52900 5 10 0 0 0 0 1
slot=2
}
C 40700 46900 1 0 0 gnd-1.sym
C 39600 49000 1 90 0 resistor-1.sym
{
T 39200 49300 5 10 0 0 90 0 1
device=RESISTOR
T 39400 49700 5 10 1 1 180 0 1
refdes=R1
T 39100 49300 5 10 1 1 0 0 1
value=10k
}
C 39600 48100 1 90 0 resistor-1.sym
{
T 39200 48400 5 10 0 0 90 0 1
device=RESISTOR
T 39400 48800 5 10 1 1 180 0 1
refdes=R3
T 39100 48400 5 10 1 1 0 0 1
value=10k
}
N 38700 49000 41200 49000 4
C 38900 48100 1 90 0 capacitor-1.sym
{
T 38200 48300 5 10 0 0 90 0 1
device=CAPACITOR
T 38600 48800 5 10 1 1 180 0 1
refdes=C2
T 38000 48300 5 10 0 0 90 0 1
symversion=0.1
T 38400 48300 5 10 1 1 0 0 1
value=1u
}
C 41000 47200 1 90 0 capacitor-1.sym
{
T 40300 47400 5 10 0 0 90 0 1
device=CAPACITOR
T 41200 47900 5 10 1 1 180 0 1
refdes=C3
T 40100 47400 5 10 0 0 90 0 1
symversion=0.1
T 40900 47400 5 10 1 1 0 0 1
value=100n
}
N 38700 48100 39500 48100 4
N 41200 48600 41200 48100 4
C 39900 47100 1 0 0 resistor-1.sym
{
T 40200 47500 5 10 0 0 0 0 1
device=RESISTOR
T 40100 47400 5 10 1 1 0 0 1
refdes=R5
T 40100 46900 5 10 1 1 0 0 1
value=0.01
}
C 44800 49200 1 0 1 4051-1.sym
{
T 44500 52050 5 10 0 0 0 6 1
device=4051
T 43100 51900 5 10 1 1 0 0 1
refdes=U2
T 44500 52250 5 10 0 0 0 6 1
footprint=DIL16
}
C 39300 49900 1 0 0 5V-plus-1.sym
C 40600 45200 1 0 0 tlv3502.sym
{
T 41300 45900 5 10 1 1 0 0 1
refdes=U4
T 41200 45170 5 10 1 1 0 0 1
value=TLV3502
T 42600 44800 5 10 0 1 0 0 1
slot=1
}
C 40600 43800 1 0 0 tlv3502.sym
{
T 41300 44500 5 10 1 1 0 0 1
refdes=U4
T 41200 43770 5 10 1 1 0 0 1
value=TLV3502
T 46200 42300 5 10 0 1 0 0 1
slot=2
}
N 38700 47200 39900 47200 4
C 38500 42800 1 0 0 gnd-1.sym
C 37600 46700 1 0 0 5V-plus-1.sym
C 40900 48100 1 90 0 resistor-1.sym
{
T 40500 48400 5 10 0 0 90 0 1
device=RESISTOR
T 40700 48700 5 10 1 1 180 0 1
refdes=R2
T 40200 48300 5 10 1 1 0 0 1
value=100k
}
N 40800 48100 41200 48100 4
C 42600 47600 1 0 0 7414-1.sym
{
T 42900 48600 5 10 0 0 0 0 1
device=7414
T 43400 48400 5 10 1 1 180 0 1
refdes=U5
T 42900 51000 5 10 0 0 0 0 1
footprint=DIP14
T 43300 47800 5 10 0 1 0 0 1
slot=1
}
C 43800 47600 1 0 0 7414-1.sym
{
T 44100 48600 5 10 0 0 0 0 1
device=7414
T 44400 48400 5 10 1 1 0 0 1
refdes=U5
T 44100 51000 5 10 0 0 0 0 1
footprint=DIP14
T 44400 48100 5 10 0 1 0 0 1
slot=2
}
C 43800 45600 1 0 0 7414-1.sym
{
T 44100 46600 5 10 0 0 0 0 1
device=7414
T 44400 46400 5 10 1 1 0 0 1
refdes=U5
T 44100 49000 5 10 0 0 0 0 1
footprint=DIP14
T 44400 45800 5 10 0 1 0 0 1
slot=6
}
C 46700 47600 1 0 0 7414-1.sym
{
T 47000 48600 5 10 0 0 0 0 1
device=7414
T 47500 48400 5 10 1 1 0 0 1
refdes=U5
T 47000 51000 5 10 0 0 0 0 1
footprint=DIP14
T 47300 47800 5 10 0 1 0 0 1
slot=3
}
C 46700 45600 1 0 0 7414-1.sym
{
T 47000 46600 5 10 0 0 0 0 1
device=7414
T 47500 46400 5 10 1 1 0 0 1
refdes=U5
T 47000 49000 5 10 0 0 0 0 1
footprint=DIP14
T 47300 45800 5 10 0 1 0 0 1
slot=4
}
C 41000 50700 1 0 0 7414-1.sym
{
T 41300 51700 5 10 0 0 0 0 1
device=7414
T 41600 50900 5 10 1 1 0 0 1
refdes=U5
T 41300 54100 5 10 0 0 0 0 1
footprint=DIP14
T 41700 50900 5 10 0 1 0 0 1
slot=4
}
C 46600 47200 1 90 0 capacitor-1.sym
{
T 45900 47400 5 10 0 0 90 0 1
device=CAPACITOR
T 46300 47500 5 10 1 1 180 0 1
refdes=C6
T 45700 47400 5 10 0 0 90 0 1
symversion=0.1
T 46500 47300 5 10 1 1 0 0 1
value=1n
}
C 46600 45200 1 90 0 capacitor-1.sym
{
T 45900 45400 5 10 0 0 90 0 1
device=CAPACITOR
T 46300 45500 5 10 1 1 180 0 1
refdes=C7
T 45700 45400 5 10 0 0 90 0 1
symversion=0.1
T 46500 45400 5 10 1 1 0 0 1
value=1n
}
C 45000 46000 1 0 0 resistor-1.sym
{
T 45300 46400 5 10 0 0 0 0 1
device=RESISTOR
T 45200 46300 5 10 1 1 0 0 1
refdes=R16
T 45200 45800 5 10 1 1 0 0 1
value=10M
}
C 45000 48000 1 0 0 resistor-1.sym
{
T 45300 48400 5 10 0 0 0 0 1
device=RESISTOR
T 45200 48300 5 10 1 1 0 0 1
refdes=R4
T 45200 47800 5 10 1 1 0 0 1
value=10M
}
C 45000 48600 1 0 0 diode-1.sym
{
T 45400 49200 5 10 0 0 0 0 1
device=DIODE
T 45300 49100 5 10 1 1 0 0 1
refdes=D3
}
C 45900 46600 1 0 1 diode-1.sym
{
T 45500 47200 5 10 0 0 0 6 1
device=DIODE
T 45500 47100 5 10 1 1 0 6 1
refdes=D4
}
N 45900 46800 45900 46100 4
N 45900 46100 46700 46100 4
N 45000 46800 45000 46100 4
N 45000 48800 45000 48100 4
N 45900 48800 45900 48100 4
N 45900 48100 46700 48100 4
C 46300 46900 1 0 0 gnd-1.sym
C 46300 44900 1 0 0 gnd-1.sym
N 42600 50900 42600 48100 4
N 47900 48100 47900 51200 4
N 47900 51200 44800 51200 4
N 47900 46100 48300 46100 4
N 48300 46100 48300 51500 4
N 48300 51500 44800 51500 4
N 42800 50900 42600 50900 4
C 42200 43900 1 0 0 7408-1.sym
{
T 42900 44800 5 10 0 0 0 0 1
device=7408
T 42700 44400 5 10 1 1 0 0 1
refdes=U6
T 42900 46200 5 10 0 0 0 0 1
footprint=DIP14
}
N 42000 44200 42200 44200 4
N 42000 45600 42200 45600 4
N 42200 45600 42200 44600 4
C 37900 45800 1 90 0 resistor-1.sym
{
T 37500 46100 5 10 0 0 90 0 1
device=RESISTOR
T 37600 46500 5 10 1 1 180 0 1
refdes=R6
T 37300 46100 5 10 1 1 0 0 1
value=10k
}
C 38700 44900 1 90 0 resistor-1.sym
{
T 38300 45200 5 10 0 0 90 0 1
device=RESISTOR
T 38500 45600 5 10 1 1 180 0 1
refdes=R7
T 38100 45100 5 10 1 1 0 0 1
value=400
}
C 38700 44000 1 90 0 resistor-1.sym
{
T 38300 44300 5 10 0 0 90 0 1
device=RESISTOR
T 38500 44800 5 10 1 1 180 0 1
refdes=R9
T 38100 44300 5 10 1 1 0 0 1
value=400
}
C 38700 43100 1 90 0 resistor-1.sym
{
T 38300 43400 5 10 0 0 90 0 1
device=RESISTOR
T 38500 43900 5 10 1 1 180 0 1
refdes=R10
T 38200 43400 5 10 1 1 0 0 1
value=10k
}
C 38600 44800 1 0 0 resistor-1.sym
{
T 38900 45200 5 10 0 0 0 0 1
device=RESISTOR
T 39000 45100 5 10 1 1 0 0 1
refdes=R8
T 38900 44600 5 10 1 1 0 0 1
value=100k
}
C 39600 43100 1 90 0 capacitor-1.sym
{
T 38900 43300 5 10 0 0 90 0 1
device=CAPACITOR
T 39700 43800 5 10 1 1 180 0 1
refdes=C8
T 38700 43300 5 10 0 0 90 0 1
symversion=0.1
T 39500 43300 5 10 1 1 0 0 1
value=100n
}
C 38000 43100 1 90 0 capacitor-1.sym
{
T 37300 43300 5 10 0 0 90 0 1
device=CAPACITOR
T 37700 43800 5 10 1 1 180 0 1
refdes=C4
T 37100 43300 5 10 0 0 90 0 1
symversion=0.1
T 37200 43300 5 10 1 1 0 0 1
value=100n
}
C 39700 46300 1 90 0 capacitor-1.sym
{
T 39000 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 39300 47000 5 10 1 1 180 0 1
refdes=C5
T 38800 46500 5 10 0 0 90 0 1
symversion=0.1
T 39000 46400 5 10 1 1 0 0 1
value=100n
}
N 40600 44000 38600 44000 4
N 39500 44900 40600 44900 4
N 40600 45400 40600 44400 4
N 37800 43100 39400 43100 4
C 44300 43000 1 0 0 7474-1.sym
{
T 46100 44800 5 10 0 0 0 0 1
device=7474
T 45300 44300 5 10 1 1 0 6 1
refdes=U7
T 46100 45800 5 10 0 0 0 0 1
footprint=DIP14
}
N 43500 44400 43500 43000 4
N 43500 43000 45100 43000 4
N 43800 43600 43800 48100 4
N 43800 43600 44300 43600 4
N 45900 44600 48100 44600 4
N 44800 50900 48100 50900 4
N 48100 50900 48100 44600 4
C 42700 49100 1 0 0 gnd-1.sym
N 42800 50300 42800 49400 4
C 44200 44300 1 0 0 gnd-1.sym
C 47800 51900 1 0 0 gnd-1.sym
C 47700 55600 1 0 0 12V-plus-1.sym
N 47900 55600 47900 55200 4
N 47900 52900 47900 52200 4
C 37300 48000 1 0 0 input-2.sym
{
T 37300 48200 5 10 0 0 0 0 1
net=TankOut:1
T 37900 48700 5 10 0 0 0 0 1
device=none
T 38400 48100 5 10 1 1 0 7 1
value=TankOut
}
C 47900 54000 1 0 0 output-2.sym
{
T 48800 54200 5 10 0 0 0 0 1
net=TankIn:1
T 48100 54700 5 10 0 0 0 0 1
device=none
T 48200 54100 5 10 1 1 0 1 1
value=TankIn
}
C 44900 55200 1 0 0 generic-power.sym
{
T 45100 55450 5 10 0 1 0 3 1
net=V7:1
T 44900 55500 5 10 1 1 0 0 1
value=+7.2v
}
C 41200 50300 1 90 0 capacitor-1.sym
{
T 40500 50500 5 10 0 0 90 0 1
device=CAPACITOR
T 40800 51000 5 10 1 1 180 0 1
refdes=C9
T 40300 50500 5 10 0 0 90 0 1
symversion=0.1
T 40400 50400 5 10 1 1 0 0 1
value=100n
}
C 41100 51700 1 0 0 resistor-1.sym
{
T 41400 52100 5 10 0 0 0 0 1
device=RESISTOR
T 41200 52000 5 10 1 1 0 0 1
refdes=R11
T 41700 52000 5 10 1 1 0 0 1
value=100k
}
N 41100 51800 41000 51800 4
N 41000 51800 41000 51200 4
N 42200 51800 42200 51200 4
C 40900 50000 1 0 0 gnd-1.sym
N 42800 50600 42400 50600 4
N 42800 51500 42400 51500 4
C 45000 51900 1 0 0 gnd-1.sym
N 37800 45800 40600 45800 4
N 37800 45800 37800 44000 4
N 44800 50500 43800 50500 4
N 43800 50500 43800 53300 4
N 39500 46300 39500 44900 4
N 47300 53500 47300 55000 4
N 47300 54100 47900 54100 4
N 46400 55000 46400 54300 4
N 42400 50600 42400 51500 4
N 42000 51800 42200 51800 4
N 42200 51200 42400 51200 4
N 42400 51200 42800 51200 4
