Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Nov  9 16:55:05 2024
| Host         : atlas3 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -file fpga_utilization_hierarchical.rpt
| Design       : fpga
| Device       : xcu200-fsgd2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                                            Instance                                                            |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| fpga                                                                                                                           |                                                                           (top) |      22172 |      11320 |   10852 |    0 | 10763 |      6 |      5 |    0 |          0 |
|   (fpga)                                                                                                                       |                                                                           (top) |         12 |         12 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|   core_inst                                                                                                                    |                                                                       fpga_core |       4257 |       4177 |      80 |    0 |  4565 |      6 |      5 |    0 |          0 |
|     (core_inst)                                                                                                                |                                                                       fpga_core |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|     eth_axis_rx_inst                                                                                                           |                                                                     eth_axis_rx |        124 |        124 |       0 |    0 |   241 |      0 |      0 |    0 |          0 |
|     eth_axis_tx_inst                                                                                                           |                                                                     eth_axis_tx |        145 |        145 |       0 |    0 |   263 |      0 |      0 |    0 |          0 |
|     eth_mac_10g_fifo_inst                                                                                                      |                                                                eth_mac_10g_fifo |       1801 |       1801 |       0 |    0 |   765 |      2 |      2 |    0 |          0 |
|       eth_mac_10g_inst                                                                                                         |                                                                     eth_mac_10g |       1623 |       1623 |       0 |    0 |   533 |      0 |      0 |    0 |          0 |
|         axis_xgmii_rx_inst                                                                                                     |                                                                axis_xgmii_rx_64 |        245 |        245 |       0 |    0 |   308 |      0 |      0 |    0 |          0 |
|           (axis_xgmii_rx_inst)                                                                                                 |                                                                axis_xgmii_rx_64 |         78 |         78 |       0 |    0 |   308 |      0 |      0 |    0 |          0 |
|           eth_crc                                                                                                              |                                                        lfsr__parameterized3_141 |        167 |        167 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         axis_xgmii_tx_inst                                                                                                     |                                                                axis_xgmii_tx_64 |       1378 |       1378 |       0 |    0 |   225 |      0 |      0 |    0 |          0 |
|           (axis_xgmii_tx_inst)                                                                                                 |                                                                axis_xgmii_tx_64 |        740 |        740 |       0 |    0 |   225 |      0 |      0 |    0 |          0 |
|           crc[0].eth_crc                                                                                                       |                                                            lfsr__parameterized4 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[1].eth_crc                                                                                                       |                                                            lfsr__parameterized5 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[2].eth_crc                                                                                                       |                                                            lfsr__parameterized6 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[3].eth_crc                                                                                                       |                                                            lfsr__parameterized7 |         75 |         75 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[4].eth_crc                                                                                                       |                                                            lfsr__parameterized8 |         88 |         88 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[5].eth_crc                                                                                                       |                                                            lfsr__parameterized9 |        113 |        113 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[6].eth_crc                                                                                                       |                                                           lfsr__parameterized10 |        117 |        117 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[7].eth_crc                                                                                                       |                                                            lfsr__parameterized3 |        157 |        157 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       rx_fifo                                                                                                                  |                                         axis_async_fifo_adapter__parameterized0 |         83 |         83 |       0 |    0 |   117 |      1 |      1 |    0 |          0 |
|         fifo_inst                                                                                                              |                                                 axis_async_fifo__parameterized0 |         83 |         83 |       0 |    0 |   117 |      1 |      1 |    0 |          0 |
|       tx_fifo                                                                                                                  |                                                         axis_async_fifo_adapter |         96 |         96 |       0 |    0 |   115 |      1 |      1 |    0 |          0 |
|         fifo_inst                                                                                                              |                                                                 axis_async_fifo |         96 |         96 |       0 |    0 |   115 |      1 |      1 |    0 |          0 |
|     udp_complete_inst                                                                                                          |                                                                 udp_complete_64 |       2118 |       2038 |      80 |    0 |  3266 |      2 |      2 |    0 |          0 |
|       (udp_complete_inst)                                                                                                      |                                                                 udp_complete_64 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       ip_arb_mux_inst                                                                                                          |                                                                      ip_arb_mux |        160 |        160 |       0 |    0 |   218 |      0 |      0 |    0 |          0 |
|         (ip_arb_mux_inst)                                                                                                      |                                                                      ip_arb_mux |        154 |        154 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|         arb_inst                                                                                                               |                                                                     arbiter_140 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       ip_complete_64_inst                                                                                                      |                                                                  ip_complete_64 |       1248 |       1232 |      16 |    0 |  2075 |      1 |      1 |    0 |          0 |
|         (ip_complete_64_inst)                                                                                                  |                                                                  ip_complete_64 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         arp_inst                                                                                                               |                                                                             arp |        436 |        420 |      16 |    0 |   984 |      1 |      1 |    0 |          0 |
|           (arp_inst)                                                                                                           |                                                                             arp |         70 |         70 |       0 |    0 |   317 |      0 |      0 |    0 |          0 |
|           arp_cache_inst                                                                                                       |                                                                       arp_cache |        158 |        142 |      16 |    0 |   113 |      1 |      1 |    0 |          0 |
|           arp_eth_rx_inst                                                                                                      |                                                                      arp_eth_rx |         90 |         90 |       0 |    0 |   280 |      0 |      0 |    0 |          0 |
|           arp_eth_tx_inst                                                                                                      |                                                                      arp_eth_tx |        119 |        119 |       0 |    0 |   274 |      0 |      0 |    0 |          0 |
|         eth_arb_mux_inst                                                                                                       |                                                                     eth_arb_mux |         95 |         95 |       0 |    0 |   208 |      0 |      0 |    0 |          0 |
|           (eth_arb_mux_inst)                                                                                                   |                                                                     eth_arb_mux |          4 |          4 |       0 |    0 |   205 |      0 |      0 |    0 |          0 |
|           arb_inst                                                                                                             |                                                                         arbiter |         91 |         91 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         ip_inst                                                                                                                |                                                                           ip_64 |        711 |        711 |       0 |    0 |   880 |      0 |      0 |    0 |          0 |
|           (ip_inst)                                                                                                            |                                                                           ip_64 |          4 |          4 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|           ip_eth_rx_64_inst                                                                                                    |                                                                    ip_eth_rx_64 |        359 |        359 |       0 |    0 |   406 |      0 |      0 |    0 |          0 |
|           ip_eth_tx_64_inst                                                                                                    |                                                                    ip_eth_tx_64 |        348 |        348 |       0 |    0 |   419 |      0 |      0 |    0 |          0 |
|       udp_64_inst                                                                                                              |                                                                          udp_64 |        716 |        652 |      64 |    0 |   971 |      1 |      1 |    0 |          0 |
|         udp_checksum_gen_64_inst                                                                                               |                                                             udp_checksum_gen_64 |        255 |        191 |      64 |    0 |   291 |      1 |      1 |    0 |          0 |
|           (udp_checksum_gen_64_inst)                                                                                           |                                                             udp_checksum_gen_64 |        217 |        153 |      64 |    0 |   271 |      0 |      0 |    0 |          0 |
|           payload_fifo                                                                                                         |                                                                       axis_fifo |         38 |         38 |       0 |    0 |    20 |      1 |      1 |    0 |          0 |
|         udp_ip_rx_64_inst                                                                                                      |                                                                    udp_ip_rx_64 |        198 |        198 |       0 |    0 |   310 |      0 |      0 |    0 |          0 |
|         udp_ip_tx_64_inst                                                                                                      |                                                                    udp_ip_tx_64 |        263 |        263 |       0 |    0 |   370 |      0 |      0 |    0 |          0 |
|     udp_payload_fifo                                                                                                           |                                                       axis_fifo__parameterized0 |         71 |         71 |       0 |    0 |    24 |      2 |      1 |    0 |          0 |
|   qsfp0_phy_1_inst                                                                                                             |                                                 eth_xcvr_phy_wrapper__xdcDup__1 |       2659 |       1281 |    1378 |    0 |   886 |      0 |      0 |    0 |          0 |
|     (qsfp0_phy_1_inst)                                                                                                         |                                                 eth_xcvr_phy_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     phy_inst                                                                                                                   |                                                                 eth_phy_10g_120 |       2561 |       1183 |    1378 |    0 |   661 |      0 |      0 |    0 |          0 |
|       (phy_inst)                                                                                                               |                                                                 eth_phy_10g_120 |        111 |        111 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_rx_inst                                                                                                      |                                                              eth_phy_10g_rx_121 |       2195 |        947 |    1248 |    0 |   359 |      0 |      0 |    0 |          0 |
|         controller                                                                                                             |                                                                shim_control_132 |        253 |        253 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_if_inst                                                                                                 |                                                           eth_phy_10g_rx_if_133 |        144 |        144 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|           (eth_phy_10g_rx_if_inst)                                                                                             |                                                           eth_phy_10g_rx_if_133 |         59 |         59 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           descrambler_inst                                                                                                     |                                                                        lfsr_137 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                   eth_phy_10g_rx_frame_sync_138 |         16 |         16 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_watchdog_inst                                                                                         |                                                     eth_phy_10g_rx_watchdog_139 |         31 |         31 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|         inst_ipg_rx                                                                                                            |                                                                      ipg_rx_134 |          6 |          6 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|         shimq                                                                                                                  |                                                               shim_fifo_buf_135 |       1689 |        441 |    1248 |    0 |    77 |      0 |      0 |    0 |          0 |
|         xgmii_baser_dec_inst                                                                                                   |                                                          xgmii_baser_dec_64_136 |        107 |        107 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_tx_inst                                                                                                      |                                                              eth_phy_10g_tx_122 |        196 |         98 |      98 |    0 |   208 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_if_inst                                                                                                 |                                                           eth_phy_10g_tx_if_126 |         25 |         25 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|         inst_ipg_tx                                                                                                            |                                                                      ipg_tx_127 |        171 |         73 |      98 |    0 |    16 |      0 |      0 |    0 |          0 |
|           memq                                                                                                                 |                                                                mem_fifo_buf_129 |         65 |          9 |      56 |    0 |     8 |      0 |      0 |    0 |          0 |
|           monitor                                                                                                              |                                                                     buf_mon_130 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           netq                                                                                                                 |                                                                net_fifo_buf_131 |        106 |         64 |      42 |    0 |     7 |      0 |      0 |    0 |          0 |
|         xgmii_baser_enc_inst                                                                                                   |                                                          xgmii_baser_enc_64_128 |          0 |          0 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|       inst_ipg_read_proc                                                                                                       |                                                               ipg_rreq_proc_123 |         65 |         33 |      32 |    0 |    94 |      0 |      0 |    0 |          0 |
|         (inst_ipg_read_proc)                                                                                                   |                                                               ipg_rreq_proc_123 |          1 |          1 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|         fd                                                                                                                     |                                                                    FakeDRAM_124 |         64 |         32 |      32 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (fd)                                                                                                                 |                                                                    FakeDRAM_124 |         16 |         16 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           adrq                                                                                                                 |                                                                job_fifo_buf_125 |         49 |         17 |      32 |    0 |    14 |      0 |      0 |    0 |          0 |
|     rx_reset_sync_inst                                                                                                         |                                                           sync_reset__xdcDup__2 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     tx_reset_sync_inst                                                                                                         |                                                           sync_reset__xdcDup__3 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     xcvr.eth_xcvr_gt_full_inst                                                                                                 |                                                            eth_xcvr_gt_full_HD2 |         95 |         95 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                     |                                               eth_xcvr_gt_full_gtwizard_top_HD3 |         95 |         95 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|         gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst                                                            |                                             eth_xcvr_gt_full_gtwizard_gtye4_HD4 |         95 |         95 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                      eth_xcvr_gt_full_gtye4_channel_wrapper_HD5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             channel_inst                                                                                                       |                  eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst                  |                                       eth_xcvr_gt_full_gtye4_common_wrapper_HD7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             common_inst                                                                                                        |                   eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_common_HD8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |          eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD9 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD10 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD11 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                   eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD12 |         92 |         92 |       0 |    0 |   188 |      0 |      0 |    0 |          0 |
|             (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                   eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD12 |         59 |         59 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtpowergood_inst                                                                                  |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD13 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD14 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD15 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD17 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD18 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD19 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_rx_inst                                                                                   |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD20 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_tx_inst                                                                                   |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD21 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD22 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |            eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD23 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD24 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD25 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD26 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD27 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD28 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD29 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_rx_done_inst                                                                                    |        eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD30 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_tx_done_inst                                                                                    |     eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_17_HD31 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_txprogdivreset_inst                                                                             |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD32 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD33 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD34 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   qsfp0_phy_2_inst                                                                                                             |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__1 |       2177 |        835 |    1342 |    0 |   755 |      0 |      0 |    0 |          0 |
|     (qsfp0_phy_2_inst)                                                                                                         |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     phy_inst                                                                                                                   |                                                                 eth_phy_10g_100 |       2085 |        743 |    1342 |    0 |   532 |      0 |      0 |    0 |          0 |
|       (phy_inst)                                                                                                               |                                                                 eth_phy_10g_100 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_rx_inst                                                                                                      |                                                              eth_phy_10g_rx_101 |       1838 |        590 |    1248 |    0 |   296 |      0 |      0 |    0 |          0 |
|         controller                                                                                                             |                                                                shim_control_112 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_if_inst                                                                                                 |                                                           eth_phy_10g_rx_if_113 |        147 |        147 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|           (eth_phy_10g_rx_if_inst)                                                                                             |                                                           eth_phy_10g_rx_if_113 |         61 |         61 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           descrambler_inst                                                                                                     |                                                                        lfsr_117 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                   eth_phy_10g_rx_frame_sync_118 |         17 |         17 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_watchdog_inst                                                                                         |                                                     eth_phy_10g_rx_watchdog_119 |         31 |         31 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|         inst_ipg_rx                                                                                                            |                                                                      ipg_rx_114 |          6 |          6 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|         shimq                                                                                                                  |                                                               shim_fifo_buf_115 |       1673 |        425 |    1248 |    0 |    86 |      0 |      0 |    0 |          0 |
|         xgmii_baser_dec_inst                                                                                                   |                                                          xgmii_baser_dec_64_116 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_tx_inst                                                                                                      |                                                              eth_phy_10g_tx_102 |         86 |         24 |      62 |    0 |   142 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_if_inst                                                                                                 |                                                           eth_phy_10g_tx_if_106 |          8 |          8 |       0 |    0 |   123 |      0 |      0 |    0 |          0 |
|         inst_ipg_tx                                                                                                            |                                                                      ipg_tx_107 |         77 |         15 |      62 |    0 |    16 |      0 |      0 |    0 |          0 |
|           memq                                                                                                                 |                                                                mem_fifo_buf_109 |         65 |          9 |      56 |    0 |     8 |      0 |      0 |    0 |          0 |
|           monitor                                                                                                              |                                                                     buf_mon_110 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           netq                                                                                                                 |                                                                net_fifo_buf_111 |         12 |          6 |       6 |    0 |     7 |      0 |      0 |    0 |          0 |
|         xgmii_baser_enc_inst                                                                                                   |                                                          xgmii_baser_enc_64_108 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       inst_ipg_read_proc                                                                                                       |                                                               ipg_rreq_proc_103 |         65 |         33 |      32 |    0 |    94 |      0 |      0 |    0 |          0 |
|         (inst_ipg_read_proc)                                                                                                   |                                                               ipg_rreq_proc_103 |          1 |          1 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|         fd                                                                                                                     |                                                                    FakeDRAM_104 |         64 |         32 |      32 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (fd)                                                                                                                 |                                                                    FakeDRAM_104 |         16 |         16 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           adrq                                                                                                                 |                                                                job_fifo_buf_105 |         49 |         17 |      32 |    0 |    14 |      0 |      0 |    0 |          0 |
|     rx_reset_sync_inst                                                                                                         |                                                           sync_reset__xdcDup__4 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     tx_reset_sync_inst                                                                                                         |                                                           sync_reset__xdcDup__5 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                        eth_xcvr_gt_channel_HD40 |         92 |         92 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                     |                                           eth_xcvr_gt_channel_gtwizard_top_HD41 |         92 |         92 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|         gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                         eth_xcvr_gt_channel_gtwizard_gtye4_HD42 |         92 |         92 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                  eth_xcvr_gt_channel_gtye4_channel_wrapper_HD43 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             channel_inst                                                                                                       |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD44 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD45 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD46 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD47 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD48 |         90 |         90 |       0 |    0 |   186 |      0 |      0 |    0 |          0 |
|             (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD48 |         58 |         58 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtpowergood_inst                                                                                  |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD49 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD50 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD51 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD52 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD53 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD54 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD55 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_rx_inst                                                                                   |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD56 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_tx_inst                                                                                   |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD57 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD58 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD59 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD60 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD61 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD62 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD63 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD64 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD65 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_rx_done_inst                                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD66 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_tx_done_inst                                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_17_HD67 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_txprogdivreset_inst                                                                             |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD68 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD69 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD70 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   qsfp0_phy_3_inst                                                                                                             |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__2 |       2179 |        837 |    1342 |    0 |   755 |      0 |      0 |    0 |          0 |
|     (qsfp0_phy_3_inst)                                                                                                         |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     phy_inst                                                                                                                   |                                                                  eth_phy_10g_80 |       2086 |        744 |    1342 |    0 |   532 |      0 |      0 |    0 |          0 |
|       (phy_inst)                                                                                                               |                                                                  eth_phy_10g_80 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_rx_inst                                                                                                      |                                                               eth_phy_10g_rx_81 |       1837 |        589 |    1248 |    0 |   296 |      0 |      0 |    0 |          0 |
|         controller                                                                                                             |                                                                 shim_control_92 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_if_inst                                                                                                 |                                                            eth_phy_10g_rx_if_93 |        146 |        146 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|           (eth_phy_10g_rx_if_inst)                                                                                             |                                                            eth_phy_10g_rx_if_93 |         61 |         61 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           descrambler_inst                                                                                                     |                                                                         lfsr_97 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                    eth_phy_10g_rx_frame_sync_98 |         16 |         16 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_watchdog_inst                                                                                         |                                                      eth_phy_10g_rx_watchdog_99 |         31 |         31 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|         inst_ipg_rx                                                                                                            |                                                                       ipg_rx_94 |          6 |          6 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|         shimq                                                                                                                  |                                                                shim_fifo_buf_95 |       1672 |        424 |    1248 |    0 |    86 |      0 |      0 |    0 |          0 |
|         xgmii_baser_dec_inst                                                                                                   |                                                           xgmii_baser_dec_64_96 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_tx_inst                                                                                                      |                                                               eth_phy_10g_tx_82 |         86 |         24 |      62 |    0 |   142 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_if_inst                                                                                                 |                                                            eth_phy_10g_tx_if_86 |          8 |          8 |       0 |    0 |   123 |      0 |      0 |    0 |          0 |
|         inst_ipg_tx                                                                                                            |                                                                       ipg_tx_87 |         77 |         15 |      62 |    0 |    16 |      0 |      0 |    0 |          0 |
|           memq                                                                                                                 |                                                                 mem_fifo_buf_89 |         65 |          9 |      56 |    0 |     8 |      0 |      0 |    0 |          0 |
|           monitor                                                                                                              |                                                                      buf_mon_90 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           netq                                                                                                                 |                                                                 net_fifo_buf_91 |         12 |          6 |       6 |    0 |     7 |      0 |      0 |    0 |          0 |
|         xgmii_baser_enc_inst                                                                                                   |                                                           xgmii_baser_enc_64_88 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       inst_ipg_read_proc                                                                                                       |                                                                ipg_rreq_proc_83 |         65 |         33 |      32 |    0 |    94 |      0 |      0 |    0 |          0 |
|         (inst_ipg_read_proc)                                                                                                   |                                                                ipg_rreq_proc_83 |          1 |          1 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|         fd                                                                                                                     |                                                                     FakeDRAM_84 |         64 |         32 |      32 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (fd)                                                                                                                 |                                                                     FakeDRAM_84 |         16 |         16 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           adrq                                                                                                                 |                                                                 job_fifo_buf_85 |         49 |         17 |      32 |    0 |    14 |      0 |      0 |    0 |          0 |
|     rx_reset_sync_inst                                                                                                         |                                                           sync_reset__xdcDup__6 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     tx_reset_sync_inst                                                                                                         |                                                           sync_reset__xdcDup__7 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                        eth_xcvr_gt_channel_HD71 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                     |                                           eth_xcvr_gt_channel_gtwizard_top_HD72 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|         gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                         eth_xcvr_gt_channel_gtwizard_gtye4_HD73 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                  eth_xcvr_gt_channel_gtye4_channel_wrapper_HD74 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             channel_inst                                                                                                       |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD75 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD76 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD77 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD78 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD79 |         91 |         91 |       0 |    0 |   186 |      0 |      0 |    0 |          0 |
|             (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD79 |         59 |         59 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtpowergood_inst                                                                                  |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD80 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD81 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD82 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD83 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD84 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD85 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD86 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_rx_inst                                                                                   |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD87 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_tx_inst                                                                                   |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD88 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD89 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |         eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD90 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD91 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD92 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD93 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD94 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD95 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD96 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_rx_done_inst                                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD97 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_tx_done_inst                                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_17_HD98 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_txprogdivreset_inst                                                                             |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD99 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD100 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD101 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   qsfp0_phy_4_inst                                                                                                             |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__3 |       2178 |        836 |    1342 |    0 |   755 |      0 |      0 |    0 |          0 |
|     (qsfp0_phy_4_inst)                                                                                                         |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     phy_inst                                                                                                                   |                                                                  eth_phy_10g_60 |       2085 |        743 |    1342 |    0 |   532 |      0 |      0 |    0 |          0 |
|       (phy_inst)                                                                                                               |                                                                  eth_phy_10g_60 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_rx_inst                                                                                                      |                                                               eth_phy_10g_rx_61 |       1836 |        588 |    1248 |    0 |   296 |      0 |      0 |    0 |          0 |
|         controller                                                                                                             |                                                                 shim_control_72 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_if_inst                                                                                                 |                                                            eth_phy_10g_rx_if_73 |        146 |        146 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|           (eth_phy_10g_rx_if_inst)                                                                                             |                                                            eth_phy_10g_rx_if_73 |         61 |         61 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           descrambler_inst                                                                                                     |                                                                         lfsr_77 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                    eth_phy_10g_rx_frame_sync_78 |         16 |         16 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_watchdog_inst                                                                                         |                                                      eth_phy_10g_rx_watchdog_79 |         31 |         31 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|         inst_ipg_rx                                                                                                            |                                                                       ipg_rx_74 |          6 |          6 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|         shimq                                                                                                                  |                                                                shim_fifo_buf_75 |       1671 |        423 |    1248 |    0 |    86 |      0 |      0 |    0 |          0 |
|         xgmii_baser_dec_inst                                                                                                   |                                                           xgmii_baser_dec_64_76 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_tx_inst                                                                                                      |                                                               eth_phy_10g_tx_62 |         86 |         24 |      62 |    0 |   142 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_if_inst                                                                                                 |                                                            eth_phy_10g_tx_if_66 |          8 |          8 |       0 |    0 |   123 |      0 |      0 |    0 |          0 |
|         inst_ipg_tx                                                                                                            |                                                                       ipg_tx_67 |         77 |         15 |      62 |    0 |    16 |      0 |      0 |    0 |          0 |
|           memq                                                                                                                 |                                                                 mem_fifo_buf_69 |         65 |          9 |      56 |    0 |     8 |      0 |      0 |    0 |          0 |
|           monitor                                                                                                              |                                                                      buf_mon_70 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           netq                                                                                                                 |                                                                 net_fifo_buf_71 |         12 |          6 |       6 |    0 |     7 |      0 |      0 |    0 |          0 |
|         xgmii_baser_enc_inst                                                                                                   |                                                           xgmii_baser_enc_64_68 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       inst_ipg_read_proc                                                                                                       |                                                                ipg_rreq_proc_63 |         65 |         33 |      32 |    0 |    94 |      0 |      0 |    0 |          0 |
|         (inst_ipg_read_proc)                                                                                                   |                                                                ipg_rreq_proc_63 |          1 |          1 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|         fd                                                                                                                     |                                                                     FakeDRAM_64 |         64 |         32 |      32 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (fd)                                                                                                                 |                                                                     FakeDRAM_64 |         16 |         16 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           adrq                                                                                                                 |                                                                 job_fifo_buf_65 |         49 |         17 |      32 |    0 |    14 |      0 |      0 |    0 |          0 |
|     rx_reset_sync_inst                                                                                                         |                                                           sync_reset__xdcDup__8 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     tx_reset_sync_inst                                                                                                         |                                                           sync_reset__xdcDup__9 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                       eth_xcvr_gt_channel_HD102 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                     |                                          eth_xcvr_gt_channel_gtwizard_top_HD103 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|         gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                        eth_xcvr_gt_channel_gtwizard_gtye4_HD104 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                 eth_xcvr_gt_channel_gtye4_channel_wrapper_HD105 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             channel_inst                                                                                                       |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD106 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD107 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD108 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD109 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD110 |         91 |         91 |       0 |    0 |   186 |      0 |      0 |    0 |          0 |
|             (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD110 |         59 |         59 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD111 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD112 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD113 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD114 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD115 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD116 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD117 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_rx_inst                                                                                   |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD118 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_tx_inst                                                                                   |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD119 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD120 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD121 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD122 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD123 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD124 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD125 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD126 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD127 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_rx_done_inst                                                                                    |    eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD128 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_tx_done_inst                                                                                    | eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_17_HD129 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD130 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD131 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD132 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   qsfp1_phy_1_inst                                                                                                             |                                                            eth_xcvr_phy_wrapper |       2182 |        840 |    1342 |    0 |   757 |      0 |      0 |    0 |          0 |
|     (qsfp1_phy_1_inst)                                                                                                         |                                                            eth_xcvr_phy_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     phy_inst                                                                                                                   |                                                                  eth_phy_10g_40 |       2087 |        745 |    1342 |    0 |   532 |      0 |      0 |    0 |          0 |
|       (phy_inst)                                                                                                               |                                                                  eth_phy_10g_40 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_rx_inst                                                                                                      |                                                               eth_phy_10g_rx_41 |       1838 |        590 |    1248 |    0 |   296 |      0 |      0 |    0 |          0 |
|         controller                                                                                                             |                                                                 shim_control_52 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_if_inst                                                                                                 |                                                            eth_phy_10g_rx_if_53 |        146 |        146 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|           (eth_phy_10g_rx_if_inst)                                                                                             |                                                            eth_phy_10g_rx_if_53 |         61 |         61 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           descrambler_inst                                                                                                     |                                                                         lfsr_57 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                    eth_phy_10g_rx_frame_sync_58 |         16 |         16 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_watchdog_inst                                                                                         |                                                      eth_phy_10g_rx_watchdog_59 |         31 |         31 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|         inst_ipg_rx                                                                                                            |                                                                       ipg_rx_54 |          6 |          6 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|         shimq                                                                                                                  |                                                                shim_fifo_buf_55 |       1673 |        425 |    1248 |    0 |    86 |      0 |      0 |    0 |          0 |
|         xgmii_baser_dec_inst                                                                                                   |                                                           xgmii_baser_dec_64_56 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_tx_inst                                                                                                      |                                                               eth_phy_10g_tx_42 |         86 |         24 |      62 |    0 |   142 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_if_inst                                                                                                 |                                                            eth_phy_10g_tx_if_46 |          8 |          8 |       0 |    0 |   123 |      0 |      0 |    0 |          0 |
|         inst_ipg_tx                                                                                                            |                                                                       ipg_tx_47 |         77 |         15 |      62 |    0 |    16 |      0 |      0 |    0 |          0 |
|           memq                                                                                                                 |                                                                 mem_fifo_buf_49 |         65 |          9 |      56 |    0 |     8 |      0 |      0 |    0 |          0 |
|           monitor                                                                                                              |                                                                      buf_mon_50 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           netq                                                                                                                 |                                                                 net_fifo_buf_51 |         12 |          6 |       6 |    0 |     7 |      0 |      0 |    0 |          0 |
|         xgmii_baser_enc_inst                                                                                                   |                                                           xgmii_baser_enc_64_48 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       inst_ipg_read_proc                                                                                                       |                                                                ipg_rreq_proc_43 |         65 |         33 |      32 |    0 |    94 |      0 |      0 |    0 |          0 |
|         (inst_ipg_read_proc)                                                                                                   |                                                                ipg_rreq_proc_43 |          1 |          1 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|         fd                                                                                                                     |                                                                     FakeDRAM_44 |         64 |         32 |      32 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (fd)                                                                                                                 |                                                                     FakeDRAM_44 |         16 |         16 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           adrq                                                                                                                 |                                                                 job_fifo_buf_45 |         49 |         17 |      32 |    0 |    14 |      0 |      0 |    0 |          0 |
|     rx_reset_sync_inst                                                                                                         |                                                          sync_reset__xdcDup__10 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     tx_reset_sync_inst                                                                                                         |                                                          sync_reset__xdcDup__11 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     xcvr.eth_xcvr_gt_full_inst                                                                                                 |                                                                eth_xcvr_gt_full |         95 |         95 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                     |                                                   eth_xcvr_gt_full_gtwizard_top |         95 |         95 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|         gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst                                                            |                                                 eth_xcvr_gt_full_gtwizard_gtye4 |         95 |         95 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                          eth_xcvr_gt_full_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             channel_inst                                                                                                       |                      eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_channel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst                  |                                           eth_xcvr_gt_full_gtye4_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             common_inst                                                                                                        |                       eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_common |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |                   eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                        eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_reset |         93 |         93 |       0 |    0 |   188 |      0 |      0 |    0 |          0 |
|             (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                        eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_reset |         60 |         60 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtpowergood_inst                                                                                  |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_rx_inst                                                                                   |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_tx_inst                                                                                   |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |                eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |                 eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_rx_done_inst                                                                                    |             eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_tx_done_inst                                                                                    |          eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_txprogdivreset_inst                                                                             |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |                   eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |                   eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   qsfp1_phy_2_inst                                                                                                             |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__4 |       2177 |        835 |    1342 |    0 |   755 |      0 |      0 |    0 |          0 |
|     (qsfp1_phy_2_inst)                                                                                                         |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     phy_inst                                                                                                                   |                                                                  eth_phy_10g_20 |       2084 |        742 |    1342 |    0 |   532 |      0 |      0 |    0 |          0 |
|       (phy_inst)                                                                                                               |                                                                  eth_phy_10g_20 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_rx_inst                                                                                                      |                                                               eth_phy_10g_rx_21 |       1836 |        588 |    1248 |    0 |   296 |      0 |      0 |    0 |          0 |
|         controller                                                                                                             |                                                                 shim_control_32 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_if_inst                                                                                                 |                                                            eth_phy_10g_rx_if_33 |        146 |        146 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|           (eth_phy_10g_rx_if_inst)                                                                                             |                                                            eth_phy_10g_rx_if_33 |         61 |         61 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           descrambler_inst                                                                                                     |                                                                         lfsr_37 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                    eth_phy_10g_rx_frame_sync_38 |         16 |         16 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_watchdog_inst                                                                                         |                                                      eth_phy_10g_rx_watchdog_39 |         31 |         31 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|         inst_ipg_rx                                                                                                            |                                                                       ipg_rx_34 |          6 |          6 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|         shimq                                                                                                                  |                                                                shim_fifo_buf_35 |       1672 |        424 |    1248 |    0 |    86 |      0 |      0 |    0 |          0 |
|         xgmii_baser_dec_inst                                                                                                   |                                                           xgmii_baser_dec_64_36 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_tx_inst                                                                                                      |                                                               eth_phy_10g_tx_22 |         86 |         24 |      62 |    0 |   142 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_if_inst                                                                                                 |                                                            eth_phy_10g_tx_if_26 |          8 |          8 |       0 |    0 |   123 |      0 |      0 |    0 |          0 |
|         inst_ipg_tx                                                                                                            |                                                                       ipg_tx_27 |         77 |         15 |      62 |    0 |    16 |      0 |      0 |    0 |          0 |
|           memq                                                                                                                 |                                                                 mem_fifo_buf_29 |         65 |          9 |      56 |    0 |     8 |      0 |      0 |    0 |          0 |
|           monitor                                                                                                              |                                                                      buf_mon_30 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           netq                                                                                                                 |                                                                 net_fifo_buf_31 |         12 |          6 |       6 |    0 |     7 |      0 |      0 |    0 |          0 |
|         xgmii_baser_enc_inst                                                                                                   |                                                           xgmii_baser_enc_64_28 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       inst_ipg_read_proc                                                                                                       |                                                                ipg_rreq_proc_23 |         65 |         33 |      32 |    0 |    94 |      0 |      0 |    0 |          0 |
|         (inst_ipg_read_proc)                                                                                                   |                                                                ipg_rreq_proc_23 |          1 |          1 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|         fd                                                                                                                     |                                                                     FakeDRAM_24 |         64 |         32 |      32 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (fd)                                                                                                                 |                                                                     FakeDRAM_24 |         16 |         16 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           adrq                                                                                                                 |                                                                 job_fifo_buf_25 |         49 |         17 |      32 |    0 |    14 |      0 |      0 |    0 |          0 |
|     rx_reset_sync_inst                                                                                                         |                                                          sync_reset__xdcDup__12 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     tx_reset_sync_inst                                                                                                         |                                                          sync_reset__xdcDup__13 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                       eth_xcvr_gt_channel_HD133 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                     |                                          eth_xcvr_gt_channel_gtwizard_top_HD134 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|         gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                        eth_xcvr_gt_channel_gtwizard_gtye4_HD135 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                 eth_xcvr_gt_channel_gtye4_channel_wrapper_HD136 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             channel_inst                                                                                                       |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD137 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD138 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD139 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD140 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD141 |         91 |         91 |       0 |    0 |   186 |      0 |      0 |    0 |          0 |
|             (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD141 |         59 |         59 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD142 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD143 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD144 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD145 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD146 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD147 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD148 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_rx_inst                                                                                   |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD149 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_tx_inst                                                                                   |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD150 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD151 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD152 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD153 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD154 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD155 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD156 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD157 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD158 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_rx_done_inst                                                                                    |    eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD159 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_tx_done_inst                                                                                    | eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_17_HD160 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD161 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD162 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD163 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   qsfp1_phy_3_inst                                                                                                             |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__5 |       2175 |        833 |    1342 |    0 |   755 |      0 |      0 |    0 |          0 |
|     (qsfp1_phy_3_inst)                                                                                                         |                                 eth_xcvr_phy_wrapper__parameterized0__xdcDup__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     phy_inst                                                                                                                   |                                                                   eth_phy_10g_0 |       2082 |        740 |    1342 |    0 |   532 |      0 |      0 |    0 |          0 |
|       (phy_inst)                                                                                                               |                                                                   eth_phy_10g_0 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_rx_inst                                                                                                      |                                                                eth_phy_10g_rx_1 |       1835 |        587 |    1248 |    0 |   296 |      0 |      0 |    0 |          0 |
|         controller                                                                                                             |                                                                 shim_control_12 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_if_inst                                                                                                 |                                                            eth_phy_10g_rx_if_13 |        146 |        146 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|           (eth_phy_10g_rx_if_inst)                                                                                             |                                                            eth_phy_10g_rx_if_13 |         61 |         61 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           descrambler_inst                                                                                                     |                                                                         lfsr_17 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                    eth_phy_10g_rx_frame_sync_18 |         16 |         16 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_watchdog_inst                                                                                         |                                                      eth_phy_10g_rx_watchdog_19 |         31 |         31 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|         inst_ipg_rx                                                                                                            |                                                                       ipg_rx_14 |          6 |          6 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|         shimq                                                                                                                  |                                                                shim_fifo_buf_15 |       1671 |        423 |    1248 |    0 |    86 |      0 |      0 |    0 |          0 |
|         xgmii_baser_dec_inst                                                                                                   |                                                           xgmii_baser_dec_64_16 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_tx_inst                                                                                                      |                                                                eth_phy_10g_tx_2 |         86 |         24 |      62 |    0 |   142 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_if_inst                                                                                                 |                                                             eth_phy_10g_tx_if_6 |          8 |          8 |       0 |    0 |   123 |      0 |      0 |    0 |          0 |
|         inst_ipg_tx                                                                                                            |                                                                        ipg_tx_7 |         77 |         15 |      62 |    0 |    16 |      0 |      0 |    0 |          0 |
|           memq                                                                                                                 |                                                                  mem_fifo_buf_9 |         65 |          9 |      56 |    0 |     8 |      0 |      0 |    0 |          0 |
|           monitor                                                                                                              |                                                                      buf_mon_10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           netq                                                                                                                 |                                                                 net_fifo_buf_11 |         12 |          6 |       6 |    0 |     7 |      0 |      0 |    0 |          0 |
|         xgmii_baser_enc_inst                                                                                                   |                                                            xgmii_baser_enc_64_8 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       inst_ipg_read_proc                                                                                                       |                                                                 ipg_rreq_proc_3 |         65 |         33 |      32 |    0 |    94 |      0 |      0 |    0 |          0 |
|         (inst_ipg_read_proc)                                                                                                   |                                                                 ipg_rreq_proc_3 |          1 |          1 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|         fd                                                                                                                     |                                                                      FakeDRAM_4 |         64 |         32 |      32 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (fd)                                                                                                                 |                                                                      FakeDRAM_4 |         16 |         16 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           adrq                                                                                                                 |                                                                  job_fifo_buf_5 |         49 |         17 |      32 |    0 |    14 |      0 |      0 |    0 |          0 |
|     rx_reset_sync_inst                                                                                                         |                                                          sync_reset__xdcDup__14 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     tx_reset_sync_inst                                                                                                         |                                                          sync_reset__xdcDup__15 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                       eth_xcvr_gt_channel_HD164 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                     |                                          eth_xcvr_gt_channel_gtwizard_top_HD165 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|         gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                        eth_xcvr_gt_channel_gtwizard_gtye4_HD166 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                 eth_xcvr_gt_channel_gtye4_channel_wrapper_HD167 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             channel_inst                                                                                                       |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD168 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD169 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD170 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD171 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD172 |         91 |         91 |       0 |    0 |   186 |      0 |      0 |    0 |          0 |
|             (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD172 |         59 |         59 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD173 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD174 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD175 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD176 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD177 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD178 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD179 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_rx_inst                                                                                   |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD180 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_tx_inst                                                                                   |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD181 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD182 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD183 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD184 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD185 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD186 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD187 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD188 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD189 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_rx_done_inst                                                                                    |    eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD190 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_tx_done_inst                                                                                    | eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_17_HD191 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD192 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD193 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD194 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   qsfp1_phy_4_inst                                                                                                             |                                            eth_xcvr_phy_wrapper__parameterized0 |       2181 |        839 |    1342 |    0 |   755 |      0 |      0 |    0 |          0 |
|     (qsfp1_phy_4_inst)                                                                                                         |                                            eth_xcvr_phy_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     phy_inst                                                                                                                   |                                                                     eth_phy_10g |       2088 |        746 |    1342 |    0 |   532 |      0 |      0 |    0 |          0 |
|       (phy_inst)                                                                                                               |                                                                     eth_phy_10g |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_rx_inst                                                                                                      |                                                                  eth_phy_10g_rx |       1840 |        592 |    1248 |    0 |   296 |      0 |      0 |    0 |          0 |
|         controller                                                                                                             |                                                                    shim_control |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_if_inst                                                                                                 |                                                               eth_phy_10g_rx_if |        146 |        146 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|           (eth_phy_10g_rx_if_inst)                                                                                             |                                                               eth_phy_10g_rx_if |         61 |         61 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           descrambler_inst                                                                                                     |                                                                            lfsr |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                       eth_phy_10g_rx_frame_sync |         16 |         16 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_watchdog_inst                                                                                         |                                                         eth_phy_10g_rx_watchdog |         31 |         31 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|         inst_ipg_rx                                                                                                            |                                                                          ipg_rx |          6 |          6 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|         shimq                                                                                                                  |                                                                   shim_fifo_buf |       1675 |        427 |    1248 |    0 |    86 |      0 |      0 |    0 |          0 |
|         xgmii_baser_dec_inst                                                                                                   |                                                              xgmii_baser_dec_64 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       eth_phy_10g_tx_inst                                                                                                      |                                                                  eth_phy_10g_tx |         86 |         24 |      62 |    0 |   142 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_if_inst                                                                                                 |                                                               eth_phy_10g_tx_if |          8 |          8 |       0 |    0 |   123 |      0 |      0 |    0 |          0 |
|         inst_ipg_tx                                                                                                            |                                                                          ipg_tx |         77 |         15 |      62 |    0 |    16 |      0 |      0 |    0 |          0 |
|           memq                                                                                                                 |                                                                    mem_fifo_buf |         65 |          9 |      56 |    0 |     8 |      0 |      0 |    0 |          0 |
|           monitor                                                                                                              |                                                                         buf_mon |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           netq                                                                                                                 |                                                                    net_fifo_buf |         12 |          6 |       6 |    0 |     7 |      0 |      0 |    0 |          0 |
|         xgmii_baser_enc_inst                                                                                                   |                                                              xgmii_baser_enc_64 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       inst_ipg_read_proc                                                                                                       |                                                                   ipg_rreq_proc |         65 |         33 |      32 |    0 |    94 |      0 |      0 |    0 |          0 |
|         (inst_ipg_read_proc)                                                                                                   |                                                                   ipg_rreq_proc |          1 |          1 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|         fd                                                                                                                     |                                                                        FakeDRAM |         64 |         32 |      32 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (fd)                                                                                                                 |                                                                        FakeDRAM |         16 |         16 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           adrq                                                                                                                 |                                                                    job_fifo_buf |         49 |         17 |      32 |    0 |    14 |      0 |      0 |    0 |          0 |
|     rx_reset_sync_inst                                                                                                         |                                                          sync_reset__xdcDup__16 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     tx_reset_sync_inst                                                                                                         |                                                                      sync_reset |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                             eth_xcvr_gt_channel |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                     |                                                eth_xcvr_gt_channel_gtwizard_top |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|         gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                              eth_xcvr_gt_channel_gtwizard_gtye4 |         93 |         93 |       0 |    0 |   215 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                       eth_xcvr_gt_channel_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             channel_inst                                                                                                       |                   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |                eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset |         91 |         91 |       0 |    0 |   186 |      0 |      0 |    0 |          0 |
|             (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset |         59 |         59 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtpowergood_inst                                                                                  |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_rx_inst                                                                                   |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_plllock_tx_inst                                                                                   |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |              eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_rx_done_inst                                                                                    |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_tx_done_inst                                                                                    |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             reset_synchronizer_txprogdivreset_inst                                                                             |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |                eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |                eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   sync_reset_125mhz_inst                                                                                                       |                                                           sync_reset__xdcDup__1 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


