{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611176734933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611176734933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 23:05:34 2021 " "Processing started: Wed Jan 20 23:05:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611176734933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611176734933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_driver -c memory_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_driver -c memory_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611176734933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611176735492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611176735492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_driver " "Found entity 1: memory_driver" {  } { { "memory_driver.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611176745984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611176745984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_driver " "Elaborating entity \"memory_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611176746031 ""}
{ "Warning" "WSGN_SEARCH_FILE" "valid_in.v 2 2 " "Using design file valid_in.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip " "Found entity 1: d_flip" {  } { { "valid_in.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/valid_in.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611176746085 ""} { "Info" "ISGN_ENTITY_NAME" "2 valid_in " "Found entity 2: valid_in" {  } { { "valid_in.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/valid_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611176746085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1611176746085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valid_in valid_in:inst_1 " "Elaborating entity \"valid_in\" for hierarchy \"valid_in:inst_1\"" {  } { { "memory_driver.v" "inst_1" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611176746085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip valid_in:inst_1\|d_flip:bl1 " "Elaborating entity \"d_flip\" for hierarchy \"valid_in:inst_1\|d_flip:bl1\"" {  } { { "valid_in.v" "bl1" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/valid_in.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611176746116 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "res valid_in.v(13) " "Verilog HDL Always Construct warning at valid_in.v(13): variable \"res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "valid_in.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/valid_in.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1611176746116 "|memory_driver|valid_in:inst_1|d_flip:bl1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din valid_in.v(17) " "Verilog HDL Always Construct warning at valid_in.v(17): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "valid_in.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/valid_in.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1611176746116 "|memory_driver|valid_in:inst_1|d_flip:bl1"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611176746154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1611176746154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst_2 " "Elaborating entity \"counter\" for hierarchy \"counter:inst_2\"" {  } { { "memory_driver.v" "inst_2" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611176746154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611176746154 "|memory_driver|counter:inst_2"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(10) " "Verilog HDL information at shift_reg.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/shift_reg.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1611176746216 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_reg.v 1 1 " "Using design file shift_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/shift_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611176746216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1611176746216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst_3 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst_3\"" {  } { { "memory_driver.v" "inst_3" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611176746216 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memory_dr.v 1 1 " "Using design file memory_dr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_dr " "Found entity 1: Memory_dr" {  } { { "memory_dr.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_dr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611176746270 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1611176746270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_dr Memory_dr:inst_4 " "Elaborating entity \"Memory_dr\" for hierarchy \"Memory_dr:inst_4\"" {  } { { "memory_driver.v" "inst_4" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611176746270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.v 1 1 " "Using design file fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611176746301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1611176746301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO Memory_dr:inst_4\|FIFO:inst " "Elaborating entity \"FIFO\" for hierarchy \"Memory_dr:inst_4\|FIFO:inst\"" {  } { { "memory_dr.v" "inst" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_dr.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611176746301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(23) " "Verilog HDL assignment warning at fifo.v(23): truncated value with size 32 to match size of target (3)" {  } { { "fifo.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/fifo.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611176746301 "|memory_driver|Memory_dr:inst_4|FIFO:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(28) " "Verilog HDL assignment warning at fifo.v(28): truncated value with size 32 to match size of target (3)" {  } { { "fifo.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/fifo.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611176746301 "|memory_driver|Memory_dr:inst_4|FIFO:inst"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "end_mem.v(10) " "Verilog HDL information at end_mem.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "end_mem.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/end_mem.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1611176746354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "end_mem.v 1 1 " "Using design file end_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 end_mem " "Found entity 1: end_mem" {  } { { "end_mem.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/end_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611176746354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1611176746354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_mem end_mem:inst_5 " "Elaborating entity \"end_mem\" for hierarchy \"end_mem:inst_5\"" {  } { { "memory_driver.v" "inst_5" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611176746354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem end_mem.v(8) " "Verilog HDL or VHDL warning at end_mem.v(8): object \"mem\" assigned a value but never read" {  } { { "end_mem.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/end_mem.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611176746354 "|memory_driver|end_mem:inst_5"}
{ "Warning" "WSGN_EMPTY_SHELL" "end_mem " "Entity \"end_mem\" contains only dangling pins" {  } { { "memory_driver.v" "inst_5" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 14 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1611176746401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_full GND " "Pin \"mem_full\" is stuck at GND" {  } { { "memory_driver.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611176746889 "|memory_driver|mem_full"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611176746889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/output_files/memory_driver.map.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/output_files/memory_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611176746923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611176747054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611176747054 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bin " "No output dependent on input pin \"bin\"" {  } { { "memory_driver.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611176747108 "|memory_driver|bin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "memory_driver.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611176747108 "|memory_driver|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "res " "No output dependent on input pin \"res\"" {  } { { "memory_driver.v" "" { Text "C:/Users/Admin/Documents/Verilog_Exercises/Exercises/Full_Constr/memory_driver.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611176747108 "|memory_driver|res"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611176747108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611176747108 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611176747108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611176747108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611176747154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 23:05:47 2021 " "Processing ended: Wed Jan 20 23:05:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611176747154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611176747154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611176747154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611176747154 ""}
