<div align="center">
  
  ![header](https://capsule-render.vercel.app/api?type=venom&color=auto&height=300&section=header&text=Navigating%20the%20SoC%20Universe%20&fontSize=60)
<br><a>ğŸ›°ï¸ jyng.kang@gmail.com</a>
</div> 

<div align="center">
  <h3>ğŸ§‘â€ğŸš€ I'm on a journey from Analog-Mixed IC Engineer to SoC Verification Engineer</h3>
  <p align="center"> My experience in mixed-signal IC modeling and verification has given me a deep understanding of hardware and a broad perspective that spans both design and validation. Building on this foundation, I am currently focusing on the field of SoC verification using SystemVerilog and UVM.</p>
  
<br>  

<div align="center">
  <h3>ğŸ› ï¸ Technical Skills</h3>
</div>
<p align="center">
  <b>Languages & HDLs</b>: Verilog, SystemVerilog, C, Python<br>
  <b>EDA Tools & Simulators</b>: Virtuoso, Xcelium, VCS, HSPICE, Spectre, FineSim, XMODEL<br>
  <b>Verification Methodologies</b>: UVM (Universal Verification Methodology)<br>
  <b>Operating Systems</b>: Linux, WSL (Windows Subsystem for Linux)
</p>

<br>
  
<div align="center">
  <h3>ğŸŒŒ Contributions</h3>
</div>
<p align="center">
  <b>UCIe</b> (Universal Chiplet Interconnect Express)<br>
  <b>TX Driver</b> <br>
  <b>CDR</b> <br>
  <b>ADC/DAC</b> <br>
  <b>UART</b> <br>
</p>

<div align="center">
<img src="https://github-readme-streak-stats-seven-azure.vercel.app?user=arkrg&card_width=400&short_numbers=true" alt="GitHub Streak" height="220"/>
<img src="https://github-readme-stats.vercel.app/api/top-langs/?username=arkrg&layout=donut" alt="GitHub Stats" height="200"/>
</div>
<div align="center">
  <h4> Check out my blog!</h4>
</div>
<p align="center">
  <a href="https://arkrg.tistory.com/" target="_blank"> <img src="https://img.shields.io/badge/-EC4815.svg?style=flat-square&logo=tistory&logoColor=white"/> </a>
  <br>

