{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 21:19:00 2020 " "Info: Processing started: Thu Feb 27 21:19:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_ALU -c zjw_ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_ALU -c zjw_ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[0\] c\[5\] 24.511 ns Longest " "Info: Longest tpd from source pin \"b\[0\]\" to destination pin \"c\[5\]\" is 24.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns b\[0\] 1 PIN PIN_31 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_31; Fanout = 7; PIN Node = 'b\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.409 ns) + CELL(0.442 ns) 8.320 ns Add2~0 2 COMB LC_X19_Y3_N0 5 " "Info: 2: + IC(6.409 ns) + CELL(0.442 ns) = 8.320 ns; Loc. = LC_X19_Y3_N0; Fanout = 5; COMB Node = 'Add2~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.851 ns" { b[0] Add2~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.575 ns) 10.795 ns Add3~1COUT1_32 3 COMB LC_X19_Y5_N0 2 " "Info: 3: + IC(1.900 ns) + CELL(0.575 ns) = 10.795 ns; Loc. = LC_X19_Y5_N0; Fanout = 2; COMB Node = 'Add3~1COUT1_32'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { Add2~0 Add3~1COUT1_32 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.875 ns Add3~4COUT1_34 4 COMB LC_X19_Y5_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 10.875 ns; Loc. = LC_X19_Y5_N1; Fanout = 2; COMB Node = 'Add3~4COUT1_34'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~1COUT1_32 Add3~4COUT1_34 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.955 ns Add3~7COUT1_36 5 COMB LC_X19_Y5_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 10.955 ns; Loc. = LC_X19_Y5_N2; Fanout = 2; COMB Node = 'Add3~7COUT1_36'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~4COUT1_34 Add3~7COUT1_36 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 11.563 ns Add3~9 6 COMB LC_X19_Y5_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.608 ns) = 11.563 ns; Loc. = LC_X19_Y5_N3; Fanout = 1; COMB Node = 'Add3~9'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add3~7COUT1_36 Add3~9 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.590 ns) 13.405 ns Add3~11 7 COMB LC_X20_Y6_N1 2 " "Info: 7: + IC(1.252 ns) + CELL(0.590 ns) = 13.405 ns; Loc. = LC_X20_Y6_N1; Fanout = 2; COMB Node = 'Add3~11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { Add3~9 Add3~11 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.583 ns) 15.527 ns Add1~8 8 COMB LC_X18_Y4_N4 4 " "Info: 8: + IC(1.539 ns) + CELL(0.583 ns) = 15.527 ns; Loc. = LC_X18_Y4_N4; Fanout = 4; COMB Node = 'Add1~8'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { Add3~11 Add1~8 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 16.148 ns Add1~11 9 COMB LC_X18_Y4_N6 1 " "Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 16.148 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'Add1~11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add1~8 Add1~11 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.590 ns) 17.498 ns c~165 10 COMB LC_X19_Y4_N2 1 " "Info: 10: + IC(0.760 ns) + CELL(0.590 ns) = 17.498 ns; Loc. = LC_X19_Y4_N2; Fanout = 1; COMB Node = 'c~165'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Add1~11 c~165 } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_ALU/zjw_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.442 ns) 19.152 ns c~166 11 COMB LC_X20_Y5_N2 1 " "Info: 11: + IC(1.212 ns) + CELL(0.442 ns) = 19.152 ns; Loc. = LC_X20_Y5_N2; Fanout = 1; COMB Node = 'c~166'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { c~165 c~166 } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_ALU/zjw_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.235 ns) + CELL(2.124 ns) 24.511 ns c\[5\] 12 PIN PIN_27 0 " "Info: 12: + IC(3.235 ns) + CELL(2.124 ns) = 24.511 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'c\[5\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { c~166 c[5] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_ALU/zjw_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.204 ns ( 33.47 % ) " "Info: Total cell delay = 8.204 ns ( 33.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.307 ns ( 66.53 % ) " "Info: Total interconnect delay = 16.307 ns ( 66.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "24.511 ns" { b[0] Add2~0 Add3~1COUT1_32 Add3~4COUT1_34 Add3~7COUT1_36 Add3~9 Add3~11 Add1~8 Add1~11 c~165 c~166 c[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "24.511 ns" { b[0] {} b[0]~out0 {} Add2~0 {} Add3~1COUT1_32 {} Add3~4COUT1_34 {} Add3~7COUT1_36 {} Add3~9 {} Add3~11 {} Add1~8 {} Add1~11 {} c~165 {} c~166 {} c[5] {} } { 0.000ns 0.000ns 6.409ns 1.900ns 0.000ns 0.000ns 0.000ns 1.252ns 1.539ns 0.000ns 0.760ns 1.212ns 3.235ns } { 0.000ns 1.469ns 0.442ns 0.575ns 0.080ns 0.080ns 0.608ns 0.590ns 0.583ns 0.621ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 21:19:01 2020 " "Info: Processing ended: Thu Feb 27 21:19:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
