\doxysection{firmware/src/config/\+ULSWAPDAQ2/peripheral/evic/plib\+\_\+evic.h File Reference}
\label{plib__evic_8h}\index{firmware/src/config/ULSWAPDAQ2/peripheral/evic/plib\_evic.h@{firmware/src/config/ULSWAPDAQ2/peripheral/evic/plib\_evic.h}}
{\ttfamily \#include $<$device.\+h$>$}\newline
{\ttfamily \#include $<$stddef.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ INT\+\_\+\+SOURCE} \{ \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+CORE\+\_\+\+TIMER} = \+\_\+\+CORE\+\_\+\+TIMER\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+CORE\+\_\+\+SOFTWARE\+\_\+0} = \+\_\+\+CORE\+\_\+\+SOFTWARE\+\_\+0\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+CORE\+\_\+\+SOFTWARE\+\_\+1} = \+\_\+\+CORE\+\_\+\+SOFTWARE\+\_\+1\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+0} = \+\_\+\+EXTERNAL\+\_\+0\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+1} = \+\_\+\+TIMER\+\_\+1\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+1} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+1\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+1} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+1\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+1} = \+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+1\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+1} = \+\_\+\+EXTERNAL\+\_\+1\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+2} = \+\_\+\+TIMER\+\_\+2\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+2} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+2\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+2} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+2\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+2} = \+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+2\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+2} = \+\_\+\+EXTERNAL\+\_\+2\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+3} = \+\_\+\+TIMER\+\_\+3\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+3} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+3\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+3} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+3\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+3} = \+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+3\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+3} = \+\_\+\+EXTERNAL\+\_\+3\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+4} = \+\_\+\+TIMER\+\_\+4\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+4} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+4\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+4} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+4\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+4} = \+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+4\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+4} = \+\_\+\+EXTERNAL\+\_\+4\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+5} = \+\_\+\+TIMER\+\_\+5\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+5} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+5\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+5} = \+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+5\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+5} = \+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+5\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+ADC} = \+\_\+\+ADC\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+FAIL\+\_\+\+SAFE\+\_\+\+MONITOR} = \+\_\+\+FAIL\+\_\+\+SAFE\+\_\+\+MONITOR\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+RTCC} = \+\_\+\+RTCC\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+FLASH\+\_\+\+CONTROL} = \+\_\+\+FLASH\+\_\+\+CONTROL\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+COMPARATOR\+\_\+1} = \+\_\+\+COMPARATOR\+\_\+1\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+COMPARATOR\+\_\+2} = \+\_\+\+COMPARATOR\+\_\+2\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+USB} = \+\_\+\+USB\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+SPI1\+\_\+\+ERR} = \+\_\+\+SPI1\+\_\+\+ERR\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+SPI1\+\_\+\+RX} = \+\_\+\+SPI1\+\_\+\+RX\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+SPI1\+\_\+\+TX} = \+\_\+\+SPI1\+\_\+\+TX\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART1\+\_\+\+ERR} = \+\_\+\+UART1\+\_\+\+ERR\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART1\+\_\+\+RX} = \+\_\+\+UART1\+\_\+\+RX\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART1\+\_\+\+TX} = \+\_\+\+UART1\+\_\+\+TX\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+I2\+C1\+\_\+\+BUS} = \+\_\+\+I2\+C1\+\_\+\+BUS\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+I2\+C1\+\_\+\+SLAVE} = \+\_\+\+I2\+C1\+\_\+\+SLAVE\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+I2\+C1\+\_\+\+MASTER} = \+\_\+\+I2\+C1\+\_\+\+MASTER\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+A} = \+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+\+A\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+B} = \+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+\+B\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+C} = \+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+\+C\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+D} = \+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+\+D\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+E} = \+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+\+E\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+F} = \+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+\+F\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+G} = \+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+\+G\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+PMP} = \+\_\+\+PMP\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+PMP\+\_\+\+ERROR} = \+\_\+\+PMP\+\_\+\+ERROR\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+SPI2\+\_\+\+ERR} = \+\_\+\+SPI2\+\_\+\+ERR\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+SPI2\+\_\+\+RX} = \+\_\+\+SPI2\+\_\+\+RX\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+SPI2\+\_\+\+TX} = \+\_\+\+SPI2\+\_\+\+TX\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART2\+\_\+\+ERR} = \+\_\+\+UART2\+\_\+\+ERR\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART2\+\_\+\+RX} = \+\_\+\+UART2\+\_\+\+RX\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART2\+\_\+\+TX} = \+\_\+\+UART2\+\_\+\+TX\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+I2\+C2\+\_\+\+BUS} = \+\_\+\+I2\+C2\+\_\+\+BUS\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+I2\+C2\+\_\+\+SLAVE} = \+\_\+\+I2\+C2\+\_\+\+SLAVE\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+I2\+C2\+\_\+\+MASTER} = \+\_\+\+I2\+C2\+\_\+\+MASTER\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART3\+\_\+\+ERR} = \+\_\+\+UART3\+\_\+\+ERR\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART3\+\_\+\+RX} = \+\_\+\+UART3\+\_\+\+RX\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART3\+\_\+\+TX} = \+\_\+\+UART3\+\_\+\+TX\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART4\+\_\+\+ERR} = \+\_\+\+UART4\+\_\+\+ERR\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART4\+\_\+\+RX} = \+\_\+\+UART4\+\_\+\+RX\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+UART4\+\_\+\+TX} = \+\_\+\+UART4\+\_\+\+TX\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+CTMU} = \+\_\+\+CTMU\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+DMA0} = \+\_\+\+DMA0\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+DMA1} = \+\_\+\+DMA1\+\_\+\+IRQ
, \textbf{ INT\+\_\+\+SOURCE\+\_\+\+DMA2} = \+\_\+\+DMA2\+\_\+\+IRQ
, \newline
\textbf{ INT\+\_\+\+SOURCE\+\_\+\+DMA3} = \+\_\+\+DMA3\+\_\+\+IRQ
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ EVIC\+\_\+\+Initialize} (void)
\item 
void \textbf{ EVIC\+\_\+\+Source\+Enable} (\textbf{ INT\+\_\+\+SOURCE} source)
\item 
void \textbf{ EVIC\+\_\+\+Source\+Disable} (\textbf{ INT\+\_\+\+SOURCE} source)
\item 
bool \textbf{ EVIC\+\_\+\+Source\+Is\+Enabled} (\textbf{ INT\+\_\+\+SOURCE} source)
\item 
bool \textbf{ EVIC\+\_\+\+Source\+Status\+Get} (\textbf{ INT\+\_\+\+SOURCE} source)
\item 
void \textbf{ EVIC\+\_\+\+Source\+Status\+Set} (\textbf{ INT\+\_\+\+SOURCE} source)
\item 
void \textbf{ EVIC\+\_\+\+Source\+Status\+Clear} (\textbf{ INT\+\_\+\+SOURCE} source)
\item 
void \textbf{ EVIC\+\_\+\+INT\+\_\+\+Enable} (void)
\item 
bool \textbf{ EVIC\+\_\+\+INT\+\_\+\+Disable} (void)
\item 
void \textbf{ EVIC\+\_\+\+INT\+\_\+\+Restore} (bool state)
\end{DoxyCompactItemize}


\doxysubsection{Enumeration Type Documentation}
\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8}} 
\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE@{INT\_SOURCE}}
\index{INT\_SOURCE@{INT\_SOURCE}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{INT\_SOURCE}
{\footnotesize\ttfamily enum \textbf{ INT\+\_\+\+SOURCE}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CORE\_TIMER@{INT\_SOURCE\_CORE\_TIMER}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CORE\_TIMER@{INT\_SOURCE\_CORE\_TIMER}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a4503cc04e509aa6538ebc423dad0468e}} 
INT\+\_\+\+SOURCE\+\_\+\+CORE\+\_\+\+TIMER&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CORE\_SOFTWARE\_0@{INT\_SOURCE\_CORE\_SOFTWARE\_0}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CORE\_SOFTWARE\_0@{INT\_SOURCE\_CORE\_SOFTWARE\_0}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a15395ae5e0824381a662cd3a68382421}} 
INT\+\_\+\+SOURCE\+\_\+\+CORE\+\_\+\+SOFTWARE\+\_\+0&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CORE\_SOFTWARE\_1@{INT\_SOURCE\_CORE\_SOFTWARE\_1}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CORE\_SOFTWARE\_1@{INT\_SOURCE\_CORE\_SOFTWARE\_1}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a40dd9461b4828b5972d54eeae9c5d6ff}} 
INT\+\_\+\+SOURCE\+\_\+\+CORE\+\_\+\+SOFTWARE\+\_\+1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_EXTERNAL\_0@{INT\_SOURCE\_EXTERNAL\_0}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_EXTERNAL\_0@{INT\_SOURCE\_EXTERNAL\_0}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8af6c195f5dc24d1a0a80f1ff26f52ae69}} 
INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+0&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_TIMER\_1@{INT\_SOURCE\_TIMER\_1}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_TIMER\_1@{INT\_SOURCE\_TIMER\_1}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a46f2e32b7bcec8ed0b0de45a88090a1b}} 
INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_1@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_1}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_1@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_1}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8abfa1fce01121b29768b89f4879e9c3e0}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_1@{INT\_SOURCE\_INPUT\_CAPTURE\_1}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_1@{INT\_SOURCE\_INPUT\_CAPTURE\_1}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a7e0be62dcde3b93ef595e26edd893b5a}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_OUTPUT\_COMPARE\_1@{INT\_SOURCE\_OUTPUT\_COMPARE\_1}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_OUTPUT\_COMPARE\_1@{INT\_SOURCE\_OUTPUT\_COMPARE\_1}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8afd965ef75e07a2f1b36f7f8a1f67d3be}} 
INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_EXTERNAL\_1@{INT\_SOURCE\_EXTERNAL\_1}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_EXTERNAL\_1@{INT\_SOURCE\_EXTERNAL\_1}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8afb33a3ff7d7cf738359d09075211788d}} 
INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_TIMER\_2@{INT\_SOURCE\_TIMER\_2}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_TIMER\_2@{INT\_SOURCE\_TIMER\_2}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8add3cf79d2ca49935b21550d46130f9d8}} 
INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_2@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_2}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_2@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_2}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a896324138ce026b1110554c1b463851c}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_2@{INT\_SOURCE\_INPUT\_CAPTURE\_2}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_2@{INT\_SOURCE\_INPUT\_CAPTURE\_2}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a8583f4d36f5bc94776ab68c3999f2803}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_OUTPUT\_COMPARE\_2@{INT\_SOURCE\_OUTPUT\_COMPARE\_2}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_OUTPUT\_COMPARE\_2@{INT\_SOURCE\_OUTPUT\_COMPARE\_2}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8abdf97433ef1a60b29905322c2918c33c}} 
INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_EXTERNAL\_2@{INT\_SOURCE\_EXTERNAL\_2}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_EXTERNAL\_2@{INT\_SOURCE\_EXTERNAL\_2}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a6b682657f9defd6df46ae0fc5fa2d40a}} 
INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_TIMER\_3@{INT\_SOURCE\_TIMER\_3}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_TIMER\_3@{INT\_SOURCE\_TIMER\_3}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a3405bf354abf1de3850d63a78e931d19}} 
INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+3&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_3@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_3}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_3@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_3}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a3d85f5dad0cc6e4ba488f7d5ef832a09}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+3&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_3@{INT\_SOURCE\_INPUT\_CAPTURE\_3}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_3@{INT\_SOURCE\_INPUT\_CAPTURE\_3}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a2153defbc5674535cf3d6b5142ba8827}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+3&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_OUTPUT\_COMPARE\_3@{INT\_SOURCE\_OUTPUT\_COMPARE\_3}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_OUTPUT\_COMPARE\_3@{INT\_SOURCE\_OUTPUT\_COMPARE\_3}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a96ea1913db64492cac3d8c1853a021fb}} 
INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+3&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_EXTERNAL\_3@{INT\_SOURCE\_EXTERNAL\_3}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_EXTERNAL\_3@{INT\_SOURCE\_EXTERNAL\_3}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a34d2671fd83f4d1faaec656626c07c31}} 
INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+3&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_TIMER\_4@{INT\_SOURCE\_TIMER\_4}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_TIMER\_4@{INT\_SOURCE\_TIMER\_4}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a959d7b241eff46f2a3880f750db2bdbe}} 
INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_4@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_4}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_4@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_4}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8afc545dd4616fcec73a65ec0ff93a28a0}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_4@{INT\_SOURCE\_INPUT\_CAPTURE\_4}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_4@{INT\_SOURCE\_INPUT\_CAPTURE\_4}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8acba9969de94990d02f9bc4be2b5d9412}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_OUTPUT\_COMPARE\_4@{INT\_SOURCE\_OUTPUT\_COMPARE\_4}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_OUTPUT\_COMPARE\_4@{INT\_SOURCE\_OUTPUT\_COMPARE\_4}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a8c5660936ad3a9df3a5986d7cc526beb}} 
INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_EXTERNAL\_4@{INT\_SOURCE\_EXTERNAL\_4}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_EXTERNAL\_4@{INT\_SOURCE\_EXTERNAL\_4}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a93f217647ac28b6fcc4ecf37f2ccb8d3}} 
INT\+\_\+\+SOURCE\+\_\+\+EXTERNAL\+\_\+4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_TIMER\_5@{INT\_SOURCE\_TIMER\_5}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_TIMER\_5@{INT\_SOURCE\_TIMER\_5}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a66813aadc710a6ca64506a2cc3d3c820}} 
INT\+\_\+\+SOURCE\+\_\+\+TIMER\+\_\+5&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_5@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_5}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_5@{INT\_SOURCE\_INPUT\_CAPTURE\_ERROR\_5}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8aa746ecbfe17d97ea20f4d286c0e87dec}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+\+ERROR\+\_\+5&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_INPUT\_CAPTURE\_5@{INT\_SOURCE\_INPUT\_CAPTURE\_5}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_INPUT\_CAPTURE\_5@{INT\_SOURCE\_INPUT\_CAPTURE\_5}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a0ca3f9f7c6878cd3ff7cb35eebda9cc4}} 
INT\+\_\+\+SOURCE\+\_\+\+INPUT\+\_\+\+CAPTURE\+\_\+5&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_OUTPUT\_COMPARE\_5@{INT\_SOURCE\_OUTPUT\_COMPARE\_5}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_OUTPUT\_COMPARE\_5@{INT\_SOURCE\_OUTPUT\_COMPARE\_5}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a4fc80fd8dadbed9183d10eec12d2dbc7}} 
INT\+\_\+\+SOURCE\+\_\+\+OUTPUT\+\_\+\+COMPARE\+\_\+5&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_ADC@{INT\_SOURCE\_ADC}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_ADC@{INT\_SOURCE\_ADC}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8ac3e50d375d5a111c1d09cef746bba8be}} 
INT\+\_\+\+SOURCE\+\_\+\+ADC&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_FAIL\_SAFE\_MONITOR@{INT\_SOURCE\_FAIL\_SAFE\_MONITOR}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_FAIL\_SAFE\_MONITOR@{INT\_SOURCE\_FAIL\_SAFE\_MONITOR}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a44d8523370c4ef19fc6e21f4e240a140}} 
INT\+\_\+\+SOURCE\+\_\+\+FAIL\+\_\+\+SAFE\+\_\+\+MONITOR&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_RTCC@{INT\_SOURCE\_RTCC}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_RTCC@{INT\_SOURCE\_RTCC}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8aa26c72a0f6ced17f163a228baa99c61f}} 
INT\+\_\+\+SOURCE\+\_\+\+RTCC&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_FLASH\_CONTROL@{INT\_SOURCE\_FLASH\_CONTROL}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_FLASH\_CONTROL@{INT\_SOURCE\_FLASH\_CONTROL}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8abf4609452ee5840f9f99ca0c2d089456}} 
INT\+\_\+\+SOURCE\+\_\+\+FLASH\+\_\+\+CONTROL&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_COMPARATOR\_1@{INT\_SOURCE\_COMPARATOR\_1}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_COMPARATOR\_1@{INT\_SOURCE\_COMPARATOR\_1}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a12956cb1a0cfc2216f7b34463085222f}} 
INT\+\_\+\+SOURCE\+\_\+\+COMPARATOR\+\_\+1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_COMPARATOR\_2@{INT\_SOURCE\_COMPARATOR\_2}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_COMPARATOR\_2@{INT\_SOURCE\_COMPARATOR\_2}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8aa500539cddae947bec1867e7af7c43de}} 
INT\+\_\+\+SOURCE\+\_\+\+COMPARATOR\+\_\+2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_USB@{INT\_SOURCE\_USB}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_USB@{INT\_SOURCE\_USB}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a50046c0527b711d23a1f4e1b52699d50}} 
INT\+\_\+\+SOURCE\+\_\+\+USB&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_SPI1\_ERR@{INT\_SOURCE\_SPI1\_ERR}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_SPI1\_ERR@{INT\_SOURCE\_SPI1\_ERR}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a153df49332847bd39627325cb5a125a5}} 
INT\+\_\+\+SOURCE\+\_\+\+SPI1\+\_\+\+ERR&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_SPI1\_RX@{INT\_SOURCE\_SPI1\_RX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_SPI1\_RX@{INT\_SOURCE\_SPI1\_RX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a36b2f8982265155c6ae5bda8f3519161}} 
INT\+\_\+\+SOURCE\+\_\+\+SPI1\+\_\+\+RX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_SPI1\_TX@{INT\_SOURCE\_SPI1\_TX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_SPI1\_TX@{INT\_SOURCE\_SPI1\_TX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a18bc7538d519b5c04aabae21712c4249}} 
INT\+\_\+\+SOURCE\+\_\+\+SPI1\+\_\+\+TX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART1\_ERR@{INT\_SOURCE\_UART1\_ERR}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART1\_ERR@{INT\_SOURCE\_UART1\_ERR}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a486cd1c7074abcae8259a432a5ce40ed}} 
INT\+\_\+\+SOURCE\+\_\+\+UART1\+\_\+\+ERR&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART1\_RX@{INT\_SOURCE\_UART1\_RX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART1\_RX@{INT\_SOURCE\_UART1\_RX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a9ad48beef7bda268b1eae0bbab658ab1}} 
INT\+\_\+\+SOURCE\+\_\+\+UART1\+\_\+\+RX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART1\_TX@{INT\_SOURCE\_UART1\_TX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART1\_TX@{INT\_SOURCE\_UART1\_TX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a30e6b063136a7bac7fcb3625e1b3ac9e}} 
INT\+\_\+\+SOURCE\+\_\+\+UART1\+\_\+\+TX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_I2C1\_BUS@{INT\_SOURCE\_I2C1\_BUS}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_I2C1\_BUS@{INT\_SOURCE\_I2C1\_BUS}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8aa7ec5d69f5ace79c30c091dc1f33f030}} 
INT\+\_\+\+SOURCE\+\_\+\+I2\+C1\+\_\+\+BUS&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_I2C1\_SLAVE@{INT\_SOURCE\_I2C1\_SLAVE}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_I2C1\_SLAVE@{INT\_SOURCE\_I2C1\_SLAVE}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a3addb6d883ce38bcda2a4b28a9c651b7}} 
INT\+\_\+\+SOURCE\+\_\+\+I2\+C1\+\_\+\+SLAVE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_I2C1\_MASTER@{INT\_SOURCE\_I2C1\_MASTER}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_I2C1\_MASTER@{INT\_SOURCE\_I2C1\_MASTER}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a199ee8583be72f1aba46b1fd1556dd73}} 
INT\+\_\+\+SOURCE\+\_\+\+I2\+C1\+\_\+\+MASTER&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CHANGE\_NOTICE\_A@{INT\_SOURCE\_CHANGE\_NOTICE\_A}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CHANGE\_NOTICE\_A@{INT\_SOURCE\_CHANGE\_NOTICE\_A}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a2984691e9e19447373be5f794db154a7}} 
INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+A&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CHANGE\_NOTICE\_B@{INT\_SOURCE\_CHANGE\_NOTICE\_B}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CHANGE\_NOTICE\_B@{INT\_SOURCE\_CHANGE\_NOTICE\_B}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a88fd5f9782a5fcb507f1beef92240a31}} 
INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+B&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CHANGE\_NOTICE\_C@{INT\_SOURCE\_CHANGE\_NOTICE\_C}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CHANGE\_NOTICE\_C@{INT\_SOURCE\_CHANGE\_NOTICE\_C}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a18567004664a64b7134f5f307eb8b7f8}} 
INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+C&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CHANGE\_NOTICE\_D@{INT\_SOURCE\_CHANGE\_NOTICE\_D}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CHANGE\_NOTICE\_D@{INT\_SOURCE\_CHANGE\_NOTICE\_D}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8adae5e92b6f560b7ce707394f70dfc85f}} 
INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+D&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CHANGE\_NOTICE\_E@{INT\_SOURCE\_CHANGE\_NOTICE\_E}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CHANGE\_NOTICE\_E@{INT\_SOURCE\_CHANGE\_NOTICE\_E}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8aaebdd8c1d381a83776c4f45c74ccce0f}} 
INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+E&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CHANGE\_NOTICE\_F@{INT\_SOURCE\_CHANGE\_NOTICE\_F}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CHANGE\_NOTICE\_F@{INT\_SOURCE\_CHANGE\_NOTICE\_F}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8afce24e5987122909ac443adc4c88ba6f}} 
INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+F&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CHANGE\_NOTICE\_G@{INT\_SOURCE\_CHANGE\_NOTICE\_G}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CHANGE\_NOTICE\_G@{INT\_SOURCE\_CHANGE\_NOTICE\_G}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8ad3220e2890689a90d13ea6e33d3bcc79}} 
INT\+\_\+\+SOURCE\+\_\+\+CHANGE\+\_\+\+NOTICE\+\_\+G&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_PMP@{INT\_SOURCE\_PMP}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_PMP@{INT\_SOURCE\_PMP}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a123a4882b6e4a2493c961821ec6d1bff}} 
INT\+\_\+\+SOURCE\+\_\+\+PMP&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_PMP\_ERROR@{INT\_SOURCE\_PMP\_ERROR}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_PMP\_ERROR@{INT\_SOURCE\_PMP\_ERROR}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8aa7bd2e92b88b9782797490112d36cfd6}} 
INT\+\_\+\+SOURCE\+\_\+\+PMP\+\_\+\+ERROR&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_SPI2\_ERR@{INT\_SOURCE\_SPI2\_ERR}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_SPI2\_ERR@{INT\_SOURCE\_SPI2\_ERR}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a5fb78b364da0aa6d99df4d442d04d404}} 
INT\+\_\+\+SOURCE\+\_\+\+SPI2\+\_\+\+ERR&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_SPI2\_RX@{INT\_SOURCE\_SPI2\_RX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_SPI2\_RX@{INT\_SOURCE\_SPI2\_RX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a99eff0d73cc742839712546cd5e4e2e7}} 
INT\+\_\+\+SOURCE\+\_\+\+SPI2\+\_\+\+RX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_SPI2\_TX@{INT\_SOURCE\_SPI2\_TX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_SPI2\_TX@{INT\_SOURCE\_SPI2\_TX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a5c735116b9e80d6689f01b6e33721dd1}} 
INT\+\_\+\+SOURCE\+\_\+\+SPI2\+\_\+\+TX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART2\_ERR@{INT\_SOURCE\_UART2\_ERR}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART2\_ERR@{INT\_SOURCE\_UART2\_ERR}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a09481aea2de4db754fa0e764b8a9b344}} 
INT\+\_\+\+SOURCE\+\_\+\+UART2\+\_\+\+ERR&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART2\_RX@{INT\_SOURCE\_UART2\_RX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART2\_RX@{INT\_SOURCE\_UART2\_RX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a6dac8bb2888390babf9cdb8cdc03ead9}} 
INT\+\_\+\+SOURCE\+\_\+\+UART2\+\_\+\+RX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART2\_TX@{INT\_SOURCE\_UART2\_TX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART2\_TX@{INT\_SOURCE\_UART2\_TX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a6f1c5a7a7e951f76d1445982c9efddad}} 
INT\+\_\+\+SOURCE\+\_\+\+UART2\+\_\+\+TX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_I2C2\_BUS@{INT\_SOURCE\_I2C2\_BUS}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_I2C2\_BUS@{INT\_SOURCE\_I2C2\_BUS}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a8734aaec246d7ad5768b54da0ab2f86f}} 
INT\+\_\+\+SOURCE\+\_\+\+I2\+C2\+\_\+\+BUS&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_I2C2\_SLAVE@{INT\_SOURCE\_I2C2\_SLAVE}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_I2C2\_SLAVE@{INT\_SOURCE\_I2C2\_SLAVE}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a4b4b6bb7e9f61619a318c6ec2ff62a79}} 
INT\+\_\+\+SOURCE\+\_\+\+I2\+C2\+\_\+\+SLAVE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_I2C2\_MASTER@{INT\_SOURCE\_I2C2\_MASTER}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_I2C2\_MASTER@{INT\_SOURCE\_I2C2\_MASTER}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8adaea5a9d93760f220c4b69d898d834c8}} 
INT\+\_\+\+SOURCE\+\_\+\+I2\+C2\+\_\+\+MASTER&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART3\_ERR@{INT\_SOURCE\_UART3\_ERR}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART3\_ERR@{INT\_SOURCE\_UART3\_ERR}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a903e2f453dfd26628d5558fa346d6dca}} 
INT\+\_\+\+SOURCE\+\_\+\+UART3\+\_\+\+ERR&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART3\_RX@{INT\_SOURCE\_UART3\_RX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART3\_RX@{INT\_SOURCE\_UART3\_RX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8ac603d2ed1d46c729069610808d3cb86a}} 
INT\+\_\+\+SOURCE\+\_\+\+UART3\+\_\+\+RX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART3\_TX@{INT\_SOURCE\_UART3\_TX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART3\_TX@{INT\_SOURCE\_UART3\_TX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a4b79db9c00eab958ebdcb2648797fa9f}} 
INT\+\_\+\+SOURCE\+\_\+\+UART3\+\_\+\+TX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART4\_ERR@{INT\_SOURCE\_UART4\_ERR}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART4\_ERR@{INT\_SOURCE\_UART4\_ERR}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a7de2a0b157a45c11694bd5961895b14c}} 
INT\+\_\+\+SOURCE\+\_\+\+UART4\+\_\+\+ERR&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART4\_RX@{INT\_SOURCE\_UART4\_RX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART4\_RX@{INT\_SOURCE\_UART4\_RX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8ab30b2503573b0ac7e31efd05f4c9ae53}} 
INT\+\_\+\+SOURCE\+\_\+\+UART4\+\_\+\+RX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_UART4\_TX@{INT\_SOURCE\_UART4\_TX}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_UART4\_TX@{INT\_SOURCE\_UART4\_TX}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a4211ca0e08931065eebac7e68ddc6e36}} 
INT\+\_\+\+SOURCE\+\_\+\+UART4\+\_\+\+TX&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_CTMU@{INT\_SOURCE\_CTMU}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_CTMU@{INT\_SOURCE\_CTMU}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a910e9eb3c93086bd74482588fcc3c8c5}} 
INT\+\_\+\+SOURCE\+\_\+\+CTMU&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_DMA0@{INT\_SOURCE\_DMA0}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_DMA0@{INT\_SOURCE\_DMA0}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8af9e638a27b56a37b45f5462e9acd84f5}} 
INT\+\_\+\+SOURCE\+\_\+\+DMA0&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_DMA1@{INT\_SOURCE\_DMA1}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_DMA1@{INT\_SOURCE\_DMA1}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a30c2a4ffffb26b878c91db4ca1843686}} 
INT\+\_\+\+SOURCE\+\_\+\+DMA1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_DMA2@{INT\_SOURCE\_DMA2}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_DMA2@{INT\_SOURCE\_DMA2}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8ab5ea50a67acdf65bbc84d23b96f56d82}} 
INT\+\_\+\+SOURCE\+\_\+\+DMA2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_SOURCE\_DMA3@{INT\_SOURCE\_DMA3}!plib\_evic.h@{plib\_evic.h}}\index{plib\_evic.h@{plib\_evic.h}!INT\_SOURCE\_DMA3@{INT\_SOURCE\_DMA3}}}\mbox{\label{plib__evic_8h_a32a3f249372e6a1cc5728c6d0f30d5e8a870d6ffa2a7c0f225c1d94bd34b4cac3}} 
INT\+\_\+\+SOURCE\+\_\+\+DMA3&\\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\mbox{\label{plib__evic_8h_ac1263eba476d45430b32c59ff3512b44}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_Initialize@{EVIC\_Initialize}}
\index{EVIC\_Initialize@{EVIC\_Initialize}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_Initialize()}
{\footnotesize\ttfamily void EVIC\+\_\+\+Initialize (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{plib__evic_8h_a1d83df9c6c03b6d0cd9faf75359651c6}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_INT\_Disable@{EVIC\_INT\_Disable}}
\index{EVIC\_INT\_Disable@{EVIC\_INT\_Disable}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_INT\_Disable()}
{\footnotesize\ttfamily bool EVIC\+\_\+\+INT\+\_\+\+Disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{plib__evic_8h_ab73eb7b3bd36d669ebff3c9af08f6880}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_INT\_Enable@{EVIC\_INT\_Enable}}
\index{EVIC\_INT\_Enable@{EVIC\_INT\_Enable}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_INT\_Enable()}
{\footnotesize\ttfamily void EVIC\+\_\+\+INT\+\_\+\+Enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{plib__evic_8h_a3d3ebdd9f144818823614715c0a56790}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_INT\_Restore@{EVIC\_INT\_Restore}}
\index{EVIC\_INT\_Restore@{EVIC\_INT\_Restore}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_INT\_Restore()}
{\footnotesize\ttfamily void EVIC\+\_\+\+INT\+\_\+\+Restore (\begin{DoxyParamCaption}\item[{bool}]{state }\end{DoxyParamCaption})}

\mbox{\label{plib__evic_8h_a897262f4fe519898469c1024475020b4}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_SourceDisable@{EVIC\_SourceDisable}}
\index{EVIC\_SourceDisable@{EVIC\_SourceDisable}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_SourceDisable()}
{\footnotesize\ttfamily void EVIC\+\_\+\+Source\+Disable (\begin{DoxyParamCaption}\item[{\textbf{ INT\+\_\+\+SOURCE}}]{source }\end{DoxyParamCaption})}

\mbox{\label{plib__evic_8h_a79f61a0484db3992a144b45630295376}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_SourceEnable@{EVIC\_SourceEnable}}
\index{EVIC\_SourceEnable@{EVIC\_SourceEnable}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_SourceEnable()}
{\footnotesize\ttfamily void EVIC\+\_\+\+Source\+Enable (\begin{DoxyParamCaption}\item[{\textbf{ INT\+\_\+\+SOURCE}}]{source }\end{DoxyParamCaption})}

\mbox{\label{plib__evic_8h_a572b2b1eec329a9f84f5751cc5863712}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_SourceIsEnabled@{EVIC\_SourceIsEnabled}}
\index{EVIC\_SourceIsEnabled@{EVIC\_SourceIsEnabled}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_SourceIsEnabled()}
{\footnotesize\ttfamily bool EVIC\+\_\+\+Source\+Is\+Enabled (\begin{DoxyParamCaption}\item[{\textbf{ INT\+\_\+\+SOURCE}}]{source }\end{DoxyParamCaption})}

\mbox{\label{plib__evic_8h_acc2a99af0d99b6ca5b93d422c6d81a70}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_SourceStatusClear@{EVIC\_SourceStatusClear}}
\index{EVIC\_SourceStatusClear@{EVIC\_SourceStatusClear}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_SourceStatusClear()}
{\footnotesize\ttfamily void EVIC\+\_\+\+Source\+Status\+Clear (\begin{DoxyParamCaption}\item[{\textbf{ INT\+\_\+\+SOURCE}}]{source }\end{DoxyParamCaption})}

\mbox{\label{plib__evic_8h_a653015c3f8d15f13c8a2b8d83be742db}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_SourceStatusGet@{EVIC\_SourceStatusGet}}
\index{EVIC\_SourceStatusGet@{EVIC\_SourceStatusGet}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_SourceStatusGet()}
{\footnotesize\ttfamily bool EVIC\+\_\+\+Source\+Status\+Get (\begin{DoxyParamCaption}\item[{\textbf{ INT\+\_\+\+SOURCE}}]{source }\end{DoxyParamCaption})}

\mbox{\label{plib__evic_8h_a1e14c09aeed85f83e05ff5383d7489e6}} 
\index{plib\_evic.h@{plib\_evic.h}!EVIC\_SourceStatusSet@{EVIC\_SourceStatusSet}}
\index{EVIC\_SourceStatusSet@{EVIC\_SourceStatusSet}!plib\_evic.h@{plib\_evic.h}}
\doxysubsubsection{EVIC\_SourceStatusSet()}
{\footnotesize\ttfamily void EVIC\+\_\+\+Source\+Status\+Set (\begin{DoxyParamCaption}\item[{\textbf{ INT\+\_\+\+SOURCE}}]{source }\end{DoxyParamCaption})}

