(---------------------------------------------------------------------)
(                                                                     )
(    Glossing                                                         )
(                                                                     )
(    Drawing          : STM8S_PINOUT.brd                              )
(    Software Version : 17.2P028                                      )
(    Date/Time        : Fri Jul 15 11:13:32 2016                      )
(                                                                     )
(---------------------------------------------------------------------)



*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro/STM8S_PINOUT.brd
Started on   Fri Jul 15 11:13:32 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 81  No/Rats 0  Unused 9  Unplaced 0  Total 90
        Equivalent ICs (1 pin = 1/14 EIC)  6
        Router Keepin (in) (9.3447,10.6772) by (10.8303,12.1024)
        Board area (sq in)  2.1
        Board density (sq in/EIC) 0.329

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 57           0           57
        Already Connected           57           0           57
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      25.75
        Etch Length (inches)        27.83        0.00        27.83
        Number of vias		    14           0           14
        Vias per Connection          0.25        0.00         0.25
        Smd pins with attached clines                        51



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 0.1270 0.1270 0.1270  0.3000 0.3000  0.6096 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 0.1270 0.1270 0.1270  0.3000 0.3000  0.6096 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours



Via Eliminate glossing in progress.
Started on Fri Jul 15 11:13:32 2016
 with Parameters: 
   Jog limit            : -1 
   Used pin escapes        : YES 
   Unused pin escapes      : YES 
   Stand alone vias        : YES 
   Regular through vias    : YES 


Eliminations on net PD1 :
Through Via Candidates: 2, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PA3 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PD4 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PD6 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PD5 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net OSC1 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net RESET :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net 3V3 :
Through Via Candidates: 3, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net GND :
Through Via Candidates: 3, Eliminations: 0,  = 0 % Eliminated.
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 57           0           57
        Already Connected           57           0           57
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        27.83        0.00        27.83
        Number of vias		    14           0           14
        Vias per Connection          0.25        0.00         0.25
        Smd pins with attached clines                        51



    Total cpu time - 0:0:10 hours
    Total elapsed time - 2296:25:31 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Fri Jul 15 11:13:32 2016


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:32 2016


Via Eliminate Total Stats:
Total Through Via Candidates: 14, Eliminations: 0,  = 0 % Eliminated.
Vias: Total Candidates = 14,  Total Eliminations = 0,  0 % Eliminatons.




Line and Via Cleanup glossing in progress.
Started on Fri Jul 15 11:13:32 2016

 To be cleaned  : lines and vias
 Number of executions  : 1
 Retry?  : NO
 Clean pin escapes?  : NO
 Slip Slide?  : NO
 Jog size limit is -0.0001.

 Etch length/via is -0.0001.

 Net length limit is 254.0000.

 Minimum Via Limit : 1
 Maximum 45 limit is 0.1000.

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro/STM8S_PINOUT.brd
Started on   Fri Jul 15 11:13:32 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 81  No/Rats 0  Unused 9  Unplaced 0  Total 90
        Equivalent ICs (1 pin = 1/14 EIC)  6
        Router Keepin (in) (9.3447,10.6772) by (10.8303,12.1024)
        Board area (sq in)  2.1
        Board density (sq in/EIC) 0.329

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 57           0           57
        Already Connected           57           0           57
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      25.75
        Etch Length (inches)        27.83        0.00        27.83
        Number of vias		    14           0           14
        Vias per Connection          0.25        0.00         0.25
        Smd pins with attached clines                        51



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 0.1270 0.1270 0.1270  0.3000 0.3000  0.6096 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 0.1270 0.1270 0.1270  0.3000 0.3000  0.6096 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 57           0           57
        Already Connected           57           0           57
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        27.83        0.00        27.83
        Number of vias		    14           0           14
        Vias per Connection          0.25        0.00         0.25
        Smd pins with attached clines                        51


    Parameters taken from execution 2
    ----------------------------------
    PARAMETERS: Layers  1 2 :
                Window 5.0800: Jog-size 3.8100: Keep-Away -1: Jog-Limit -1
                Ripup: OFF
                Slide OFF: Length-Limit -1: Hug 0: 
                Vias:  THRU; offset OFF; Limit -1: Via-line-via 0: 
    INS/CLEANUP:  Start   - lines, vias -  no retry
    BITMAP: allocate 550308 bytes 
    rt_pass6:rt_bldwin: num 3  area 268668  time 0 0:0:0 hours
    rt_pass6:rt_bldwin:oops: num 4  area 494940  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 3  area 337168  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 3  area 299368  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 3  area 318268  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 3  area 187718  time 0 0:0:0 hours
    rt_pass6:rt_bldwin:oops: num 4  area 333990  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 3  area 335344  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 3  area 214333  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 3  area 174268  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 3  area 199368  time 0 0:0:0 hours
    INS/CLEANUP:  Finished - detch=-43847.00 dvias=0 cputime=  0:00:00
    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 57           0           57
        Already Connected           57           0           57
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        27.65        0.00        27.65
        Number of vias		    14           0           14
        Vias per Connection          0.25        0.00         0.25
        Smd pins with attached clines                        51



    Total cpu time - 0:0:0 hours
    Total elapsed time - 0:0:1 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Fri Jul 15 11:13:33 2016


Elapsed time:  0 hr 0 min 1 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:33 2016

Error from Line & Via Cleanup Glossing = 0

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro/STM8S_PINOUT.brd
Started on   Fri Jul 15 11:13:33 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 81  No/Rats 0  Unused 9  Unplaced 0  Total 90
        Equivalent ICs (1 pin = 1/14 EIC)  6
        Router Keepin (in) (9.3447,10.6772) by (10.8303,12.1024)
        Board area (sq in)  2.1
        Board density (sq in/EIC) 0.329

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 57           0           57
        Already Connected           57           0           57
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      25.75
        Etch Length (inches)        27.65        0.00        27.65
        Number of vias		    14           0           14
        Vias per Connection          0.25        0.00         0.25
        Smd pins with attached clines                        51



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 0.1270 0.1270 0.1270  0.3000 0.3000  0.6096 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 0.1270 0.1270 0.1270  0.3000 0.3000  0.6096 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours



Via Eliminate glossing in progress.
Started on Fri Jul 15 11:13:33 2016
 with Parameters: 
   Jog limit            : -1 
   Used pin escapes        : YES 
   Unused pin escapes      : YES 
   Stand alone vias        : YES 
   Regular through vias    : YES 


Eliminations on net PD1 :
Through Via Candidates: 2, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PA3 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PD4 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PD6 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PD5 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net OSC1 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net RESET :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net 3V3 :
Through Via Candidates: 3, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net GND :
Through Via Candidates: 3, Eliminations: 0,  = 0 % Eliminated.
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 57           0           57
        Already Connected           57           0           57
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        27.65        0.00        27.65
        Number of vias		    14           0           14
        Vias per Connection          0.25        0.00         0.25
        Smd pins with attached clines                        51



    Total cpu time - 0:0:0 hours
    Total elapsed time - 2296:25:31 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Fri Jul 15 11:13:33 2016


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:33 2016


Via Eliminate Total Stats:
Total Through Via Candidates: 14, Eliminations: 0,  = 0 % Eliminated.
Vias: Total Candidates = 14,  Total Eliminations = 0,  0 % Eliminatons.




Line entry into Pad glossing in progress.
Started on Fri Jul 15 11:13:33 2016
Bend Distance is 0.3048.

 Circular pads:          YES
 Square pads  :          YES
 Rectangular pads :      YES
 Oblong pads :           YES
 Enter Square Pad :      Side : YES      Corner : YES  
 Enter Rectangular Pad : Long : YES      Short  : YES      Corner : YES  
 Enter Oblong Pad :      Side : YES      Round  : YES      Angle  : 45 OR 90
 Enter Circular Pad :    Angle : 45 OR 90
 Create Odd Segs:   NO
 Corner type  :     45
 Maximum 45 limit is -1.

Glossing attempt unsuccessful. Active pad is at (265.5450,278.0588).

Glossing attempt unsuccessful. Active pad is at (265.6000,276.6000).

Glossing was successful:  SYMBOL PIN at (250.8250,301.8200) defined by pad  SMD12SQ12

Glossing was successful:  VIA at (245.5000,286.1000) defined by pad  VIA

Glossing was successful:  SYMBOL PIN at (252.9250,285.7250) defined by pad  SMD03REC12

Glossing was successful:  SYMBOL PIN at (252.9250,284.4250) defined by pad  SMD03REC12

Glossing was successful:  SYMBOL PIN at (239.8000,290.8200) defined by pad  C210H110

Glossing was successful:  VIA at (242.4000,285.6000) defined by pad  VIA

Glossing was successful:  SYMBOL PIN at (252.9250,285.0750) defined by pad  SMD03REC12

Glossing was successful:  VIA at (250.7000,283.8000) defined by pad  VIA

Glossing attempt unsuccessful. Active pad is at (252.9250,283.7750).

Glossing was successful:  SYMBOL PIN at (260.4650,273.0750) defined by pad  C220H100

Glossing attempt unsuccessful. Active pad is at (255.4000,275.3000).

Glossing was successful:  VIA at (249.6000,298.2000) defined by pad  VIA

Glossing was successful:  SYMBOL PIN at (256.5400,299.7200) defined by pad  SMD12SQ12

Glossing was successful:  SYMBOL PIN at (268.0850,273.0750) defined by pad  S220H100

Glossing attempt unsuccessful. Active pad is at (245.4707,302.9944).

Glossing was successful:  SYMBOL PIN at (265.7350,298.9238) defined by pad  SMD05REC25

Glossing was successful:  SYMBOL PIN at (250.8250,299.7200) defined by pad  SMD12SQ12

Glossing was successful:  SYMBOL PIN at (239.8000,278.1200) defined by pad  C210H110


Finished execution 1

Glossing attempt unsuccessful. Active pad is at (265.5450,278.0588).

Glossing attempt unsuccessful. Active pad is at (265.6000,276.6000).

Glossing attempt unsuccessful. Active pad is at (252.9250,283.7750).

Glossing attempt unsuccessful. Active pad is at (255.4000,275.3000).

Glossing attempt unsuccessful. Active pad is at (245.4707,302.9944).


Finished execution 2


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:33 2016


Line Entry Into Pad Glossings Stats

Number of Glossing Attempts                   : 25
Number of Actual Glossings                    : 15
Number of Glossings Aborted by DRC violations : 0




Line Fattening glossing in progress.
Started on Fri Jul 15 11:13:33 2016
	Line Fattening Parameters
	-------------------------

	Layer Name		Width	Potential Widths
	DEFAULT			0.3000	0.0000 0.0000 0.0000 0.0000
	TOP			0.3000	0.0000 0.0000 0.0000 0.0000
	BOTTOM			0.3000	0.0000 0.0000 0.0000 0.0000
Pass 1 Candidates 195 Fattened 0 Failed 195 Skipped 0 (  0%)


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:33 2016

Number of errors from Line Fattening Glossing = 0



Line Smooth glossing in progress.
Started on Fri Jul 15 11:13:33 2016

 Smooth Functions  :  bubbles maximize 45 jogs dangling clines add 45s
 Number of executions  : 1
 Corner type  : 45
 Length limit is -0.0001.

 Maximum 45 limit is -0.0001.


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:33 2016

 - 0 - Error(s) from Line smooth Glossing


Line Centering Between Pins glossing in progress.
Started on Fri Jul 15 11:13:33 2016

Minimum Move Size 0.0508.
Line spacing MINIMUM
Pad Tolerance 2.5400.
Corner type 45

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro/STM8S_PINOUT.brd
Started on   Fri Jul 15 11:13:33 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 81  No/Rats 0  Unused 9  Unplaced 0  Total 90
        Equivalent ICs (1 pin = 1/14 EIC)  6
        Router Keepin (in) (9.3447,10.6772) by (10.8303,12.1024)
        Board area (sq in)  2.1
        Board density (sq in/EIC) 0.329

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 57           0           57
        Already Connected           57           0           57
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      25.75
        Etch Length (inches)        24.84        0.00        24.84
        Number of vias		    14           0           14
        Vias per Connection          0.25        0.00         0.25
        Smd pins with attached clines                        51



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 0.1270 0.1270 0.1270  0.3000 0.3000  0.6096 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 0.1270 0.1270 0.1270  0.3000 0.3000  0.6096 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 57           0           57
        Already Connected           57           0           57
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        24.85        0.00        24.85
        Number of vias		    14           0           14
        Vias per Connection          0.25        0.00         0.25
        Smd pins with attached clines                        51



    Total cpu time - 0:0:1 hours
    Total elapsed time - 2296:25:31 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Fri Jul 15 11:13:33 2016


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:33 2016



Line Center Between Pins Stats

Number of Glossing Attempts                   : 97
Number of Actual Glossings                    : 1
Number of Glossings Aborted by DRC violations : 0
Number of Glossings Aborted by No-Gloss nets  : 0



Line entry into Pad glossing in progress.
Started on Fri Jul 15 11:13:33 2016
Bend Distance is 0.3048.

 Circular pads:          YES
 Square pads  :          YES
 Rectangular pads :      YES
 Oblong pads :           YES
 Enter Square Pad :      Side : YES      Corner : YES  
 Enter Rectangular Pad : Long : YES      Short  : YES      Corner : YES  
 Enter Oblong Pad :      Side : YES      Round  : YES      Angle  : 45 OR 90
 Enter Circular Pad :    Angle : 45 OR 90
 Create Odd Segs:   NO
 Corner type  :     45
 Maximum 45 limit is -1.

Glossing was successful:  VIA at (265.5450,284.4250) defined by pad  VIA

Glossing attempt unsuccessful. Active pad is at (265.6000,276.6000).

Glossing was successful:  SYMBOL PIN at (258.6750,279.8750) defined by pad  SMD03REC12

Glossing attempt unsuccessful. Active pad is at (271.8000,283.1000).

Glossing attempt unsuccessful. Active pad is at (271.8000,288.1800).

Glossing attempt unsuccessful. Active pad is at (242.4000,284.8000).

Glossing was successful:  SYMBOL PIN at (258.3800,294.4950) defined by pad  PAD15CIR08

Glossing was successful:  SYMBOL PIN at (253.5000,294.4950) defined by pad  PAD15CIR08

Glossing was successful:  SYMBOL PIN at (268.9350,298.9238) defined by pad  SMD05REC25

Glossing was successful:  SYMBOL PIN at (251.4950,290.0500) defined by pad  C220H100

Glossing attempt unsuccessful. Active pad is at (250.7000,283.8000).

Glossing attempt unsuccessful. Active pad is at (255.4000,275.3000).

Glossing was successful:  SYMBOL PIN at (256.5400,299.7200) defined by pad  SMD12SQ12

Glossing was successful:  SYMBOL PIN at (268.0850,273.0750) defined by pad  S220H100

Glossing attempt unsuccessful. Active pad is at (245.4707,302.9944).

Glossing was successful:  SYMBOL PIN at (265.7350,298.9238) defined by pad  SMD05REC25

Glossing attempt unsuccessful. Active pad is at (251.4600,303.9700).

Glossing attempt unsuccessful. Active pad is at (239.8000,280.6600).


Finished execution 1

Glossing attempt unsuccessful. Active pad is at (265.6000,276.6000).

Glossing attempt unsuccessful. Active pad is at (271.8000,283.1000).

Glossing attempt unsuccessful. Active pad is at (271.8000,288.1800).

Glossing attempt unsuccessful. Active pad is at (242.4000,284.8000).

Glossing attempt unsuccessful. Active pad is at (250.7000,283.8000).

Glossing attempt unsuccessful. Active pad is at (255.4000,275.3000).

Glossing attempt unsuccessful. Active pad is at (245.4707,302.9944).

Glossing attempt unsuccessful. Active pad is at (251.4600,303.9700).

Glossing attempt unsuccessful. Active pad is at (239.8000,280.6600).


Finished execution 2


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:33 2016


Line Entry Into Pad Glossings Stats

Number of Glossing Attempts                   : 27
Number of Actual Glossings                    : 9
Number of Glossings Aborted by DRC violations : 0

Automatic  dielectric generation  started on Fri Jul 15 11:13:33 2016



Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:33 2016





Pad and T Fillet glossing in progress.
Started on Fri Jul 15 11:13:33 2016

 Round pads:          YES   max size: 2.5400
 Square pads:         YES   max size: 2.5400
 Rectangular pads:    YES   max size: 2.5400
 Oblong pads:         YES   max size: 2.5400
 Octagon pads:        YES   max size: 2.5400
 Pads as shapes:      NO 
 Pins:                YES
 Vias:                YES
 Bond Fingers:        NO 
 Ts:                  YES
 Unused nets:         YES
 Pads Without Drills: YES
 Desired Pin Angle:       90
 Desired Via Angle:       90
 Desired T Angle:         90
 Maximum Pin Angle:       90
 Maximum Via Angle:       90
 Maximum T Angle:         90
 Pin Maximum offset:      0.6350
 Via Maximum offset:      0.6350
 T Maximum offset:        0.6350
 Pin minimum line width:  0.0762
 Via minimum line width:  0.0762
 T minimum line width:    0.0762
 Pin maximum line width:  0.6350
 Via maximum line width:  0.6350
 T maximum line width:    0.6350
 Tapers:                  NO 
 Desired Taper Angle:     60
 Taper Maximum offset:    0.6350
 Allow drc:           NO 
 Dynamic:             NO 
 Curved lines:        NO 

*WARNING: Can't create fillet at pad (258.6750 285.0750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (258.6750 284.4250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (258.6750 279.8750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (258.6750 280.5250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (258.6750 281.8250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (258.6750 281.1750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (258.6750 283.1250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (258.6750 282.4750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (258.6750 283.7750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (258.6750 285.7250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (271.8000 295.8000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (252.9250 279.8750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (252.9250 285.7250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (239.8000 295.9000) on subclass BOTTOM.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (252.9250 284.4250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (252.9250 285.0750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (252.9250 282.4750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (260.3850 290.0500) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (252.9250 283.1250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't create fillet at pad (252.9250 283.7750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't fillet T at (258.3770 273.0750) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (255.4000 275.3000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't fillet T at (254.0000 298.8430) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (256.5400 299.7200) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (252.9250 280.5250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't fillet T at (254.5230 272.6610) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (268.0850 273.0750) on subclass BOTTOM.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (268.0850 273.0750) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't fillet T at (248.8049 300.6944) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't fillet T at (248.9550 298.8430) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (251.4600 303.9700) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (252.9250 281.8250) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.

*WARNING: Can't fillet T at (244.9000 281.5770) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (252.9250 281.1750) on subclass TOP.
          Line width exceeds (unrotated) height of destination pad.




Total number of fillets added: 111

Number of fillets rejected due to DRC errors: 0


Elapsed time:  0 hr 0 min 1 sec ( 0.00 hr)
Actual time of completion: Fri Jul 15 11:13:34 2016


There were 34 errors or warnings reported in logfile.


Glossing complete.
