$tcl_library is set to: /cad/mentor/oneSpin360/2023.1/etc/tcl8.6
init.tcl executed.
source "/cad/mentor/oneSpin360/2023.1/etc/startup/onespin_defaults.tcl"
source -signed "/cad/mentor/oneSpin360/2023.1/etc/startup/onespin_startup.tcl.obf"
source "/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl"
-I- FileParse - Analyzing source file "/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_ModportModuleInst.sv" .... [1]
-E- /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_ModportModuleInst.sv:14: Modport variable ( x ) is not declared within the scope. [1475]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_ModportModuleInst.sv:27: Analyzing module ( M1 ). [4]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_ModportModuleInst.sv:37: Analyzing module ( M2 ). [4]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_ModportModuleInst.sv:47: Analyzing module ( M3 ). [4]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_ModportModuleInst.sv:57: Analyzing module ( M4 ). [4]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_ModportModuleInst.sv:67: Analyzing module ( top ). [4]
-E- Could not read HDL files.
-E- Can not source script '/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl'.
    while executing
"read_verilog -version sv2012 ${TEST_NAME}"
    (file "/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl" line 3)
-E- Error during execution of user commands.
