# Unconnected Inout Ports
# Format: instance_name.port_name
# Generated by Verilog Wrapper Generator

test_inst1.bidir_port[7:4]
test_inst1.unused_inout1
test_inst2.unused_inout1
