INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_02/4bit_adder/4bit_adder.sim/sim_1/synth/func/xsim/FullAdder_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module glbl
