```verilog
module top_module(
    input [255:0] in,
    input [7:0] sel,
    output out
);

    // Selecting the bit using variable index directly
    assign out = in[sel];

endmodule
```