

================================================================
== Vitis HLS Report for 'complex_concatenate'
================================================================
* Date:           Mon May 27 23:58:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        complex_concatenate
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.823 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  10.320 us|  10.320 us|  1033|  1033|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      257|      257|         3|          1|          1|   256|       yes|
        |- loop             |      512|      512|         2|          1|          1|   512|       yes|
        |- VITIS_LOOP_34_2  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    105|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    155|    -|
|Register         |        -|    -|      56|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      56|    260|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_115_p2                |         +|   0|  0|  14|           9|           1|
    |i_1_fu_103_p2                     |         +|   0|  0|  14|           9|           1|
    |i_3_fu_132_p2                     |         +|   0|  0|  14|           9|           1|
    |ap_block_state10_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_109_p2               |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln31_fu_126_p2               |      icmp|   0|  0|  11|           9|           2|
    |icmp_ln34_fu_138_p2               |      icmp|   0|  0|  11|           9|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 105|          71|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  42|          8|    1|          8|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_inc16_phi_fu_85_p4  |   9|          2|    9|         18|
    |i_2_reg_92                     |   9|          2|    9|         18|
    |i_reg_70                       |   9|          2|    9|         18|
    |in_data_V_TDATA_blk_n          |   9|          2|    1|          2|
    |inc16_reg_81                   |   9|          2|    9|         18|
    |out_data_V_TDATA_blk_n         |   9|          2|    1|          2|
    |out_data_V_TDATA_int_regslice  |  14|          3|   64|        192|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 155|         33|  108|        286|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |add_ln31_reg_153                 |  9|   0|    9|          0|
    |ap_CS_fsm                        |  7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |  1|   0|    1|          0|
    |i_2_reg_92                       |  9|   0|    9|          0|
    |i_reg_70                         |  9|   0|    9|          0|
    |icmp_ln16_reg_149                |  1|   0|    1|          0|
    |icmp_ln16_reg_149_pp0_iter1_reg  |  1|   0|    1|          0|
    |icmp_ln31_reg_163                |  1|   0|    1|          0|
    |icmp_ln34_reg_172                |  1|   0|    1|          0|
    |icmp_ln34_reg_172_pp2_iter1_reg  |  1|   0|    1|          0|
    |inc16_reg_81                     |  9|   0|    9|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 56|   0|   56|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  complex_concatenate|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  complex_concatenate|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  complex_concatenate|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  complex_concatenate|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  complex_concatenate|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  complex_concatenate|  return value|
|in_data_V_TDATA    |   in|   32|        axis|            in_data_V|       pointer|
|in_data_V_TVALID   |   in|    1|        axis|            in_data_V|       pointer|
|in_data_V_TREADY   |  out|    1|        axis|            in_data_V|       pointer|
|out_data_V_TDATA   |  out|   64|        axis|           out_data_V|       pointer|
|out_data_V_TVALID  |  out|    1|        axis|           out_data_V|       pointer|
|out_data_V_TREADY  |   in|    1|        axis|           out_data_V|       pointer|
+-------------------+-----+-----+------------+---------------------+--------------+

