# vsim -c Instruction_FD_tb 
# Start time: 23:37:03 on May 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: .\Instruction_FD.v(48): (vopt-2241) Connection width does not match width of port 'x'. The port definition is at: .\RegNbits.v(1).
# ** Warning: .\Instruction_FD.v(48): (vopt-2241) Connection width does not match width of port 'x_out'. The port definition is at: .\RegNbits.v(3).
# ** Warning: .\operacao_memoria.v(16): (vopt-2241) Connection width does not match width of port 'd'. The port definition is at: .\MUX4_64.v(2).
# ** Warning: .\FD.v(55): (vopt-2241) Connection width does not match width of port 'd'. The port definition is at: .\MUX4_64.v(2).
# ** Warning: .\operacao_memoria.v(16): (vopt-2958) Implicit wire 'x' does not have any driver.
# ** Warning: .\FD.v(55): (vopt-2958) Implicit wire 'x' does not have any driver.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.Instruction_FD_tb(fast)
# PC_AD =          0|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA =                    x, doutB =                    x,Ra =  0, Rb =  0, Rw =  0, OFFSET =                    0
# PC_AD =          0|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                    0,Ra =  0, Rb =  0, Rw =  0, OFFSET =                    0
# PC_AD =          1|| OP_MEM = 1|ADD_SUB = 0|We_reg = 1|WE_mem = 0|doutMem =                   10,doutA =                    0, doutB =                    0,Ra =  0, Rb =  0, Rw =  1, OFFSET =                    1
# PC_AD =          0|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                    0,Ra =  0, Rb =  0, Rw =  0, OFFSET =                    0
# PC_AD =          9|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                    0,Ra =  1, Rb =  2, Rw =  3, OFFSET =                    0
# PC_AD =          9|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                    x,Ra =  1, Rb =  2, Rw =  3, OFFSET =                    0
# PC_AD =          2|| OP_MEM = 1|ADD_SUB = 0|We_reg = 1|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                    x,Ra =  0, Rb =  0, Rw =  2, OFFSET =                    2
# PC_AD =          2|| OP_MEM = 1|ADD_SUB = 0|We_reg = 1|WE_mem = 0|doutMem =                   20,doutA =                    0, doutB =                    0,Ra =  0, Rb =  0, Rw =  2, OFFSET =                    2
# PC_AD =          2|| OP_MEM = 1|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                   20,doutA =                    0, doutB =                    0,Ra =  0, Rb =  0, Rw =  2, OFFSET =                    2
# PC_AD =          3|| OP_MEM = 0|ADD_SUB = 0|We_reg = 1|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                    0,Ra =  1, Rb =  2, Rw =  3, OFFSET =                    0
# PC_AD =          3|| OP_MEM = 0|ADD_SUB = 0|We_reg = 1|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                   20,Ra =  1, Rb =  2, Rw =  3, OFFSET =                    0
# PC_AD =          3|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                    0,Ra =  1, Rb =  2, Rw =  3, OFFSET =                    0
# PC_AD =          3|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                   20,Ra =  1, Rb =  2, Rw =  3, OFFSET =                    0
# PC_AD =          4|| OP_MEM = 0|ADD_SUB = 1|We_reg = 1|WE_mem = 0|doutMem =                    x,doutA =                    0, doutB =                   20,Ra =  3, Rb =  1, Rw =  4, OFFSET =                    0
# PC_AD =          4|| OP_MEM = 0|ADD_SUB = 1|We_reg = 1|WE_mem = 0|doutMem =                    x,doutA =                   20, doutB =                    0,Ra =  3, Rb =  1, Rw =  4, OFFSET =                    0
# PC_AD =          4|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA = 18446744073709551596, doutB =                    0,Ra =  3, Rb =  1, Rw =  4, OFFSET =                    0
# PC_AD =          4|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA =                   20, doutB =                    0,Ra =  3, Rb =  1, Rw =  4, OFFSET =                    0
# PC_AD =          5|| OP_MEM = 1|ADD_SUB = 0|We_reg = 0|WE_mem = 1|doutMem =                    x,doutA =                   20, doutB =                    0,Ra =  3, Rb =  0, Rw =  0, OFFSET =                    3
# PC_AD =          5|| OP_MEM = 1|ADD_SUB = 0|We_reg = 0|WE_mem = 1|doutMem =                   20,doutA =                   20, doutB =                    0,Ra =  3, Rb =  0, Rw =  0, OFFSET =                    3
# PC_AD =          5|| OP_MEM = 1|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                   20,doutA =                   20, doutB =                    0,Ra =  3, Rb =  0, Rw =  0, OFFSET =                    3
# PC_AD =          6|| OP_MEM = 1|ADD_SUB = 0|We_reg = 0|WE_mem = 1|doutMem =                    x,doutA =                   20, doutB =                    0,Ra =  4, Rb =  0, Rw =  0, OFFSET =                    4
# PC_AD =          6|| OP_MEM = 1|ADD_SUB = 0|We_reg = 0|WE_mem = 1|doutMem =                   20,doutA =                   20, doutB =                    0,Ra =  4, Rb =  0, Rw =  0, OFFSET =                    4
# PC_AD =          6|| OP_MEM = 1|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                   20,doutA =                   20, doutB =                    0,Ra =  4, Rb =  0, Rw =  0, OFFSET =                    4
# PC_AD =          7|| OP_MEM = 2|ADD_SUB = 1|We_reg = 1|WE_mem = 0|doutMem =                    x,doutA =                   20, doutB =                    0,Ra =  4, Rb =  0, Rw =  9, OFFSET =                   10
# PC_AD =          7|| OP_MEM = 0|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                    x,doutA =                   20, doutB =                    0,Ra =  4, Rb =  0, Rw =  9, OFFSET =                   10
# PC_AD =          8|| OP_MEM = 1|ADD_SUB = 0|We_reg = 0|WE_mem = 1|doutMem =                   20,doutA =                   20, doutB =                    0,Ra =  9, Rb =  0, Rw =  0, OFFSET =                    4
# PC_AD =          8|| OP_MEM = 1|ADD_SUB = 0|We_reg = 0|WE_mem = 0|doutMem =                   20,doutA =                   20, doutB =                    0,Ra =  9, Rb =  0, Rw =  0, OFFSET =                    4
# End time: 23:40:21 on May 06,2023, Elapsed time: 0:03:18
# Errors: 0, Warnings: 6
