/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module b08(CLOCK, RESET, START, I, O);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  input CLOCK;
  wire CLOCK;
  input [7:0] I;
  wire [7:0] I;
  output [3:0] O;
  wire [3:0] O;
  wire [3:0] OUT_R;
  input RESET;
  wire RESET;
  input START;
  wire START;
  wire [1:0] STATO;
  dffsre _30_ (
    .C(CLOCK),
    .D(_01_),
    .E(_00_),
    .Q(_04_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _31_ (
    .C(CLOCK),
    .D(_02_),
    .E(_00_),
    .Q(_05_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _32_ (
    .C(CLOCK),
    .D(_03_),
    .E(_00_),
    .Q(_06_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _33_ (
    .C(CLOCK),
    .D(I[7]),
    .E(_07_),
    .Q(_08_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _34_ (
    .C(CLOCK),
    .D(I[6]),
    .E(_07_),
    .Q(_09_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _35_ (
    .C(CLOCK),
    .D(I[5]),
    .E(_07_),
    .Q(_10_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _36_ (
    .C(CLOCK),
    .D(I[4]),
    .E(_07_),
    .Q(_11_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _37_ (
    .C(CLOCK),
    .D(I[3]),
    .E(_07_),
    .Q(_12_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _38_ (
    .C(CLOCK),
    .D(I[2]),
    .E(_07_),
    .Q(_13_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _39_ (
    .C(CLOCK),
    .D(I[1]),
    .E(_07_),
    .Q(_14_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _40_ (
    .C(CLOCK),
    .D(I[0]),
    .E(_07_),
    .Q(_15_),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _41_ (
    .C(CLOCK),
    .D(_17_),
    .E(_16_),
    .Q(OUT_R[3]),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _42_ (
    .C(CLOCK),
    .D(_18_),
    .E(_16_),
    .Q(OUT_R[2]),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _43_ (
    .C(CLOCK),
    .D(_19_),
    .E(_16_),
    .Q(OUT_R[1]),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _44_ (
    .C(CLOCK),
    .D(_20_),
    .E(_16_),
    .Q(OUT_R[0]),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _45_ (
    .C(CLOCK),
    .D(OUT_R[3]),
    .E(_21_),
    .Q(O[3]),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _46_ (
    .C(CLOCK),
    .D(OUT_R[2]),
    .E(_21_),
    .Q(O[2]),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _47_ (
    .C(CLOCK),
    .D(OUT_R[1]),
    .E(_21_),
    .Q(O[1]),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _48_ (
    .C(CLOCK),
    .D(OUT_R[0]),
    .E(_21_),
    .Q(O[0]),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _49_ (
    .C(CLOCK),
    .D(_23_),
    .E(_22_),
    .Q(STATO[1]),
    .R(_29_),
    .S(1'b1)
  );
  dffsre _50_ (
    .C(CLOCK),
    .D(_24_),
    .E(_22_),
    .Q(STATO[0]),
    .R(_29_),
    .S(1'b1)
  );
  assign _25_ = 32'd3306041571 >> { _05_, _04_, _06_, _09_, _14_ };
  assign _26_ = 32'd1678099455 >> { _05_, _06_, _13_, _04_, _11_ };
  assign _27_ = 32'd898154923 >> { _08_, _05_, _06_, _04_, _15_ };
  assign _28_ = 32'd3215654092 >> { _04_, _12_, _10_, _05_, _06_ };
  assign _07_ = 4'b0100 >> { STATO[0], STATO[1] };
  assign _16_ = 64'b0000000000000000010000000000000011111111111111110000000000000000 >> { STATO, _28_, _27_, _26_, _25_ };
  assign _21_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { _05_, STATO[0], _04_, STATO[1], _06_, START };
  assign _20_ = 16'b1111010000000000 >> { STATO[1], OUT_R[0], _05_, _06_ };
  assign _03_ = 4'b0100 >> { STATO[1], _06_ };
  assign _17_ = 32'd2326309546 >> { _06_, _04_, _05_, OUT_R[3], STATO[1] };
  assign _00_ = 32'd2147418112 >> { STATO[0], _04_, STATO[1], _05_, _06_ };
  assign _23_ = 8'b11110100 >> { _00_, STATO };
  assign _01_ = 16'b0111100000000000 >> { STATO[1], _04_, _06_, _05_ };
  assign _19_ = 16'b1011111100000000 >> { STATO[1], _06_, _04_, OUT_R[1] };
  assign _18_ = 32'd3954835456 >> { STATO[1], _04_, _05_, _06_, OUT_R[2] };
  assign _02_ = 8'b01100000 >> { STATO[1], _06_, _05_ };
  assign _22_ = 64'b0111111111111111111111111111111111111111111111111111111100000000 >> { STATO, START, _06_, _04_, _05_ };
  assign _29_ = 2'b01 >> RESET;
  assign _24_ = 2'b01 >> STATO[0];
endmodule
