(edif RAM
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2014 11 14 17 22 10)
      (author "Synopsys, Inc.")
      (program "Synplify Pro" (version "H-2013.03, mapper maprc, Build 1495R"))
     )
   )
  (library UNILIB
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell INV (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port I (direction INPUT))
           (port O (direction OUTPUT))
         )
       )
    )
    (cell GND (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port G (direction OUTPUT))
         )
       )
    )
  )
  (library VIRTEX
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell RAM16X1S (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port O (direction OUTPUT))
           (port A0 (direction INPUT))
           (port A1 (direction INPUT))
           (port A2 (direction INPUT))
           (port A3 (direction INPUT))
           (port D (direction INPUT))
           (port WCLK (direction INPUT))
           (port WE (direction INPUT))
         )
       )
    )
    (cell IBUFG (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port O (direction OUTPUT))
           (port I (direction INPUT))
         )
       )
    )
    (cell IBUF (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port O (direction OUTPUT))
           (port I (direction INPUT))
         )
       )
    )
    (cell IOBUF (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port O (direction OUTPUT))
           (port IO (direction INOUT))
           (port I (direction INPUT))
           (port T (direction INPUT))
         )
       )
    )
    (cell BUFG (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port I (direction INPUT))
           (port O (direction OUTPUT))
         )
       )
    )
  )
  (library lab06
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell RAM (cellType GENERIC)
       (view beh (viewType NETLIST)
         (interface
           (port (array (rename AB "AB(1:0)") 2) (direction INPUT))
           (port (array (rename DB "DB(1:0)") 2) (direction INOUT))
           (port CLK (direction INPUT))
           (port WR (direction INPUT))
         )
         (contents
          (instance CLK_ibuf (viewRef PRIM (cellRef BUFG (libraryRef VIRTEX)))
          )
          (instance CLK_ibuf_iso (viewRef PRIM (cellRef IBUFG (libraryRef VIRTEX)))
          )
          (instance WR_ibuf_RNIE918 (viewRef PRIM (cellRef INV (libraryRef UNILIB)))          )
          (instance (rename DB_iobuf_1 "DB_iobuf[1]") (viewRef PRIM (cellRef IOBUF (libraryRef VIRTEX)))
          )
          (instance (rename DB_iobuf_0 "DB_iobuf[0]") (viewRef PRIM (cellRef IOBUF (libraryRef VIRTEX)))
          )
          (instance (rename AB_ibuf_1 "AB_ibuf[1]") (viewRef PRIM (cellRef IBUF (libraryRef VIRTEX)))
          )
          (instance (rename AB_ibuf_0 "AB_ibuf[0]") (viewRef PRIM (cellRef IBUF (libraryRef VIRTEX)))
          )
          (instance WR_ibuf (viewRef PRIM (cellRef IBUF (libraryRef VIRTEX)))
          )
          (instance sram_I_2 (viewRef PRIM (cellRef RAM16X1S (libraryRef VIRTEX)))
          )
          (instance sram_I_1 (viewRef PRIM (cellRef RAM16X1S (libraryRef VIRTEX)))
          )
          (instance GND (viewRef PRIM (cellRef GND (libraryRef UNILIB)))          )
          (net (rename sram_0 "sram(0)") (joined
           (portRef O (instanceRef sram_I_2))
           (portRef I (instanceRef DB_iobuf_0))
          ))
          (net (rename sram_1 "sram(1)") (joined
           (portRef O (instanceRef sram_I_1))
           (portRef I (instanceRef DB_iobuf_1))
          ))
          (net (rename GNDZ0 "GND") (joined
           (portRef G (instanceRef GND))
           (portRef A3 (instanceRef sram_I_1))
           (portRef A2 (instanceRef sram_I_1))
           (portRef A3 (instanceRef sram_I_2))
           (portRef A2 (instanceRef sram_I_2))
          ))
          (net CLK_c (joined
           (portRef O (instanceRef CLK_ibuf))
           (portRef WCLK (instanceRef sram_I_1))
           (portRef WCLK (instanceRef sram_I_2))
          ))
          (net (rename clk "CLK") (joined
           (portRef CLK)
           (portRef I (instanceRef CLK_ibuf_iso))
          ))
          (net WR_c (joined
           (portRef O (instanceRef WR_ibuf))
           (portRef I (instanceRef WR_ibuf_RNIE918))
          ))
          (net (rename wr "WR") (joined
           (portRef WR)
           (portRef I (instanceRef WR_ibuf))
          ))
          (net (rename AB_c_0 "AB_c(0)") (joined
           (portRef O (instanceRef AB_ibuf_0))
           (portRef A0 (instanceRef sram_I_1))
           (portRef A0 (instanceRef sram_I_2))
          ))
          (net (rename ab_0 "AB(0)") (joined
           (portRef (member AB 1))
           (portRef I (instanceRef AB_ibuf_0))
          ))
          (net (rename AB_c_1 "AB_c(1)") (joined
           (portRef O (instanceRef AB_ibuf_1))
           (portRef A1 (instanceRef sram_I_1))
           (portRef A1 (instanceRef sram_I_2))
          ))
          (net (rename ab_1 "AB(1)") (joined
           (portRef (member AB 0))
           (portRef I (instanceRef AB_ibuf_1))
          ))
          (net (rename db_0 "DB(0)") (joined
           (portRef IO (instanceRef DB_iobuf_0))
           (portRef (member DB 1))
          ))
          (net (rename DB_in_0 "DB_in(0)") (joined
           (portRef O (instanceRef DB_iobuf_0))
           (portRef D (instanceRef sram_I_2))
          ))
          (net (rename db_1 "DB(1)") (joined
           (portRef IO (instanceRef DB_iobuf_1))
           (portRef (member DB 0))
          ))
          (net (rename DB_in_1 "DB_in(1)") (joined
           (portRef O (instanceRef DB_iobuf_1))
           (portRef D (instanceRef sram_I_1))
          ))
          (net WR_c_i (joined
           (portRef O (instanceRef WR_ibuf_RNIE918))
           (portRef WE (instanceRef sram_I_1))
           (portRef WE (instanceRef sram_I_2))
           (portRef T (instanceRef DB_iobuf_0))
           (portRef T (instanceRef DB_iobuf_1))
          ))
          (net (rename CLK_ibuf_isoZ0 "CLK_ibuf_iso") (joined
           (portRef O (instanceRef CLK_ibuf_iso))
           (portRef I (instanceRef CLK_ibuf))
          ))
         )
        (property langParams (string "m n"))
        (property orig_inst_of (string "RAM"))
        (property n (integer 2))
        (property m (integer 2))
       )
    )
  )
  (design RAM (cellRef RAM (libraryRef lab06))
	(property PART (string "xc2s15cs144-6") (owner "Xilinx")))
)
