{
  "questions": [
    {
      "question": "What is the primary characteristic distinguishing synchronous digital circuits from asynchronous digital circuits?",
      "options": [
        "Synchronous circuits use a global clock signal to coordinate all state changes.",
        "Asynchronous circuits are always faster and consume less power.",
        "Synchronous circuits operate exclusively on combinational logic.",
        "Asynchronous circuits are easier to design and debug due to lack of timing issues.",
        "Synchronous circuits do not require external power sources."
      ],
      "correct": 0
    },
    {
      "question": "In digital IC design verification, what is the primary purpose of a 'test bench'?",
      "options": [
        "To perform the physical routing and placement of components on the silicon die.",
        "To translate high-level design specifications into a gate-level netlist.",
        "To generate input stimuli for the Design Under Test (DUT) and monitor its output responses for correctness.",
        "To determine the power consumption characteristics of the final chip.",
        "To ensure all design rules are met for manufacturing."
      ],
      "correct": 2
    },
    {
      "question": "In Static Timing Analysis (STA), what does the 'critical path' primarily represent?",
      "options": [
        "The longest combinational path in the circuit, which determines the maximum operating frequency.",
        "The path that carries the most significant data signals.",
        "A path prone to electromigration issues.",
        "The shortest delay path through the circuit.",
        "A path that requires manual routing due to complex constraints."
      ],
      "correct": 0
    },
    {
      "question": "In a multiprocessor system, which concept primarily deals with ensuring that all processors see a consistent view of shared memory, especially when data is cached locally by individual processors?",
      "options": [
        "Virtual Memory Management",
        "Instruction Pipelining",
        "Cache Coherence",
        "Dynamic Voltage and Frequency Scaling (DVFS)",
        "Memory Protection Units (MPUs)"
      ],
      "correct": 2
    },
    {
      "question": "In digital IC design, what level of abstraction does Register Transfer Level (RTL) primarily represent?",
      "options": [
        "The transistor-level netlist showing individual MOSFETs and their connections.",
        "The physical layout of the chip, including polygons and vias.",
        "A behavioral description of the system's functionality using high-level programming languages.",
        "The flow of data between registers and the logical operations performed on that data.",
        "The Boolean equations describing the logic gates without any sequential elements."
      ],
      "correct": 3
    }
  ]
}