// Seed: 2971638570
module module_0;
endmodule
module module_0 (
    input  wor   id_0,
    inout  logic id_1,
    input  tri0  id_2,
    output tri   module_1
);
  always @(posedge id_0 or 1'd0 != -1) begin : LABEL_0
    id_1 <= id_0;
    $clog2(21);
    ;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output wand id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4
    , id_12,
    input uwire id_5,
    output tri id_6,
    input supply0 id_7,
    input wand id_8,
    output tri0 id_9,
    output uwire id_10
);
  always @(posedge 1 or 1 - id_2) begin : LABEL_0
    $unsigned(5);
    ;
  end
  module_0 modCall_1 ();
endmodule
