# brent_kung_adder
This project implements a logarithmic adder called Brent Kung Adder. All the entites are written in VHDL. The desing can be simulated using Modelsim or GHDL. Make 
log_adder.vhd as the top level entity.A testbench in VHDL is provided for simulation.
