\hypertarget{struct_rtc_mode0}{}\section{Rtc\+Mode0 Struct Reference}
\label{struct_rtc_mode0}\index{RtcMode0@{RtcMode0}}


R\+T\+C\+\_\+\+M\+O\+D\+E0 hardware registers.  




{\ttfamily \#include $<$rtc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_t_r_l___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_a8bcd9282aa91de282d42bc3cbe47160b}{C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) M\+O\+D\+E0 Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___r_e_a_d_r_e_q___type}{R\+T\+C\+\_\+\+R\+E\+A\+D\+R\+E\+Q\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_aa1779f0fc09662a56db255c1637c56c0}{R\+E\+A\+D\+R\+EQ}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 16) Read Request. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___e_v_c_t_r_l___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_adc4a1ceb5a68b2bf1778d6c2cb99adc7}{E\+V\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 16) M\+O\+D\+E0 Event Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_e_n_c_l_r___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_a89da856a2232099114f86ede79482a42}{I\+N\+T\+E\+N\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x06 (R/W 8) M\+O\+D\+E0 Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_e_n_s_e_t___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_a13d129afc309b1c04013da81cd68c7a2}{I\+N\+T\+E\+N\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x07 (R/W 8) M\+O\+D\+E0 Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_f_l_a_g___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_a6a1318e5b745f1a76f1ee998789414cb}{I\+N\+T\+F\+L\+AG}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) M\+O\+D\+E0 Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_rtc_mode0_a092866123ac46d0985136e4dca2f36f4}{Reserved1}} \mbox{[}0x1\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___s_t_a_t_u_s___type}{R\+T\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_a18fb82dd8352b8ac5b64e276ab0b5268}{S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 8) Status. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___d_b_g_c_t_r_l___type}{R\+T\+C\+\_\+\+D\+B\+G\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_a291f72f633a731e348a16601bc63a11a}{D\+B\+G\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0B (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___f_r_e_q_c_o_r_r___type}{R\+T\+C\+\_\+\+F\+R\+E\+Q\+C\+O\+R\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_a6895b43aadf5f05e11817146109d789a}{F\+R\+E\+Q\+C\+O\+RR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) Frequency Correction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_rtc_mode0_a3e3d4b7e35d84b272d434a1396e8b7be}{Reserved2}} \mbox{[}0x3\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_o_u_n_t___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_aed00562f19cf1f8d99f3633048988f91}{C\+O\+U\+NT}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) M\+O\+D\+E0 Counter Value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_rtc_mode0_a85a9b205a274d973876024028f9ec39b}{Reserved3}} \mbox{[}0x4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_o_m_p___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+C\+O\+M\+P\+\_\+\+Type}} \mbox{\hyperlink{struct_rtc_mode0_a3b5918625ce48e0b8b62c63079d85311}{C\+O\+MP}} \mbox{[}1\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) M\+O\+D\+E0 Compare n Value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+T\+C\+\_\+\+M\+O\+D\+E0 hardware registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_rtc_mode0_a3b5918625ce48e0b8b62c63079d85311}\label{struct_rtc_mode0_a3b5918625ce48e0b8b62c63079d85311}} 
\index{RtcMode0@{RtcMode0}!COMP@{COMP}}
\index{COMP@{COMP}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{COMP}{COMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_o_m_p___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+C\+O\+M\+P\+\_\+\+Type}} C\+O\+MP\mbox{[}1\mbox{]}}



Offset\+: 0x18 (R/W 32) M\+O\+D\+E0 Compare n Value. 

\mbox{\Hypertarget{struct_rtc_mode0_aed00562f19cf1f8d99f3633048988f91}\label{struct_rtc_mode0_aed00562f19cf1f8d99f3633048988f91}} 
\index{RtcMode0@{RtcMode0}!COUNT@{COUNT}}
\index{COUNT@{COUNT}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{COUNT}{COUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_o_u_n_t___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Type}} C\+O\+U\+NT}



Offset\+: 0x10 (R/W 32) M\+O\+D\+E0 Counter Value. 

\mbox{\Hypertarget{struct_rtc_mode0_a8bcd9282aa91de282d42bc3cbe47160b}\label{struct_rtc_mode0_a8bcd9282aa91de282d42bc3cbe47160b}} 
\index{RtcMode0@{RtcMode0}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_t_r_l___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} C\+T\+RL}



Offset\+: 0x00 (R/W 16) M\+O\+D\+E0 Control. 

\mbox{\Hypertarget{struct_rtc_mode0_a291f72f633a731e348a16601bc63a11a}\label{struct_rtc_mode0_a291f72f633a731e348a16601bc63a11a}} 
\index{RtcMode0@{RtcMode0}!DBGCTRL@{DBGCTRL}}
\index{DBGCTRL@{DBGCTRL}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{DBGCTRL}{DBGCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___d_b_g_c_t_r_l___type}{R\+T\+C\+\_\+\+D\+B\+G\+C\+T\+R\+L\+\_\+\+Type}} D\+B\+G\+C\+T\+RL}



Offset\+: 0x0B (R/W 8) Debug Control. 

\mbox{\Hypertarget{struct_rtc_mode0_adc4a1ceb5a68b2bf1778d6c2cb99adc7}\label{struct_rtc_mode0_adc4a1ceb5a68b2bf1778d6c2cb99adc7}} 
\index{RtcMode0@{RtcMode0}!EVCTRL@{EVCTRL}}
\index{EVCTRL@{EVCTRL}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{EVCTRL}{EVCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___e_v_c_t_r_l___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} E\+V\+C\+T\+RL}



Offset\+: 0x04 (R/W 16) M\+O\+D\+E0 Event Control. 

\mbox{\Hypertarget{struct_rtc_mode0_a6895b43aadf5f05e11817146109d789a}\label{struct_rtc_mode0_a6895b43aadf5f05e11817146109d789a}} 
\index{RtcMode0@{RtcMode0}!FREQCORR@{FREQCORR}}
\index{FREQCORR@{FREQCORR}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{FREQCORR}{FREQCORR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___f_r_e_q_c_o_r_r___type}{R\+T\+C\+\_\+\+F\+R\+E\+Q\+C\+O\+R\+R\+\_\+\+Type}} F\+R\+E\+Q\+C\+O\+RR}



Offset\+: 0x0C (R/W 8) Frequency Correction. 

\mbox{\Hypertarget{struct_rtc_mode0_a89da856a2232099114f86ede79482a42}\label{struct_rtc_mode0_a89da856a2232099114f86ede79482a42}} 
\index{RtcMode0@{RtcMode0}!INTENCLR@{INTENCLR}}
\index{INTENCLR@{INTENCLR}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{INTENCLR}{INTENCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_e_n_c_l_r___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} I\+N\+T\+E\+N\+C\+LR}



Offset\+: 0x06 (R/W 8) M\+O\+D\+E0 Interrupt Enable Clear. 

\mbox{\Hypertarget{struct_rtc_mode0_a13d129afc309b1c04013da81cd68c7a2}\label{struct_rtc_mode0_a13d129afc309b1c04013da81cd68c7a2}} 
\index{RtcMode0@{RtcMode0}!INTENSET@{INTENSET}}
\index{INTENSET@{INTENSET}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{INTENSET}{INTENSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_e_n_s_e_t___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} I\+N\+T\+E\+N\+S\+ET}



Offset\+: 0x07 (R/W 8) M\+O\+D\+E0 Interrupt Enable Set. 

\mbox{\Hypertarget{struct_rtc_mode0_a6a1318e5b745f1a76f1ee998789414cb}\label{struct_rtc_mode0_a6a1318e5b745f1a76f1ee998789414cb}} 
\index{RtcMode0@{RtcMode0}!INTFLAG@{INTFLAG}}
\index{INTFLAG@{INTFLAG}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{INTFLAG}{INTFLAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_f_l_a_g___type}{R\+T\+C\+\_\+\+M\+O\+D\+E0\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} I\+N\+T\+F\+L\+AG}



Offset\+: 0x08 (R/W 8) M\+O\+D\+E0 Interrupt Flag Status and Clear. 

\mbox{\Hypertarget{struct_rtc_mode0_aa1779f0fc09662a56db255c1637c56c0}\label{struct_rtc_mode0_aa1779f0fc09662a56db255c1637c56c0}} 
\index{RtcMode0@{RtcMode0}!READREQ@{READREQ}}
\index{READREQ@{READREQ}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{READREQ}{READREQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___r_e_a_d_r_e_q___type}{R\+T\+C\+\_\+\+R\+E\+A\+D\+R\+E\+Q\+\_\+\+Type}} R\+E\+A\+D\+R\+EQ}



Offset\+: 0x02 (R/W 16) Read Request. 

\mbox{\Hypertarget{struct_rtc_mode0_a092866123ac46d0985136e4dca2f36f4}\label{struct_rtc_mode0_a092866123ac46d0985136e4dca2f36f4}} 
\index{RtcMode0@{RtcMode0}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved1\mbox{[}0x1\mbox{]}}

\mbox{\Hypertarget{struct_rtc_mode0_a3e3d4b7e35d84b272d434a1396e8b7be}\label{struct_rtc_mode0_a3e3d4b7e35d84b272d434a1396e8b7be}} 
\index{RtcMode0@{RtcMode0}!Reserved2@{Reserved2}}
\index{Reserved2@{Reserved2}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{Reserved2}{Reserved2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved2\mbox{[}0x3\mbox{]}}

\mbox{\Hypertarget{struct_rtc_mode0_a85a9b205a274d973876024028f9ec39b}\label{struct_rtc_mode0_a85a9b205a274d973876024028f9ec39b}} 
\index{RtcMode0@{RtcMode0}!Reserved3@{Reserved3}}
\index{Reserved3@{Reserved3}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{Reserved3}{Reserved3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved3\mbox{[}0x4\mbox{]}}

\mbox{\Hypertarget{struct_rtc_mode0_a18fb82dd8352b8ac5b64e276ab0b5268}\label{struct_rtc_mode0_a18fb82dd8352b8ac5b64e276ab0b5268}} 
\index{RtcMode0@{RtcMode0}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!RtcMode0@{RtcMode0}}
\subsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___s_t_a_t_u_s___type}{R\+T\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} S\+T\+A\+T\+US}



Offset\+: 0x0A (R/W 8) Status. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2rtc_8h}{rtc.\+h}}\end{DoxyCompactItemize}
