{
  "design": {
    "design_info": {
      "boundary_crc": "0x27C3E5A1A80953C8",
      "device": "xc7a35tcpg236-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "mdm_0": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "axi_uartlite_0": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {}
      },
      "axi_emc_0": "",
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "xlslice_0": "",
      "ADC1": {
        "FPGA_ADC_interface_0": "",
        "axi_fifo_mm_s_0": "",
        "axis_clock_converter_0": "",
        "axis_interconnect_0": {
          "s00_couplers": {
            "auto_us": "",
            "auto_ss_k": ""
          }
        }
      },
      "ADC2": {
        "FPGA_ADC_interface_0": "",
        "axi_fifo_mm_s_0": "",
        "axis_clock_converter_0": "",
        "axis_interconnect_0": {
          "s00_couplers": {
            "auto_us": "",
            "auto_ss_k": ""
          }
        }
      },
      "xlslice_2": "",
      "xlconcat_0": "",
      "clocking_and_reset": {
        "util_vector_logic_0": "",
        "xlslice_1": "",
        "proc_sys_reset_0": "",
        "rst_clk_wiz_1_100M": "",
        "clk_wiz_1": ""
      },
      "axi_quad_spi_0": ""
    },
    "interface_ports": {
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "cellular_ram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:emc_rtl:1.0"
      },
      "led_2bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "push_buttons_1bit": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "RD_ADC1": {
        "direction": "O"
      },
      "CS_ADC1": {
        "direction": "O"
      },
      "EOC_ADC1": {
        "direction": "I"
      },
      "DB_ADC1": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "CONVST_ADC1": {
        "direction": "O"
      },
      "A_ADC1": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "CONVST_ADC2": {
        "direction": "O"
      },
      "CS_ADC2": {
        "direction": "O"
      },
      "A_ADC2": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "RD_ADC2": {
        "direction": "O"
      },
      "DB_ADC2": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "EOC_ADC2": {
        "direction": "I"
      },
      "MOSI_OSC": {
        "direction": "O"
      },
      "SS_OSC": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SCK_OSC": {
        "direction": "O"
      }
    },
    "components": {
      "mdm_0": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "design_1_mdm_0_0"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "design_1_microblaze_0_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > design_1 microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > design_1 microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "design_1_axi_uartlite_0_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_emc_0": {
        "vlnv": "xilinx.com:ip:axi_emc:3.0",
        "xci_name": "design_1_axi_emc_0_0",
        "parameters": {
          "EMC_BOARD_INTERFACE": {
            "value": "cellular_ram"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_2",
        "parameters": {
          "GPIO2_BOARD_INTERFACE": {
            "value": "led_2bits"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "push_buttons_1bit"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_1_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "3"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "ADC1": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CONVST": {
            "direction": "O"
          },
          "DB": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "EOC": {
            "direction": "I"
          },
          "CS": {
            "direction": "O"
          },
          "RD": {
            "direction": "O"
          },
          "A": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DONE": {
            "direction": "O"
          },
          "CLK_8MHZ": {
            "type": "clk",
            "direction": "I"
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "ENABLE": {
            "direction": "I"
          },
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "FPGA_ADC_interface_0": {
            "vlnv": "Carslake.me:user:FPGA_ADC_interface:1.14",
            "xci_name": "design_1_FPGA_ADC_interface_0_1",
            "parameters": {
              "MAXSAMPLES": {
                "value": "32000"
              }
            }
          },
          "axi_fifo_mm_s_0": {
            "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
            "xci_name": "design_1_axi_fifo_mm_s_0_0",
            "parameters": {
              "C_DATA_INTERFACE_TYPE": {
                "value": "0"
              },
              "C_RX_FIFO_DEPTH": {
                "value": "8192"
              },
              "C_RX_FIFO_PE_THRESHOLD": {
                "value": "5"
              },
              "C_RX_FIFO_PF_THRESHOLD": {
                "value": "8100"
              },
              "C_USE_TX_CTRL": {
                "value": "0"
              },
              "C_USE_TX_DATA": {
                "value": "0"
              }
            }
          },
          "axis_clock_converter_0": {
            "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
            "xci_name": "design_1_axis_clock_converter_0_1",
            "parameters": {
              "SYNCHRONIZATION_STAGES": {
                "value": "5"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "design_1_axis_interconnect_0_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "design_1_auto_us_0",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "4"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_0",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "0"
                      },
                      "S_HAS_TKEEP": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_auto_ss_k": {
                    "interface_ports": [
                      "auto_us/M_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_k/M_AXIS"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_us/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_us/aclk",
                      "auto_ss_k/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_us/aresetn",
                      "auto_ss_k/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "s00_couplers/M_AXIS"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_fifo_mm_s_0/S_AXI"
            ]
          },
          "axis_dwidth_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "axi_fifo_mm_s_0/AXI_STR_RXD"
            ]
          },
          "FPGA_ADC_interface_0_Data_axi_stream": {
            "interface_ports": [
              "FPGA_ADC_interface_0/Data_axi_stream",
              "axis_clock_converter_0/S_AXIS"
            ]
          },
          "axis_clock_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_clock_converter_0/M_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          }
        },
        "nets": {
          "FPGA_ADC_interface_0_CLK_2MHZ": {
            "ports": [
              "FPGA_ADC_interface_0/CLK_2MHZ",
              "axis_clock_converter_0/s_axis_aclk"
            ]
          },
          "FPGA_ADC_interface_0_RESET_OUT": {
            "ports": [
              "FPGA_ADC_interface_0/RESET_OUT_INV",
              "axis_clock_converter_0/s_axis_aresetn"
            ]
          },
          "FPGA_ADC_interface_0_CONVST": {
            "ports": [
              "FPGA_ADC_interface_0/CONVST",
              "CONVST"
            ]
          },
          "DB_1": {
            "ports": [
              "DB",
              "FPGA_ADC_interface_0/DB"
            ]
          },
          "EOC_1": {
            "ports": [
              "EOC",
              "FPGA_ADC_interface_0/EOC"
            ]
          },
          "FPGA_ADC_interface_0_CS": {
            "ports": [
              "FPGA_ADC_interface_0/CS",
              "CS"
            ]
          },
          "FPGA_ADC_interface_0_RD": {
            "ports": [
              "FPGA_ADC_interface_0/RD",
              "RD"
            ]
          },
          "FPGA_ADC_interface_0_A": {
            "ports": [
              "FPGA_ADC_interface_0/A",
              "A"
            ]
          },
          "FPGA_ADC_interface_0_DONE": {
            "ports": [
              "FPGA_ADC_interface_0/DONE",
              "DONE"
            ]
          },
          "clk_wiz_1_clk_out2": {
            "ports": [
              "CLK_8MHZ",
              "FPGA_ADC_interface_0/CLK_8MHZ"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "RESET",
              "FPGA_ADC_interface_0/RESET"
            ]
          },
          "BTN1_1": {
            "ports": [
              "ENABLE",
              "FPGA_ADC_interface_0/ENABLE"
            ]
          },
          "clk_wiz_1_clk_out1": {
            "ports": [
              "m_axis_aclk",
              "axis_clock_converter_0/m_axis_aclk",
              "axis_interconnect_0/ACLK",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "axi_fifo_mm_s_0/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_1_100M_interconnect_aresetn": {
            "ports": [
              "m_axis_aresetn",
              "axis_clock_converter_0/m_axis_aresetn",
              "axi_fifo_mm_s_0/s_axi_aresetn"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "S00_AXIS_ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "axis_interconnect_0/ARESETN"
            ]
          }
        }
      },
      "ADC2": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CONVST": {
            "direction": "O"
          },
          "DB": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "EOC": {
            "direction": "I"
          },
          "CS": {
            "direction": "O"
          },
          "RD": {
            "direction": "O"
          },
          "A": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DONE": {
            "direction": "O"
          },
          "CLK_8MHZ": {
            "type": "clk",
            "direction": "I"
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "ENABLE": {
            "direction": "I"
          },
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "FPGA_ADC_interface_0": {
            "vlnv": "Carslake.me:user:FPGA_ADC_interface:1.14",
            "xci_name": "design_1_FPGA_ADC_interface_0_0",
            "parameters": {
              "MAXSAMPLES": {
                "value": "32000"
              }
            }
          },
          "axi_fifo_mm_s_0": {
            "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
            "xci_name": "design_1_axi_fifo_mm_s_0_1",
            "parameters": {
              "C_DATA_INTERFACE_TYPE": {
                "value": "0"
              },
              "C_RX_FIFO_DEPTH": {
                "value": "8192"
              },
              "C_RX_FIFO_PE_THRESHOLD": {
                "value": "5"
              },
              "C_RX_FIFO_PF_THRESHOLD": {
                "value": "8100"
              },
              "C_USE_TX_CTRL": {
                "value": "0"
              },
              "C_USE_TX_DATA": {
                "value": "0"
              }
            }
          },
          "axis_clock_converter_0": {
            "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
            "xci_name": "design_1_axis_clock_converter_0_0",
            "parameters": {
              "SYNCHRONIZATION_STAGES": {
                "value": "5"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "design_1_axis_interconnect_0_1",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "design_1_auto_us_1",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "4"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_1",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "0"
                      },
                      "S_HAS_TKEEP": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_k_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_k/M_AXIS"
                    ]
                  },
                  "auto_us_to_auto_ss_k": {
                    "interface_ports": [
                      "auto_us/M_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_us/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_us/aclk",
                      "auto_ss_k/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_us/aresetn",
                      "auto_ss_k/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "s00_couplers/M_AXIS"
                ]
              }
            },
            "nets": {
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_fifo_mm_s_0/S_AXI"
            ]
          },
          "axis_clock_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_clock_converter_0/M_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "axis_dwidth_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "axi_fifo_mm_s_0/AXI_STR_RXD"
            ]
          },
          "FPGA_ADC_interface_0_Data_axi_stream": {
            "interface_ports": [
              "FPGA_ADC_interface_0/Data_axi_stream",
              "axis_clock_converter_0/S_AXIS"
            ]
          }
        },
        "nets": {
          "FPGA_ADC_interface_0_CLK_2MHZ": {
            "ports": [
              "FPGA_ADC_interface_0/CLK_2MHZ",
              "axis_clock_converter_0/s_axis_aclk"
            ]
          },
          "FPGA_ADC_interface_0_RESET_OUT": {
            "ports": [
              "FPGA_ADC_interface_0/RESET_OUT_INV",
              "axis_clock_converter_0/s_axis_aresetn"
            ]
          },
          "FPGA_ADC_interface_0_CONVST": {
            "ports": [
              "FPGA_ADC_interface_0/CONVST",
              "CONVST"
            ]
          },
          "DB_1": {
            "ports": [
              "DB",
              "FPGA_ADC_interface_0/DB"
            ]
          },
          "EOC_1": {
            "ports": [
              "EOC",
              "FPGA_ADC_interface_0/EOC"
            ]
          },
          "FPGA_ADC_interface_0_CS": {
            "ports": [
              "FPGA_ADC_interface_0/CS",
              "CS"
            ]
          },
          "FPGA_ADC_interface_0_RD": {
            "ports": [
              "FPGA_ADC_interface_0/RD",
              "RD"
            ]
          },
          "FPGA_ADC_interface_0_A": {
            "ports": [
              "FPGA_ADC_interface_0/A",
              "A"
            ]
          },
          "FPGA_ADC_interface_0_DONE": {
            "ports": [
              "FPGA_ADC_interface_0/DONE",
              "DONE"
            ]
          },
          "clk_wiz_1_clk_out2": {
            "ports": [
              "CLK_8MHZ",
              "FPGA_ADC_interface_0/CLK_8MHZ"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "RESET",
              "FPGA_ADC_interface_0/RESET"
            ]
          },
          "BTN1_1": {
            "ports": [
              "ENABLE",
              "FPGA_ADC_interface_0/ENABLE"
            ]
          },
          "clk_wiz_1_clk_out1": {
            "ports": [
              "m_axis_aclk",
              "axis_clock_converter_0/m_axis_aclk",
              "axis_interconnect_0/ACLK",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "axi_fifo_mm_s_0/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "S00_AXIS_ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "axis_interconnect_0/ARESETN"
            ]
          },
          "m_axis_aresetn_1": {
            "ports": [
              "m_axis_aresetn",
              "axis_clock_converter_0/m_axis_aresetn",
              "axi_fifo_mm_s_0/s_axi_aresetn"
            ]
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0"
      },
      "clocking_and_reset": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "clk_out2": {
            "type": "clk",
            "direction": "O"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_out1": {
            "type": "clk",
            "direction": "O"
          },
          "mb_reset": {
            "type": "rst",
            "direction": "O"
          },
          "bus_struct_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sys_clock": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_0"
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_clk_wiz_1_100M_0",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "clk_wiz_1": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_1_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "833.33"
              },
              "CLKIN2_JITTER_PS": {
                "value": "1000.0"
              },
              "CLKOUT1_JITTER": {
                "value": "571.161"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "613.025"
              },
              "CLKOUT2_JITTER": {
                "value": "923.493"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "613.025"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "8.00"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "sys_clock"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "50.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "83.333"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "6.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "75"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "PRIM_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "SECONDARY_IN_FREQ": {
                "value": "100.000"
              },
              "SECONDARY_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              },
              "USE_INCLK_SWITCHOVER": {
                "value": "false"
              }
            }
          }
        },
        "nets": {
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "util_vector_logic_0/Op1"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "proc_sys_reset_0/aux_reset_in"
            ]
          },
          "clk_wiz_1_locked": {
            "ports": [
              "clk_wiz_1/locked",
              "rst_clk_wiz_1_100M/dcm_locked",
              "proc_sys_reset_0/dcm_locked"
            ]
          },
          "proc_sys_reset_0_mb_reset": {
            "ports": [
              "proc_sys_reset_0/mb_reset",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "axi_gpio_1_gpio2_io_o": {
            "ports": [
              "Din",
              "xlslice_1/Din"
            ]
          },
          "clk_wiz_1_clk_out2": {
            "ports": [
              "clk_wiz_1/clk_out2",
              "clk_out2",
              "proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "Net": {
            "ports": [
              "reset",
              "rst_clk_wiz_1_100M/ext_reset_in",
              "clk_wiz_1/reset",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst",
              "proc_sys_reset_0/mb_debug_sys_rst"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "clk_wiz_1_clk_out1": {
            "ports": [
              "clk_wiz_1/clk_out1",
              "clk_out1",
              "rst_clk_wiz_1_100M/slowest_sync_clk"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb_reset"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "bus_struct_reset"
            ]
          },
          "rst_clk_wiz_1_100M_interconnect_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "sys_clock_1": {
            "ports": [
              "sys_clock",
              "clk_wiz_1/clk_in1"
            ]
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "design_1_axi_quad_spi_0_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "0"
          },
          "C_NUM_TRANSFER_BITS": {
            "value": "32"
          },
          "C_SCK_RATIO": {
            "value": "16"
          },
          "C_USE_STARTUP": {
            "value": "0"
          },
          "FIFO_INCLUDED": {
            "value": "0"
          },
          "Master_mode": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axi_emc_0_EMC_INTF": {
        "interface_ports": [
          "cellular_ram",
          "axi_emc_0/EMC_INTF"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "ADC2/S_AXI"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_emc_0/S_AXI_MEM"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "push_buttons_1bit",
          "axi_gpio_0/GPIO"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_0/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "led_2bits",
          "axi_gpio_0/GPIO2"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "ADC1/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      }
    },
    "nets": {
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "clocking_and_reset/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "clocking_and_reset/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_0/Debug_SYS_Rst",
          "clocking_and_reset/mb_debug_sys_rst"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clocking_and_reset/clk_out1",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "microblaze_0_axi_periph/S00_ACLK",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/ACLK",
          "axi_emc_0/s_axi_aclk",
          "microblaze_0_axi_periph/M01_ACLK",
          "axi_emc_0/rdclk",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "microblaze_0_axi_periph/M04_ACLK",
          "ADC1/m_axis_aclk",
          "ADC2/m_axis_aclk",
          "microblaze_0_axi_periph/M05_ACLK",
          "axi_quad_spi_0/s_axi_aclk",
          "microblaze_0_axi_periph/M06_ACLK"
        ]
      },
      "EOC_1": {
        "ports": [
          "EOC_ADC1",
          "ADC1/EOC"
        ]
      },
      "DB_1": {
        "ports": [
          "DB_ADC1",
          "ADC1/DB"
        ]
      },
      "FPGA_ADC_interface_0_CONVST": {
        "ports": [
          "ADC1/CONVST",
          "CONVST_ADC1"
        ]
      },
      "FPGA_ADC_interface_0_CS": {
        "ports": [
          "ADC1/CS",
          "CS_ADC1"
        ]
      },
      "FPGA_ADC_interface_0_RD": {
        "ports": [
          "ADC1/RD",
          "RD_ADC1"
        ]
      },
      "BTN1_1": {
        "ports": [
          "xlslice_0/Dout",
          "ADC1/ENABLE"
        ]
      },
      "FPGA_ADC_interface_0_A": {
        "ports": [
          "ADC1/A",
          "A_ADC1"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clocking_and_reset/sys_clock"
        ]
      },
      "Net": {
        "ports": [
          "reset",
          "clocking_and_reset/reset"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clocking_and_reset/clk_out2",
          "ADC1/CLK_8MHZ",
          "ADC2/CLK_8MHZ",
          "axi_quad_spi_0/ext_spi_clk"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "clocking_and_reset/peripheral_reset",
          "ADC1/RESET",
          "ADC2/RESET"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "clocking_and_reset/peripheral_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "axi_emc_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "microblaze_0_axi_periph/M04_ARESETN",
          "ADC1/S00_AXIS_ARESETN",
          "microblaze_0_axi_periph/M05_ARESETN",
          "ADC2/S00_AXIS_ARESETN",
          "axi_quad_spi_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M06_ARESETN"
        ]
      },
      "rst_clk_wiz_1_100M_interconnect_aresetn": {
        "ports": [
          "clocking_and_reset/interconnect_aresetn",
          "ADC1/m_axis_aresetn",
          "ADC2/m_axis_aresetn"
        ]
      },
      "axi_gpio_1_gpio2_io_o": {
        "ports": [
          "axi_gpio_1/gpio2_io_o",
          "xlslice_0/Din",
          "xlslice_2/Din",
          "clocking_and_reset/Din"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "ADC2/ENABLE"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_gpio_1/gpio_io_i"
        ]
      },
      "ADC1_DONE": {
        "ports": [
          "ADC1/DONE",
          "xlconcat_0/In0"
        ]
      },
      "ADC2_DONE": {
        "ports": [
          "ADC2/DONE",
          "xlconcat_0/In1"
        ]
      },
      "ADC2_CONVST": {
        "ports": [
          "ADC2/CONVST",
          "CONVST_ADC2"
        ]
      },
      "ADC2_CS": {
        "ports": [
          "ADC2/CS",
          "CS_ADC2"
        ]
      },
      "ADC2_A": {
        "ports": [
          "ADC2/A",
          "A_ADC2"
        ]
      },
      "ADC2_RD": {
        "ports": [
          "ADC2/RD",
          "RD_ADC2"
        ]
      },
      "EOC_ADC2_1": {
        "ports": [
          "EOC_ADC2",
          "ADC2/EOC"
        ]
      },
      "DB_ADC2_1": {
        "ports": [
          "DB_ADC2",
          "ADC2/DB"
        ]
      },
      "axi_quad_spi_0_io0_o": {
        "ports": [
          "axi_quad_spi_0/io0_o",
          "MOSI_OSC"
        ]
      },
      "axi_quad_spi_0_sck_o": {
        "ports": [
          "axi_quad_spi_0/sck_o",
          "SCK_OSC"
        ]
      },
      "axi_quad_spi_0_ss_o": {
        "ports": [
          "axi_quad_spi_0/ss_o",
          "SS_OSC"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_emc_0_Mem0": {
                "address_block": "/axi_emc_0/S_AXI_MEM/Mem0",
                "offset": "0x60000000",
                "range": "32M"
              },
              "SEG_axi_fifo_mm_s_0_Mem0": {
                "address_block": "/ADC1/axi_fifo_mm_s_0/S_AXI/Mem0",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_fifo_mm_s_0_Mem01": {
                "address_block": "/ADC2/axi_fifo_mm_s_0/S_AXI/Mem0",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              }
            }
          }
        }
      }
    }
  }
}