{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511750130883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511750130888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 00:35:30 2017 " "Processing started: Mon Nov 27 00:35:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511750130888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750130888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750130888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511750131486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511750131486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jogo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jogo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jogo-circuito " "Found design unit 1: jogo-circuito" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148287 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jogo " "Found entity 1: Jogo" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ButtonSync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREQ-circuito " "Found design unit 1: DIV_FREQ-circuito" {  } { { "DIV_FREQ.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DIV_FREQ.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148290 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREQ " "Found entity 1: DIV_FREQ" {  } { { "DIV_FREQ.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DIV_FREQ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_DIV-circuito " "Found design unit 1: MUX_DIV-circuito" {  } { { "MUX_DIV.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_DIV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148292 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_DIV " "Found entity 1: MUX_DIV" {  } { { "MUX_DIV.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_DIV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT-circuito " "Found design unit 1: CONT-circuito" {  } { { "CONT.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148293 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT " "Found entity 1: CONT" {  } { { "CONT.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-circuito " "Found design unit 1: MUX_8-circuito" {  } { { "MUX_8.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148295 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_P-circuito " "Found design unit 1: MUX_P-circuito" {  } { { "MUX_P.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_P.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148296 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_P " "Found entity 1: MUX_P" {  } { { "MUX_P.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_P.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP-circuito " "Found design unit 1: COMP-circuito" {  } { { "COMP.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/COMP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148298 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "COMP.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/COMP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_8-circuito " "Found design unit 1: REG_8-circuito" {  } { { "REG_8.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/REG_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148299 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_8 " "Found entity 1: REG_8" {  } { { "REG_8.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/REG_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_2-circuito " "Found design unit 1: REG_2-circuito" {  } { { "REG_2.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/REG_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148301 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_2 " "Found entity 1: REG_2" {  } { { "REG_2.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/REG_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECOD-circuito " "Found design unit 1: DECOD-circuito" {  } { { "DECOD.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148302 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECOD " "Found entity 1: DECOD" {  } { { "DECOD.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECOD_LED-circuito " "Found design unit 1: DECOD_LED-circuito" {  } { { "DECOD_LED.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD_LED.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148304 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECOD_LED " "Found entity 1: DECOD_LED" {  } { { "DECOD_LED.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD_LED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_lvl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_lvl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECOD_LVL-circuito " "Found design unit 1: DECOD_LVL-circuito" {  } { { "DECOD_LVL.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD_LVL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148306 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECOD_LVL " "Found entity 1: DECOD_LVL" {  } { { "DECOD_LVL.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD_LVL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM1-behavioral " "Found design unit 1: ROM1-behavioral" {  } { { "ROM1.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148307 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM2-behavioral " "Found design unit 1: ROM2-behavioral" {  } { { "ROM2.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM2 " "Found entity 1: ROM2" {  } { { "ROM2.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM3-behavioral " "Found design unit 1: ROM3-behavioral" {  } { { "ROM3.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148311 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM3 " "Found entity 1: ROM3" {  } { { "ROM3.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM4-behavioral " "Found design unit 1: ROM4-behavioral" {  } { { "ROM4.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM4 " "Found entity 1: ROM4" {  } { { "ROM4.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-circuito " "Found design unit 1: DATAPATH-circuito" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148314 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLE-circuito " "Found design unit 1: CONTROLE-circuito" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148316 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLE " "Found entity 1: CONTROLE" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750148316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Jogo " "Elaborating entity \"Jogo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511750148398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt2 Jogo.vhd(16) " "Verilog HDL or VHDL warning at Jogo.vhd(16): object \"bt2\" assigned a value but never read" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511750148448 "|Jogo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt3 Jogo.vhd(16) " "Verilog HDL or VHDL warning at Jogo.vhd(16): object \"bt3\" assigned a value but never read" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511750148448 "|Jogo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:bs " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:bs\"" {  } { { "Jogo.vhd" "bs" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLE CONTROLE:c " "Elaborating entity \"CONTROLE\" for hierarchy \"CONTROLE:c\"" {  } { { "Jogo.vhd" "c" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(30) " "VHDL Process Statement warning at CONTROLE.vhd(30): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750148451 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(36) " "VHDL Process Statement warning at CONTROLE.vhd(36): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750148451 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(45) " "VHDL Process Statement warning at CONTROLE.vhd(45): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750148451 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(51) " "VHDL Process Statement warning at CONTROLE.vhd(51): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750148451 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc CONTROLE.vhd(60) " "VHDL Process Statement warning at CONTROLE.vhd(60): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750148451 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc CONTROLE.vhd(66) " "VHDL Process Statement warning at CONTROLE.vhd(66): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750148451 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(75) " "VHDL Process Statement warning at CONTROLE.vhd(75): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc CONTROLE.vhd(81) " "VHDL Process Statement warning at CONTROLE.vhd(81): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximoEstado CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"proximoEstado\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"RESET\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ena_resto CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"ena_resto\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ena_reg_2 CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"ena_reg_2\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ena_pts CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"ena_pts\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_pts CONTROLE.vhd(26) " "Inferred latch for \"ena_pts\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_reg_2 CONTROLE.vhd(26) " "Inferred latch for \"ena_reg_2\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_resto CONTROLE.vhd(26) " "Inferred latch for \"ena_resto\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET CONTROLE.vhd(26) " "Inferred latch for \"RESET\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoEstado.Result CONTROLE.vhd(26) " "Inferred latch for \"proximoEstado.Result\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoEstado.Game CONTROLE.vhd(26) " "Inferred latch for \"proximoEstado.Game\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoEstado.Setup CONTROLE.vhd(26) " "Inferred latch for \"proximoEstado.Setup\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoEstado.Init CONTROLE.vhd(26) " "Inferred latch for \"proximoEstado.Init\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750148452 "|Jogo|CONTROLE:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:d " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:d\"" {  } { { "Jogo.vhd" "d" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tc_fantasma DATAPATH.vhd(21) " "Verilog HDL or VHDL warning at DATAPATH.vhd(21): object \"tc_fantasma\" assigned a value but never read" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511750148454 "|Jogo|DATAPATH:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_FREQ DATAPATH:d\|DIV_FREQ:div " "Elaborating entity \"DIV_FREQ\" for hierarchy \"DATAPATH:d\|DIV_FREQ:div\"" {  } { { "DATAPATH.vhd" "div" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_DIV DATAPATH:d\|MUX_DIV:mux_d " "Elaborating entity \"MUX_DIV\" for hierarchy \"DATAPATH:d\|MUX_DIV:mux_d\"" {  } { { "DATAPATH.vhd" "mux_d" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_LVL DATAPATH:d\|DECOD_LVL:decod_l " "Elaborating entity \"DECOD_LVL\" for hierarchy \"DATAPATH:d\|DECOD_LVL:decod_l\"" {  } { { "DATAPATH.vhd" "decod_l" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT DATAPATH:d\|CONT:c1 " "Elaborating entity \"CONT\" for hierarchy \"DATAPATH:d\|CONT:c1\"" {  } { { "DATAPATH.vhd" "c1" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 DATAPATH:d\|ROM1:r1 " "Elaborating entity \"ROM1\" for hierarchy \"DATAPATH:d\|ROM1:r1\"" {  } { { "DATAPATH.vhd" "r1" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM2 DATAPATH:d\|ROM2:r2 " "Elaborating entity \"ROM2\" for hierarchy \"DATAPATH:d\|ROM2:r2\"" {  } { { "DATAPATH.vhd" "r2" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM3 DATAPATH:d\|ROM3:r3 " "Elaborating entity \"ROM3\" for hierarchy \"DATAPATH:d\|ROM3:r3\"" {  } { { "DATAPATH.vhd" "r3" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750148991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM4 DATAPATH:d\|ROM4:r4 " "Elaborating entity \"ROM4\" for hierarchy \"DATAPATH:d\|ROM4:r4\"" {  } { { "DATAPATH.vhd" "r4" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750149051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_2 DATAPATH:d\|REG_2:re_2 " "Elaborating entity \"REG_2\" for hierarchy \"DATAPATH:d\|REG_2:re_2\"" {  } { { "DATAPATH.vhd" "re_2" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750149067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8 DATAPATH:d\|MUX_8:mux_r " "Elaborating entity \"MUX_8\" for hierarchy \"DATAPATH:d\|MUX_8:mux_r\"" {  } { { "DATAPATH.vhd" "mux_r" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750149086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD DATAPATH:d\|DECOD:decod_hex1 " "Elaborating entity \"DECOD\" for hierarchy \"DATAPATH:d\|DECOD:decod_hex1\"" {  } { { "DATAPATH.vhd" "decod_hex1" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750149102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_8 DATAPATH:d\|REG_8:re_u " "Elaborating entity \"REG_8\" for hierarchy \"DATAPATH:d\|REG_8:re_u\"" {  } { { "DATAPATH.vhd" "re_u" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750149229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP DATAPATH:d\|COMP:com " "Elaborating entity \"COMP\" for hierarchy \"DATAPATH:d\|COMP:com\"" {  } { { "DATAPATH.vhd" "com" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750149246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_LED DATAPATH:d\|DECOD_LED:decod_leds " "Elaborating entity \"DECOD_LED\" for hierarchy \"DATAPATH:d\|DECOD_LED:decod_leds\"" {  } { { "DATAPATH.vhd" "decod_leds" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750149264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_P DATAPATH:d\|MUX_P:mux_pts " "Elaborating entity \"MUX_P\" for hierarchy \"DATAPATH:d\|MUX_P:mux_pts\"" {  } { { "DATAPATH.vhd" "mux_pts" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750149304 ""}
{ "Error" "EVRFX_VHDL_ERROR_CONDITIONAL_SIGNAL_ASSIGNMENT_NUM_ELEMENTS_MISMATCH" "MUX_P.vhd(20) " "VHDL Conditional Signal Assignment error at MUX_P.vhd(20): conditional waveforms must have same number of elements" {  } { { "MUX_P.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_P.vhd" 20 0 0 } }  } 0 10395 "VHDL Conditional Signal Assignment error at %1!s!: conditional waveforms must have same number of elements" 0 0 "Analysis & Synthesis" 0 -1 1511750149305 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DATAPATH:d\|MUX_P:mux_pts " "Can't elaborate user hierarchy \"DATAPATH:d\|MUX_P:mux_pts\"" {  } { { "DATAPATH.vhd" "mux_pts" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 171 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750149305 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511750149525 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 27 00:35:49 2017 " "Processing ended: Mon Nov 27 00:35:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511750149525 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511750149525 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511750149525 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750149525 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750150277 ""}
