{
  "module_name": "reg.h",
  "hash_id": "0e2bb05eb36f530ec10dc5d3bebe4dee159b086fcff78259ca79d15654754d20",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/gvt/reg.h",
  "human_readable_source": " \n\n#ifndef _GVT_REG_H\n#define _GVT_REG_H\n\n#define INTEL_GVT_PCI_CLASS_VGA_OTHER   0x80\n\n#define INTEL_GVT_PCI_GMCH_CONTROL\t0x50\n#define   BDW_GMCH_GMS_SHIFT\t\t8\n#define   BDW_GMCH_GMS_MASK\t\t0xff\n\n#define INTEL_GVT_PCI_SWSCI\t\t0xe8\n#define   SWSCI_SCI_SELECT\t\t(1 << 15)\n#define   SWSCI_SCI_TRIGGER\t\t1\n\n#define INTEL_GVT_PCI_OPREGION\t\t0xfc\n\n#define INTEL_GVT_OPREGION_CLID\t\t0x1AC\n#define INTEL_GVT_OPREGION_SCIC\t\t0x200\n#define   OPREGION_SCIC_FUNC_MASK\t0x1E\n#define   OPREGION_SCIC_FUNC_SHIFT\t1\n#define   OPREGION_SCIC_SUBFUNC_MASK\t0xFF00\n#define   OPREGION_SCIC_SUBFUNC_SHIFT\t8\n#define   OPREGION_SCIC_EXIT_MASK\t0xE0\n#define INTEL_GVT_OPREGION_SCIC_F_GETBIOSDATA         4\n#define INTEL_GVT_OPREGION_SCIC_F_GETBIOSCALLBACKS    6\n#define INTEL_GVT_OPREGION_SCIC_SF_SUPPRTEDCALLS      0\n#define INTEL_GVT_OPREGION_SCIC_SF_REQEUSTEDCALLBACKS 1\n#define INTEL_GVT_OPREGION_PARM                   0x204\n\n#define INTEL_GVT_OPREGION_PAGES\t2\n#define INTEL_GVT_OPREGION_SIZE\t\t(INTEL_GVT_OPREGION_PAGES * PAGE_SIZE)\n#define INTEL_GVT_OPREGION_VBT_OFFSET\t0x400\n#define INTEL_GVT_OPREGION_VBT_SIZE\t\\\n\t\t(INTEL_GVT_OPREGION_SIZE - INTEL_GVT_OPREGION_VBT_OFFSET)\n\n#define VGT_SPRSTRIDE(pipe)\t_PIPE(pipe, _SPRA_STRIDE, _PLANE_STRIDE_2_B)\n\n#define _REG_701C0(pipe, plane) (0x701c0 + pipe * 0x1000 + (plane - 1) * 0x100)\n#define _REG_701C4(pipe, plane) (0x701c4 + pipe * 0x1000 + (plane - 1) * 0x100)\n\n#define SKL_FLIP_EVENT(pipe, plane) (PRIMARY_A_FLIP_DONE + (plane) * 3 + (pipe))\n\n#define REG50080_FLIP_TYPE_MASK\t0x3\n#define REG50080_FLIP_TYPE_ASYNC\t0x1\n\n#define REG_50080(_pipe, _plane) ({ \\\n\ttypeof(_pipe) (p) = (_pipe); \\\n\ttypeof(_plane) (q) = (_plane); \\\n\t(((p) == PIPE_A) ? (((q) == PLANE_PRIMARY) ? (_MMIO(0x50080)) : \\\n\t\t(_MMIO(0x50090))) : \\\n\t(((p) == PIPE_B) ? (((q) == PLANE_PRIMARY) ? (_MMIO(0x50088)) : \\\n\t\t(_MMIO(0x50098))) : \\\n\t(((p) == PIPE_C) ? (((q) == PLANE_PRIMARY) ? (_MMIO(0x5008C)) : \\\n\t\t(_MMIO(0x5009C))) : \\\n\t\t(_MMIO(0x50080))))); })\n\n#define REG_50080_TO_PIPE(_reg) ({ \\\n\ttypeof(_reg) (reg) = (_reg); \\\n\t(((reg) == 0x50080 || (reg) == 0x50090) ? (PIPE_A) : \\\n\t(((reg) == 0x50088 || (reg) == 0x50098) ? (PIPE_B) : \\\n\t(((reg) == 0x5008C || (reg) == 0x5009C) ? (PIPE_C) : \\\n\t(INVALID_PIPE)))); })\n\n#define REG_50080_TO_PLANE(_reg) ({ \\\n\ttypeof(_reg) (reg) = (_reg); \\\n\t(((reg) == 0x50080 || (reg) == 0x50088 || (reg) == 0x5008C) ? \\\n\t\t(PLANE_PRIMARY) : \\\n\t(((reg) == 0x50090 || (reg) == 0x50098 || (reg) == 0x5009C) ? \\\n\t\t(PLANE_SPRITE0) : (I915_MAX_PLANES))); })\n\n#define GFX_MODE_BIT_SET_IN_MASK(val, bit) \\\n\t\t((((bit) & 0xffff0000) == 0) && !!((val) & (((bit) << 16))))\n\n#define IS_MASKED_BITS_ENABLED(_val, _b) \\\n\t\t(((_val) & _MASKED_BIT_ENABLE(_b)) == _MASKED_BIT_ENABLE(_b))\n#define IS_MASKED_BITS_DISABLED(_val, _b) \\\n\t\t((_val) & _MASKED_BIT_DISABLE(_b))\n\n#define FORCEWAKE_RENDER_GEN9_REG 0xa278\n#define FORCEWAKE_ACK_RENDER_GEN9_REG 0x0D84\n#define FORCEWAKE_GT_GEN9_REG 0xa188\n#define FORCEWAKE_ACK_GT_GEN9_REG 0x130044\n#define FORCEWAKE_MEDIA_GEN9_REG 0xa270\n#define FORCEWAKE_ACK_MEDIA_GEN9_REG 0x0D88\n#define FORCEWAKE_ACK_HSW_REG 0x130044\n\n#define RB_HEAD_WRAP_CNT_MAX\t((1 << 11) - 1)\n#define RB_HEAD_WRAP_CNT_OFF\t21\n#define RB_HEAD_OFF_MASK\t((1U << 21) - (1U << 2))\n#define RB_TAIL_OFF_MASK\t((1U << 21) - (1U << 3))\n#define RB_TAIL_SIZE_MASK\t((1U << 21) - (1U << 12))\n#define _RING_CTL_BUF_SIZE(ctl) (((ctl) & RB_TAIL_SIZE_MASK) + \\\n\t\tI915_GTT_PAGE_SIZE)\n\n#define PCH_GPIO_BASE\t_MMIO(0xc5010)\n\n#define PCH_GMBUS0\t_MMIO(0xc5100)\n#define PCH_GMBUS1\t_MMIO(0xc5104)\n#define PCH_GMBUS2\t_MMIO(0xc5108)\n#define PCH_GMBUS3\t_MMIO(0xc510c)\n#define PCH_GMBUS4\t_MMIO(0xc5110)\n#define PCH_GMBUS5\t_MMIO(0xc5120)\n\n#define TRVATTL3PTRDW(i)\t_MMIO(0x4de0 + (i) * 4)\n#define TRNULLDETCT\t\t_MMIO(0x4de8)\n#define TRINVTILEDETCT\t\t_MMIO(0x4dec)\n#define TRVADR\t\t\t_MMIO(0x4df0)\n#define TRTTE\t\t\t_MMIO(0x4df4)\n#define RING_EXCC(base)\t\t_MMIO((base) + 0x28)\n#define RING_GFX_MODE(base)\t_MMIO((base) + 0x29c)\n#define VF_GUARDBAND\t\t_MMIO(0x83a4)\n\n#define BCS_TILE_REGISTER_VAL_OFFSET (0x43*4)\n\n \n#define PCH_PP_STATUS  _MMIO(0xc7200)\n#define PCH_PP_CONTROL _MMIO(0xc7204)\n#define PCH_PP_ON_DELAYS _MMIO(0xc7208)\n#define PCH_PP_OFF_DELAYS _MMIO(0xc720c)\n#define PCH_PP_DIVISOR _MMIO(0xc7210)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}