Analysis & Synthesis report for tpriscv_g4
Thu Jun 22 16:33:53 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: mux_clk:inst18|lpm_mux:LPM_MUX_component
 16. Parameter Settings for User Entity Instance: pll_config:inst17|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: mux2:inst19|lpm_mux:LPM_MUX_component
 18. altpll Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 22 16:33:53 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; tpriscv_g4                                     ;
; Top-level Entity Name              ; tpriscv_g4                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 12,137                                         ;
;     Total combinational functions  ; 11,568                                         ;
;     Dedicated logic registers      ; 2,950                                          ;
; Total registers                    ; 2950                                           ;
; Total pins                         ; 45                                             ;
; Total virtual pins                 ; 266                                            ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; tpriscv_g4         ; tpriscv_g4         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------+---------+
; ras_ctrl.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v                           ;         ;
; pc_mux.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pc_mux.v                             ;         ;
; jmp_ctrl.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/jmp_ctrl.v                           ;         ;
; haltnpipe_control.v              ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/haltnpipe_control.v                  ;         ;
; raminit.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/raminit.hex                          ;         ;
; util.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/util.v                               ;         ;
; rominit.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/rominit.hex                          ;         ;
; fetch.v                          ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/fetch.v                              ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v                            ;         ;
; tpriscv_g4.bdf                   ; yes             ; User Block Diagram/Schematic File     ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf                       ;         ;
; reg_bank.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/reg_bank.v                           ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v                                ;         ;
; sum4.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/sum4.v                               ;         ;
; rom_async.v                      ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/rom_async.v                          ;         ;
; stage_ifid.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v                         ;         ;
; stage_idex.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_idex.v                         ;         ;
; stage_exma.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_exma.v                         ;         ;
; ram_async.v                      ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v                          ;         ;
; stage_mawb.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_mawb.v                         ;         ;
; mem_control.v                    ; yes             ; User Verilog HDL File                 ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mem_control.v                        ;         ;
; mux2.v                           ; yes             ; User Wizard-Generated File            ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v                               ;         ;
; pll_config.v                     ; yes             ; User Wizard-Generated File            ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v                         ;         ;
; mux_clk.v                        ; yes             ; User Wizard-Generated File            ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v                            ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                          ; d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf       ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                          ; d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc    ;         ;
; muxlut.inc                       ; yes             ; Megafunction                          ; d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc      ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc      ;         ;
; db/mux_7rc.tdf                   ; yes             ; Auto-Generated Megafunction           ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/mux_7rc.tdf                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_config_altpll.v           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/pll_config_altpll.v               ;         ;
; db/mux_rsc.tdf                   ; yes             ; Auto-Generated Megafunction           ; C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/mux_rsc.tdf                       ;         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 12,137                                                                           ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 11568                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 8718                                                                             ;
;     -- 3 input functions                    ; 2195                                                                             ;
;     -- <=2 input functions                  ; 655                                                                              ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 11058                                                                            ;
;     -- arithmetic mode                      ; 510                                                                              ;
;                                             ;                                                                                  ;
; Total registers                             ; 2950                                                                             ;
;     -- Dedicated logic registers            ; 2950                                                                             ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; Virtual pins                                ; 266                                                                              ;
; I/O pins                                    ; 45                                                                               ;
;                                             ;                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; mux_clk:inst18|lpm_mux:LPM_MUX_component|mux_7rc:auto_generated|result_node[0]~0 ;
; Maximum fan-out                             ; 2950                                                                             ;
; Total fan-out                               ; 51675                                                                            ;
; Average fan-out                             ; 3.47                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name       ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+-------------------+--------------+
; |tpriscv_g4                                 ; 11568 (34)          ; 2950 (0)                  ; 0           ; 0            ; 0       ; 0         ; 45   ; 266          ; |tpriscv_g4                                                                            ; tpriscv_g4        ; work         ;
;    |Decoder:inst7|                          ; 119 (119)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|Decoder:inst7                                                              ; Decoder           ; work         ;
;    |alu:inst6|                              ; 1347 (1347)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|alu:inst6                                                                  ; alu               ; work         ;
;    |fetch:inst2|                            ; 8 (8)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|fetch:inst2                                                                ; fetch             ; work         ;
;    |haltnpipe_control:inst11|               ; 101 (101)           ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|haltnpipe_control:inst11                                                   ; haltnpipe_control ; work         ;
;    |jmp_ctrl:inst14|                        ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|jmp_ctrl:inst14                                                            ; jmp_ctrl          ; work         ;
;    |mem_control:inst13|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|mem_control:inst13                                                         ; mem_control       ; work         ;
;    |mux2:inst19|                            ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|mux2:inst19                                                                ; mux2              ; work         ;
;       |lpm_mux:LPM_MUX_component|           ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|mux2:inst19|lpm_mux:LPM_MUX_component                                      ; lpm_mux           ; work         ;
;          |mux_rsc:auto_generated|           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|mux2:inst19|lpm_mux:LPM_MUX_component|mux_rsc:auto_generated               ; mux_rsc           ; work         ;
;    |mux_clk:inst18|                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|mux_clk:inst18                                                             ; mux_clk           ; work         ;
;       |lpm_mux:LPM_MUX_component|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|mux_clk:inst18|lpm_mux:LPM_MUX_component                                   ; lpm_mux           ; work         ;
;          |mux_7rc:auto_generated|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|mux_clk:inst18|lpm_mux:LPM_MUX_component|mux_7rc:auto_generated            ; mux_7rc           ; work         ;
;    |pc_mux:inst15|                          ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|pc_mux:inst15                                                              ; pc_mux            ; work         ;
;    |pll_config:inst17|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|pll_config:inst17                                                          ; pll_config        ; work         ;
;       |altpll:altpll_component|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|pll_config:inst17|altpll:altpll_component                                  ; altpll            ; work         ;
;          |pll_config_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|pll_config:inst17|altpll:altpll_component|pll_config_altpll:auto_generated ; pll_config_altpll ; work         ;
;    |ram_async:inst9|                        ; 6800 (6800)         ; 2080 (2080)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|ram_async:inst9                                                            ; ram_async         ; work         ;
;    |ras_ctrl:inst21|                        ; 1967 (1967)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|ras_ctrl:inst21                                                            ; ras_ctrl          ; work         ;
;    |reg_bank:inst4|                         ; 18 (18)             ; 480 (480)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|reg_bank:inst4                                                             ; reg_bank          ; work         ;
;    |rom_async:inst1|                        ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|rom_async:inst1                                                            ; rom_async         ; work         ;
;    |stage_exma:inst8|                       ; 54 (54)             ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|stage_exma:inst8                                                           ; stage_exma        ; work         ;
;    |stage_idex:inst5|                       ; 798 (798)           ; 139 (139)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|stage_idex:inst5                                                           ; stage_idex        ; work         ;
;    |stage_ifid:inst3|                       ; 0 (0)               ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|stage_ifid:inst3                                                           ; stage_ifid        ; work         ;
;    |stage_mawb:inst10|                      ; 0 (0)               ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|stage_mawb:inst10                                                          ; stage_mawb        ; work         ;
;    |sum4:inst|                              ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpriscv_g4|sum4:inst                                                                  ; sum4              ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |tpriscv_g4|pll_config:inst17 ; pll_config.v    ;
; Altera ; LPM_MUX      ; 22.1    ; N/A          ; N/A          ; |tpriscv_g4|mux_clk:inst18    ; mux_clk.v       ;
; Altera ; LPM_MUX      ; 22.1    ; N/A          ; N/A          ; |tpriscv_g4|mux2:inst19       ; mux2.v          ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-------------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal         ; Free of Timing Hazards ;
+-------------------------------------------------------+-----------------------------+------------------------+
; ras_ctrl:inst21|pc_jmp_[7]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[6]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[5]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[4]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[3]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[2]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[1]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[0]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[31]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[30]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[29]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[28]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[27]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[26]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[25]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[24]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[23]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[22]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[21]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[20]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[19]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[18]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[17]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[16]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[15]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[14]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[13]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[12]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[11]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[10]                           ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[9]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|pc_jmp_[8]                            ; ras_ctrl:inst21|pc_jmp_[31] ; yes                    ;
; ras_ctrl:inst21|stack~327                             ; rtl~0                       ; yes                    ;
; ras_ctrl:inst21|tos[1]                                ; ras_ctrl:inst21|tos[31]     ; yes                    ;
; ras_ctrl:inst21|tos[0]                                ; ras_ctrl:inst21|tos[31]     ; yes                    ;
; ras_ctrl:inst21|stack~295                             ; rtl~1                       ; yes                    ;
; ras_ctrl:inst21|stack~263                             ; rtl~2                       ; yes                    ;
; ras_ctrl:inst21|stack~359                             ; rtl~3                       ; yes                    ;
; ras_ctrl:inst21|tos[3]                                ; ras_ctrl:inst21|tos[31]     ; yes                    ;
; ras_ctrl:inst21|tos[2]                                ; ras_ctrl:inst21|tos[31]     ; yes                    ;
; ras_ctrl:inst21|stack~167                             ; rtl~4                       ; yes                    ;
; ras_ctrl:inst21|stack~199                             ; rtl~5                       ; yes                    ;
; ras_ctrl:inst21|stack~135                             ; rtl~6                       ; yes                    ;
; ras_ctrl:inst21|stack~231                             ; rtl~7                       ; yes                    ;
; ras_ctrl:inst21|stack~71                              ; rtl~8                       ; yes                    ;
; ras_ctrl:inst21|stack~39                              ; rtl~9                       ; yes                    ;
; ras_ctrl:inst21|stack~7                               ; rtl~10                      ; yes                    ;
; ras_ctrl:inst21|stack~103                             ; rtl~11                      ; yes                    ;
; ras_ctrl:inst21|stack~423                             ; rtl~12                      ; yes                    ;
; ras_ctrl:inst21|stack~455                             ; rtl~13                      ; yes                    ;
; ras_ctrl:inst21|stack~391                             ; rtl~14                      ; yes                    ;
; ras_ctrl:inst21|stack~487                             ; rtl~15                      ; yes                    ;
; ras_ctrl:inst21|stack~711                             ; rtl~16                      ; yes                    ;
; ras_ctrl:inst21|stack~839                             ; rtl~17                      ; yes                    ;
; ras_ctrl:inst21|stack~583                             ; rtl~18                      ; yes                    ;
; ras_ctrl:inst21|stack~967                             ; rtl~19                      ; yes                    ;
; ras_ctrl:inst21|stack~807                             ; rtl~20                      ; yes                    ;
; ras_ctrl:inst21|stack~679                             ; rtl~21                      ; yes                    ;
; ras_ctrl:inst21|stack~551                             ; rtl~22                      ; yes                    ;
; ras_ctrl:inst21|stack~935                             ; rtl~23                      ; yes                    ;
; ras_ctrl:inst21|stack~647                             ; rtl~24                      ; yes                    ;
; ras_ctrl:inst21|stack~775                             ; rtl~25                      ; yes                    ;
; ras_ctrl:inst21|stack~519                             ; rtl~26                      ; yes                    ;
; ras_ctrl:inst21|stack~903                             ; rtl~27                      ; yes                    ;
; ras_ctrl:inst21|stack~871                             ; rtl~28                      ; yes                    ;
; ras_ctrl:inst21|stack~743                             ; rtl~29                      ; yes                    ;
; ras_ctrl:inst21|stack~615                             ; rtl~30                      ; yes                    ;
; ras_ctrl:inst21|stack~999                             ; rtl~31                      ; yes                    ;
; ras_ctrl:inst21|tos[4]                                ; ras_ctrl:inst21|tos[31]     ; yes                    ;
; ras_ctrl:inst21|stack~198                             ; rtl~5                       ; yes                    ;
; ras_ctrl:inst21|stack~166                             ; rtl~4                       ; yes                    ;
; ras_ctrl:inst21|stack~134                             ; rtl~6                       ; yes                    ;
; ras_ctrl:inst21|stack~230                             ; rtl~7                       ; yes                    ;
; ras_ctrl:inst21|stack~294                             ; rtl~1                       ; yes                    ;
; ras_ctrl:inst21|stack~326                             ; rtl~0                       ; yes                    ;
; ras_ctrl:inst21|stack~262                             ; rtl~2                       ; yes                    ;
; ras_ctrl:inst21|stack~358                             ; rtl~3                       ; yes                    ;
; ras_ctrl:inst21|stack~38                              ; rtl~9                       ; yes                    ;
; ras_ctrl:inst21|stack~70                              ; rtl~8                       ; yes                    ;
; ras_ctrl:inst21|stack~6                               ; rtl~10                      ; yes                    ;
; ras_ctrl:inst21|stack~102                             ; rtl~11                      ; yes                    ;
; ras_ctrl:inst21|stack~454                             ; rtl~13                      ; yes                    ;
; ras_ctrl:inst21|stack~422                             ; rtl~12                      ; yes                    ;
; ras_ctrl:inst21|stack~390                             ; rtl~14                      ; yes                    ;
; ras_ctrl:inst21|stack~486                             ; rtl~15                      ; yes                    ;
; ras_ctrl:inst21|stack~678                             ; rtl~21                      ; yes                    ;
; ras_ctrl:inst21|stack~806                             ; rtl~20                      ; yes                    ;
; ras_ctrl:inst21|stack~550                             ; rtl~22                      ; yes                    ;
; ras_ctrl:inst21|stack~934                             ; rtl~23                      ; yes                    ;
; ras_ctrl:inst21|stack~838                             ; rtl~17                      ; yes                    ;
; ras_ctrl:inst21|stack~710                             ; rtl~16                      ; yes                    ;
; ras_ctrl:inst21|stack~582                             ; rtl~18                      ; yes                    ;
; ras_ctrl:inst21|stack~966                             ; rtl~19                      ; yes                    ;
; ras_ctrl:inst21|stack~774                             ; rtl~25                      ; yes                    ;
; ras_ctrl:inst21|stack~646                             ; rtl~24                      ; yes                    ;
; ras_ctrl:inst21|stack~518                             ; rtl~26                      ; yes                    ;
; ras_ctrl:inst21|stack~902                             ; rtl~27                      ; yes                    ;
; ras_ctrl:inst21|stack~742                             ; rtl~29                      ; yes                    ;
; ras_ctrl:inst21|stack~870                             ; rtl~28                      ; yes                    ;
; ras_ctrl:inst21|stack~614                             ; rtl~30                      ; yes                    ;
; Number of user-specified and inferred latches = 1061  ;                             ;                        ;
+-------------------------------------------------------+-----------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+------------------------------------------+------------------------------------------------+
; Register name                            ; Reason for Removal                             ;
+------------------------------------------+------------------------------------------------+
; stage_ifid:inst3|inst[3,11,19,27]        ; Stuck at GND due to stuck port data_in         ;
; haltnpipe_control:inst11|ena_exma        ; Stuck at VCC due to stuck port data_in         ;
; haltnpipe_control:inst11|ena_mawb        ; Stuck at VCC due to stuck port data_in         ;
; stage_idex:inst5|rd[4]                   ; Stuck at GND due to stuck port data_in         ;
; stage_idex:inst5|op[3]                   ; Stuck at GND due to stuck port data_in         ;
; stage_idex:inst5|imm[7]                  ; Stuck at GND due to stuck port data_in         ;
; stage_exma:inst8|op[3]                   ; Stuck at GND due to stuck port data_in         ;
; stage_exma:inst8|rd[4]                   ; Stuck at GND due to stuck port data_in         ;
; stage_mawb:inst10|rd[4]                  ; Stuck at GND due to stuck port data_in         ;
; reg_bank:inst4|registers[22][13]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[28][29]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][11]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[28][31]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[22][15]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][1]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][7]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][3]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[22][17]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][5]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[17][19]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][7]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[22][19]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][9]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][9]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][11]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[22][21]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][13]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][25]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][15]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[22][23]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][17]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][11]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][19]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[22][25]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][21]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[17][21]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][23]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[22][27]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][25]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][13]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][27]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[22][29]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][29]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][5]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[29][31]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[22][31]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][1]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][15]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][3]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][1]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][5]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[17][23]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][7]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][3]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][9]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][17]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][11]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][5]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][13]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][27]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][15]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][7]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][17]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][19]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][19]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][9]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][21]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[17][25]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][23]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][11]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][25]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][21]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][27]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][13]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][29]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][13]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[30][31]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][15]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][1]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][23]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][3]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][17]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][5]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[17][27]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][7]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][19]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][9]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][25]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][11]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][21]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][13]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][29]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][15]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][23]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][17]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][27]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][19]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][25]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][21]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[17][29]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][23]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][27]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][25]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[19][29]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][27]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][29]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[23][31]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[31][29]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][2]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[25][23]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[20][27]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[25][25]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][13]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[25][27]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[20][29]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[25][29]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[16][3]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[25][31]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[20][31]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][1]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][15]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][3]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][1]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][5]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[17][7]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][7]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][3]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][9]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][17]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][11]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][5]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][13]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[16][19]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][15]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][7]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][17]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][19]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][19]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][9]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][21]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[17][9]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][23]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][11]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][25]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][21]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][27]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][13]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][29]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[16][9]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[26][31]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][15]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][1]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][23]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][3]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][17]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][5]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[17][11]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][7]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][19]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][9]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][25]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][11]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][21]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][13]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[16][21]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][15]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][23]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][17]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][27]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][19]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][25]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][21]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[17][13]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][23]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][27]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][25]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][29]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][27]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][29]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][29]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[27][31]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[21][31]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][1]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[18][31]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][3]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[22][1]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][5]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[17][15]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][7]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[22][3]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][9]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[19][1]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][11]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[22][5]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][13]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[16][23]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][15]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[22][7]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][17]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[19][3]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][19]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[22][9]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][21]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[17][17]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][23]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[22][11]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][25]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[19][5]          ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[28][27]         ; Merged with reg_bank:inst4|registers[16][1]    ;
; reg_bank:inst4|registers[29][18]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[22][26]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[29][26]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[16][26]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[30][2]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[23][2]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[30][10]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[19][18]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[30][18]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[23][10]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[30][26]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[17][26]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[31][2]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[23][18]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[31][10]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[19][26]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[31][18]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[23][26]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[24][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[31][26]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[20][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[24][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[18][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[24][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[20][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[24][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[17][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[24][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[20][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[24][20]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[18][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[24][24]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[20][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[24][28]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[16][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[25][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[20][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[25][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[18][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[25][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[20][20]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[25][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[17][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[25][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[20][24]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[25][20]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[18][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[25][24]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[20][28]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[25][28]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[16][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[26][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[21][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[26][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[18][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[26][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[21][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[26][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[17][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[26][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[21][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[26][20]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[18][20]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[26][24]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[21][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[26][28]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[16][20]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[27][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[21][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[27][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[18][24]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[27][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[21][20]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[27][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[17][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[27][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[21][24]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[27][20]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[18][28]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[27][24]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[21][28]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[27][28]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[28][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[22][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[28][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[19][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[28][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[22][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[28][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[17][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[28][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[22][8]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[28][20]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[19][4]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[28][24]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[22][12]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[28][28]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[16][24]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[29][0]          ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[22][16]         ; Merged with reg_bank:inst4|registers[16][4]    ;
; reg_bank:inst4|registers[16][14]         ; Merged with reg_bank:inst4|registers[16][6]    ;
; reg_bank:inst4|registers[16][30]         ; Merged with reg_bank:inst4|registers[16][6]    ;
; reg_bank:inst4|registers[17][30]         ; Merged with reg_bank:inst4|registers[16][6]    ;
; reg_bank:inst4|registers[19][30]         ; Merged with reg_bank:inst4|registers[16][6]    ;
; reg_bank:inst4|registers[23][30]         ; Merged with reg_bank:inst4|registers[16][6]    ;
; reg_bank:inst4|registers[31][30]         ; Merged with reg_bank:inst4|registers[16][6]    ;
; reg_bank:inst4|registers[29][4]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[19][8]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[29][8]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[22][20]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[29][12]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[17][20]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[29][16]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[22][24]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[29][20]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[19][12]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[29][24]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[22][28]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[29][28]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[16][12]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[30][0]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[23][0]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[30][4]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[19][16]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[30][8]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[23][4]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[30][12]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[17][24]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[30][16]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[23][8]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[30][20]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[19][20]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[30][24]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[23][12]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[30][28]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[16][28]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[31][0]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[23][16]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[31][4]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[19][24]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[31][8]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[23][20]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[31][12]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[17][28]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[31][16]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[23][24]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[31][20]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[19][28]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[31][24]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[23][28]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[31][31]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[31][28]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[19][31]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][1]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[17][31]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][3]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][1]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][5]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[16][31]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][7]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][3]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][9]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[18][1]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][11]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][5]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][13]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[16][15]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][15]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][7]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][17]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[18][3]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][19]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][9]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][21]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[17][1]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][23]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][11]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][25]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[18][5]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][27]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][13]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][29]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[24][31]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][15]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][1]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[18][7]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][3]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][17]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][5]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[17][3]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][7]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][19]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][9]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[18][9]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][11]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][21]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][13]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[16][17]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][15]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][23]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][17]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[18][11]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][19]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[20][25]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][21]         ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[17][5]          ; Merged with reg_bank:inst4|registers[16][7]    ;
; reg_bank:inst4|registers[25][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[27][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[21][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[24][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[29][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[20][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[26][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[18][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[28][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[22][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[24][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[30][30]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[20][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[25][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[18][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[26][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[21][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[27][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[17][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[28][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[22][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[29][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[19][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[30][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[23][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[24][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[31][14]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[20][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[24][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[18][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[25][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[20][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[25][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[17][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[26][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[21][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[26][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[18][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[27][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[21][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[27][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[16][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[28][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[22][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[28][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[19][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[29][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[22][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[29][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[17][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[30][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[23][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[30][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[19][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[31][6]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[23][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[24][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[31][22]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[20][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[24][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[18][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[24][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[20][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[24][26]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[17][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[25][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[20][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[25][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[18][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[25][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[20][26]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[25][26]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[16][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[26][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[21][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[26][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[18][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[26][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[21][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[26][26]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[17][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[27][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[21][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[27][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[18][26]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[27][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[21][26]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[27][26]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[28][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[22][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[28][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[19][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[28][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[22][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[28][26]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[17][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[29][2]          ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[22][18]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[29][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; reg_bank:inst4|registers[19][10]         ; Merged with reg_bank:inst4|registers[16][10]   ;
; stage_idex:inst5|op[1]                   ; Merged with stage_idex:inst5|op[0]             ;
; stage_exma:inst8|op[1]                   ; Merged with stage_exma:inst8|op[0]             ;
; reg_bank:inst4|registers[16][6]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][7]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][1]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][4]          ; Merged with reg_bank:inst4|registers[16][0]    ;
; reg_bank:inst4|registers[16][10]         ; Merged with reg_bank:inst4|registers[16][0]    ;
; haltnpipe_control:inst11|ena_idex        ; Merged with haltnpipe_control:inst11|ena_fetch ;
; haltnpipe_control:inst11|ena_ifid        ; Merged with haltnpipe_control:inst11|ena_fetch ;
; reg_bank:inst4|registers[16][0]          ; Stuck at GND due to stuck port data_in         ;
; haltnpipe_control:inst11|used_regs[2][4] ; Stuck at GND due to stuck port data_in         ;
; haltnpipe_control:inst11|used_regs[1][4] ; Stuck at GND due to stuck port data_in         ;
; haltnpipe_control:inst11|used_regs[0][4] ; Stuck at GND due to stuck port data_in         ;
; reg_bank:inst4|registers[0][31]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][30]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][29]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][28]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][27]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][26]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][25]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][24]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][23]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][22]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][21]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][20]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][19]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][18]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][17]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][16]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][15]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][14]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][13]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][12]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][11]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][10]          ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][9]           ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][8]           ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][7]           ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][6]           ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][5]           ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][4]           ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][3]           ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][2]           ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][1]           ; Stuck at GND due to stuck port clock_enable    ;
; reg_bank:inst4|registers[0][0]           ; Stuck at GND due to stuck port clock_enable    ;
; stage_idex:inst5|imm[27]                 ; Merged with stage_idex:inst5|imm[19]           ;
; Total Number of Removed Registers = 564  ;                                                ;
+------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+-----------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+-----------------------------------+---------------------------+------------------------------------------------------------------------------------+
; haltnpipe_control:inst11|ena_mawb ; Stuck at VCC              ; stage_mawb:inst10|rd[4], reg_bank:inst4|registers[16][0],                          ;
;                                   ; due to stuck port data_in ; reg_bank:inst4|registers[0][31], reg_bank:inst4|registers[0][30],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][29], reg_bank:inst4|registers[0][28],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][27], reg_bank:inst4|registers[0][26],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][25], reg_bank:inst4|registers[0][24],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][23], reg_bank:inst4|registers[0][22],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][21], reg_bank:inst4|registers[0][20],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][19], reg_bank:inst4|registers[0][18],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][17], reg_bank:inst4|registers[0][16],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][15], reg_bank:inst4|registers[0][14],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][13], reg_bank:inst4|registers[0][12],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][11], reg_bank:inst4|registers[0][10],                  ;
;                                   ;                           ; reg_bank:inst4|registers[0][9], reg_bank:inst4|registers[0][8],                    ;
;                                   ;                           ; reg_bank:inst4|registers[0][7], reg_bank:inst4|registers[0][6],                    ;
;                                   ;                           ; reg_bank:inst4|registers[0][5], reg_bank:inst4|registers[0][4],                    ;
;                                   ;                           ; reg_bank:inst4|registers[0][3], reg_bank:inst4|registers[0][2],                    ;
;                                   ;                           ; reg_bank:inst4|registers[0][1], reg_bank:inst4|registers[0][0]                     ;
; stage_ifid:inst3|inst[11]         ; Stuck at GND              ; stage_idex:inst5|rd[4], haltnpipe_control:inst11|used_regs[2][4],                  ;
;                                   ; due to stuck port data_in ; haltnpipe_control:inst11|used_regs[1][4], haltnpipe_control:inst11|used_regs[0][4] ;
; haltnpipe_control:inst11|ena_exma ; Stuck at VCC              ; stage_exma:inst8|op[3], stage_exma:inst8|rd[4]                                     ;
;                                   ; due to stuck port data_in ;                                                                                    ;
; stage_ifid:inst3|inst[27]         ; Stuck at GND              ; stage_idex:inst5|imm[7]                                                            ;
;                                   ; due to stuck port data_in ;                                                                                    ;
+-----------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2950  ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2618  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ram_async:inst9|memory_ram[4][1]       ; 3       ;
; ram_async:inst9|memory_ram[0][0]       ; 3       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[0][1]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |tpriscv_g4|ram_async:inst9|q0[16]             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[1][3]   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |tpriscv_g4|ram_async:inst9|q0[9]              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[2][0]   ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |tpriscv_g4|stage_idex:inst5|busa[22]          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[255][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[254][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[253][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[252][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[251][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[250][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[249][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[248][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[247][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[246][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[245][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[244][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[243][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[242][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[241][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[240][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[239][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[238][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[237][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[236][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[235][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[234][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[233][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[232][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[231][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[230][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[229][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[228][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[227][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[226][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[225][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[224][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[223][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[222][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[221][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[220][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[219][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[218][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[217][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[216][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[215][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[214][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[213][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[212][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[211][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[210][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[209][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[208][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[207][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[206][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[205][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[204][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[203][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[202][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[201][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[200][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[199][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[198][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[197][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[196][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[195][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[194][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[193][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[192][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[191][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[190][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[189][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[188][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[187][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[186][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[185][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[184][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[183][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[182][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[181][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[180][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[179][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[178][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[177][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[176][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[175][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[174][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[173][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[172][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[171][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[170][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[169][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[168][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[167][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[166][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[165][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[164][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[163][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[162][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[161][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[160][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[159][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[158][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[157][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[156][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[155][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[154][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[153][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[152][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[151][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[150][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[149][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[148][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[147][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[146][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[145][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[144][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[143][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[142][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[141][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[140][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[139][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[138][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[137][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[136][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[135][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[134][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[133][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[132][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[131][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[130][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[129][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[128][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[127][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[126][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[125][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[124][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[123][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[122][3] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[121][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[120][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[119][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[118][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[117][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[116][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[115][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[114][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[113][7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[112][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[111][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[110][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[109][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[108][2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[107][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[106][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[105][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[104][5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[103][0] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[102][4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[101][6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[100][1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[99][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[98][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[97][5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[96][5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[95][5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[94][1]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[93][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[92][5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[91][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[90][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[89][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[88][1]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[87][6]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[86][6]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[85][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[84][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[83][6]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[82][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[81][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[80][0]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[79][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[78][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[77][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[76][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[75][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[74][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[73][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[72][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[71][1]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[70][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[69][5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[68][1]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[67][5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[66][1]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[65][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[64][1]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[63][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[62][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[61][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[60][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[59][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[58][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[57][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[56][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[55][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[54][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[53][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[52][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[51][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[50][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[49][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[48][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[47][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[46][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[45][5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[44][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[43][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[42][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[41][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[40][6]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[39][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[38][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[37][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[36][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[35][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[34][1]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[33][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[32][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[31][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[30][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[29][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[28][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[27][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[26][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[25][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[24][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[23][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[22][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[21][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[20][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[19][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[18][0]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[17][4]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[16][6]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[15][3]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[14][6]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[13][7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[12][2]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[11][5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[10][5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[9][3]   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[8][6]   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[7][3]   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[6][2]   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[5][5]   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[4][0]   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tpriscv_g4|ram_async:inst9|memory_ram[3][2]   ;
; 34:1               ; 32 bits   ; 704 LEs       ; 352 LEs              ; 352 LEs                ; Yes        ; |tpriscv_g4|stage_idex:inst5|busb[19]          ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; Yes        ; |tpriscv_g4|fetch:inst2|currPC[1]              ;
; 20:1               ; 29 bits   ; 377 LEs       ; 87 LEs               ; 290 LEs                ; Yes        ; |tpriscv_g4|fetch:inst2|currPC[24]             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; Yes        ; |tpriscv_g4|ram_async:inst9|q0[2]              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; Yes        ; |tpriscv_g4|ram_async:inst9|q0[29]             ;
; 36:1               ; 14 bits   ; 336 LEs       ; 126 LEs              ; 210 LEs                ; Yes        ; |tpriscv_g4|stage_exma:inst8|busc[4]           ;
; 38:1               ; 8 bits    ; 200 LEs       ; 96 LEs               ; 104 LEs                ; Yes        ; |tpriscv_g4|stage_exma:inst8|busc[16]          ;
; 40:1               ; 4 bits    ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |tpriscv_g4|stage_exma:inst8|busc[24]          ;
; 42:1               ; 2 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |tpriscv_g4|stage_exma:inst8|busc[28]          ;
; 44:1               ; 2 bits    ; 58 LEs        ; 32 LEs               ; 26 LEs                 ; Yes        ; |tpriscv_g4|stage_exma:inst8|busc[30]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |tpriscv_g4|Decoder:inst7|Selector20           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tpriscv_g4|Decoder:inst7|Selector1            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tpriscv_g4|alu:inst6|ShiftRight1              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tpriscv_g4|alu:inst6|ShiftRight0              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |tpriscv_g4|ras_ctrl:inst21|Selector51         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tpriscv_g4|alu:inst6|ShiftRight1              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |tpriscv_g4|ram_async:inst9|Mux2053            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tpriscv_g4|alu:inst6|ShiftRight0              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |tpriscv_g4|ras_ctrl:inst21|Selector103        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tpriscv_g4|alu:inst6|ShiftRight1              ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |tpriscv_g4|ras_ctrl:inst21|Selector16         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tpriscv_g4|alu:inst6|ShiftRight0              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |tpriscv_g4|Decoder:inst7|Selector9            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tpriscv_g4|alu:inst6|ShiftRight1              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tpriscv_g4|alu:inst6|ShiftRight0              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tpriscv_g4|ram_async:inst9|Mux2056            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tpriscv_g4|ram_async:inst9|Mux2057            ;
; 29:1               ; 2 bits    ; 38 LEs        ; 4 LEs                ; 34 LEs                 ; No         ; |tpriscv_g4|Decoder:inst7|Selector23           ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |tpriscv_g4|ram_async:inst9|Mux2054            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |tpriscv_g4|ram_async:inst9|Mux2053            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |tpriscv_g4|ram_async:inst9|Mux2053            ;
; 31:1               ; 2 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; No         ; |tpriscv_g4|Decoder:inst7|Selector25           ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |tpriscv_g4|ram_async:inst9|Mux2051            ;
; 32:1               ; 24 bits   ; 504 LEs       ; 504 LEs              ; 0 LEs                  ; No         ; |tpriscv_g4|ram_async:inst9|Mux2054            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |tpriscv_g4|ram_async:inst9|Mux2051            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_clk:inst18|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+-----------------------------------------------+
; Parameter Name         ; Value        ; Type                                          ;
+------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 1            ; Signed Integer                                ;
; LPM_SIZE               ; 2            ; Signed Integer                                ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                       ;
; CBXI_PARAMETER         ; mux_7rc      ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                       ;
+------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_config:inst17|altpll:altpll_component ;
+-------------------------------+------------------------------+-------------------------+
; Parameter Name                ; Value                        ; Type                    ;
+-------------------------------+------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                 ;
; PLL_TYPE                      ; AUTO                         ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_config ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                 ;
; LOCK_HIGH                     ; 1                            ; Untyped                 ;
; LOCK_LOW                      ; 1                            ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                 ;
; SKIP_VCO                      ; OFF                          ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                 ;
; BANDWIDTH                     ; 0                            ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                 ;
; DOWN_SPREAD                   ; 0                            ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 40000                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                 ;
; DPA_DIVIDER                   ; 0                            ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                 ;
; VCO_MIN                       ; 0                            ; Untyped                 ;
; VCO_MAX                       ; 0                            ; Untyped                 ;
; VCO_CENTER                    ; 0                            ; Untyped                 ;
; PFD_MIN                       ; 0                            ; Untyped                 ;
; PFD_MAX                       ; 0                            ; Untyped                 ;
; M_INITIAL                     ; 0                            ; Untyped                 ;
; M                             ; 0                            ; Untyped                 ;
; N                             ; 1                            ; Untyped                 ;
; M2                            ; 1                            ; Untyped                 ;
; N2                            ; 1                            ; Untyped                 ;
; SS                            ; 1                            ; Untyped                 ;
; C0_HIGH                       ; 0                            ; Untyped                 ;
; C1_HIGH                       ; 0                            ; Untyped                 ;
; C2_HIGH                       ; 0                            ; Untyped                 ;
; C3_HIGH                       ; 0                            ; Untyped                 ;
; C4_HIGH                       ; 0                            ; Untyped                 ;
; C5_HIGH                       ; 0                            ; Untyped                 ;
; C6_HIGH                       ; 0                            ; Untyped                 ;
; C7_HIGH                       ; 0                            ; Untyped                 ;
; C8_HIGH                       ; 0                            ; Untyped                 ;
; C9_HIGH                       ; 0                            ; Untyped                 ;
; C0_LOW                        ; 0                            ; Untyped                 ;
; C1_LOW                        ; 0                            ; Untyped                 ;
; C2_LOW                        ; 0                            ; Untyped                 ;
; C3_LOW                        ; 0                            ; Untyped                 ;
; C4_LOW                        ; 0                            ; Untyped                 ;
; C5_LOW                        ; 0                            ; Untyped                 ;
; C6_LOW                        ; 0                            ; Untyped                 ;
; C7_LOW                        ; 0                            ; Untyped                 ;
; C8_LOW                        ; 0                            ; Untyped                 ;
; C9_LOW                        ; 0                            ; Untyped                 ;
; C0_INITIAL                    ; 0                            ; Untyped                 ;
; C1_INITIAL                    ; 0                            ; Untyped                 ;
; C2_INITIAL                    ; 0                            ; Untyped                 ;
; C3_INITIAL                    ; 0                            ; Untyped                 ;
; C4_INITIAL                    ; 0                            ; Untyped                 ;
; C5_INITIAL                    ; 0                            ; Untyped                 ;
; C6_INITIAL                    ; 0                            ; Untyped                 ;
; C7_INITIAL                    ; 0                            ; Untyped                 ;
; C8_INITIAL                    ; 0                            ; Untyped                 ;
; C9_INITIAL                    ; 0                            ; Untyped                 ;
; C0_MODE                       ; BYPASS                       ; Untyped                 ;
; C1_MODE                       ; BYPASS                       ; Untyped                 ;
; C2_MODE                       ; BYPASS                       ; Untyped                 ;
; C3_MODE                       ; BYPASS                       ; Untyped                 ;
; C4_MODE                       ; BYPASS                       ; Untyped                 ;
; C5_MODE                       ; BYPASS                       ; Untyped                 ;
; C6_MODE                       ; BYPASS                       ; Untyped                 ;
; C7_MODE                       ; BYPASS                       ; Untyped                 ;
; C8_MODE                       ; BYPASS                       ; Untyped                 ;
; C9_MODE                       ; BYPASS                       ; Untyped                 ;
; C0_PH                         ; 0                            ; Untyped                 ;
; C1_PH                         ; 0                            ; Untyped                 ;
; C2_PH                         ; 0                            ; Untyped                 ;
; C3_PH                         ; 0                            ; Untyped                 ;
; C4_PH                         ; 0                            ; Untyped                 ;
; C5_PH                         ; 0                            ; Untyped                 ;
; C6_PH                         ; 0                            ; Untyped                 ;
; C7_PH                         ; 0                            ; Untyped                 ;
; C8_PH                         ; 0                            ; Untyped                 ;
; C9_PH                         ; 0                            ; Untyped                 ;
; L0_HIGH                       ; 1                            ; Untyped                 ;
; L1_HIGH                       ; 1                            ; Untyped                 ;
; G0_HIGH                       ; 1                            ; Untyped                 ;
; G1_HIGH                       ; 1                            ; Untyped                 ;
; G2_HIGH                       ; 1                            ; Untyped                 ;
; G3_HIGH                       ; 1                            ; Untyped                 ;
; E0_HIGH                       ; 1                            ; Untyped                 ;
; E1_HIGH                       ; 1                            ; Untyped                 ;
; E2_HIGH                       ; 1                            ; Untyped                 ;
; E3_HIGH                       ; 1                            ; Untyped                 ;
; L0_LOW                        ; 1                            ; Untyped                 ;
; L1_LOW                        ; 1                            ; Untyped                 ;
; G0_LOW                        ; 1                            ; Untyped                 ;
; G1_LOW                        ; 1                            ; Untyped                 ;
; G2_LOW                        ; 1                            ; Untyped                 ;
; G3_LOW                        ; 1                            ; Untyped                 ;
; E0_LOW                        ; 1                            ; Untyped                 ;
; E1_LOW                        ; 1                            ; Untyped                 ;
; E2_LOW                        ; 1                            ; Untyped                 ;
; E3_LOW                        ; 1                            ; Untyped                 ;
; L0_INITIAL                    ; 1                            ; Untyped                 ;
; L1_INITIAL                    ; 1                            ; Untyped                 ;
; G0_INITIAL                    ; 1                            ; Untyped                 ;
; G1_INITIAL                    ; 1                            ; Untyped                 ;
; G2_INITIAL                    ; 1                            ; Untyped                 ;
; G3_INITIAL                    ; 1                            ; Untyped                 ;
; E0_INITIAL                    ; 1                            ; Untyped                 ;
; E1_INITIAL                    ; 1                            ; Untyped                 ;
; E2_INITIAL                    ; 1                            ; Untyped                 ;
; E3_INITIAL                    ; 1                            ; Untyped                 ;
; L0_MODE                       ; BYPASS                       ; Untyped                 ;
; L1_MODE                       ; BYPASS                       ; Untyped                 ;
; G0_MODE                       ; BYPASS                       ; Untyped                 ;
; G1_MODE                       ; BYPASS                       ; Untyped                 ;
; G2_MODE                       ; BYPASS                       ; Untyped                 ;
; G3_MODE                       ; BYPASS                       ; Untyped                 ;
; E0_MODE                       ; BYPASS                       ; Untyped                 ;
; E1_MODE                       ; BYPASS                       ; Untyped                 ;
; E2_MODE                       ; BYPASS                       ; Untyped                 ;
; E3_MODE                       ; BYPASS                       ; Untyped                 ;
; L0_PH                         ; 0                            ; Untyped                 ;
; L1_PH                         ; 0                            ; Untyped                 ;
; G0_PH                         ; 0                            ; Untyped                 ;
; G1_PH                         ; 0                            ; Untyped                 ;
; G2_PH                         ; 0                            ; Untyped                 ;
; G3_PH                         ; 0                            ; Untyped                 ;
; E0_PH                         ; 0                            ; Untyped                 ;
; E1_PH                         ; 0                            ; Untyped                 ;
; E2_PH                         ; 0                            ; Untyped                 ;
; E3_PH                         ; 0                            ; Untyped                 ;
; M_PH                          ; 0                            ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; CLK0_COUNTER                  ; G0                           ; Untyped                 ;
; CLK1_COUNTER                  ; G0                           ; Untyped                 ;
; CLK2_COUNTER                  ; G0                           ; Untyped                 ;
; CLK3_COUNTER                  ; G0                           ; Untyped                 ;
; CLK4_COUNTER                  ; G0                           ; Untyped                 ;
; CLK5_COUNTER                  ; G0                           ; Untyped                 ;
; CLK6_COUNTER                  ; E0                           ; Untyped                 ;
; CLK7_COUNTER                  ; E1                           ; Untyped                 ;
; CLK8_COUNTER                  ; E2                           ; Untyped                 ;
; CLK9_COUNTER                  ; E3                           ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                 ;
; M_TIME_DELAY                  ; 0                            ; Untyped                 ;
; N_TIME_DELAY                  ; 0                            ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                 ;
; VCO_POST_SCALE                ; 0                            ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                 ;
; CBXI_PARAMETER                ; pll_config_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE          ;
+-------------------------------+------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:inst19|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+--------------------------------------------+
; Parameter Name         ; Value        ; Type                                       ;
+------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTH              ; 32           ; Signed Integer                             ;
; LPM_SIZE               ; 2            ; Signed Integer                             ;
; LPM_WIDTHS             ; 1            ; Signed Integer                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                    ;
; CBXI_PARAMETER         ; mux_rsc      ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                    ;
+------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_config:inst17|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 311                         ;
; cycloneiii_ff         ; 2950                        ;
;     ENA               ; 2610                        ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 18                          ;
;     SCLR SLD          ; 4                           ;
;     SLD               ; 8                           ;
;     plain             ; 302                         ;
; cycloneiii_lcell_comb ; 11572                       ;
;     arith             ; 510                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 223                         ;
;         3 data inputs ; 286                         ;
;     normal            ; 11062                       ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 421                         ;
;         3 data inputs ; 1909                        ;
;         4 data inputs ; 8718                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 7.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Jun 22 16:33:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tpriscv_g4 -c tpriscv_g4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ras_ctrl.v
    Info (12023): Found entity 1: ras_ctrl File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file pc_mux.v
    Info (12023): Found entity 1: pc_mux File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pc_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jmp_ctrl.v
    Info (12023): Found entity 1: jmp_ctrl File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/jmp_ctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file haltnpipe_control.v
    Info (12023): Found entity 1: haltnpipe_control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/haltnpipe_control.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file util.v
Info (12021): Found 1 design units, including 1 entities, in source file fetch.v
    Info (12023): Found entity 1: fetch File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: Decoder File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tpriscv_g4.bdf
    Info (12023): Found entity 1: tpriscv_g4
Info (12021): Found 1 design units, including 1 entities, in source file reg_bank.v
    Info (12023): Found entity 1: reg_bank File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/reg_bank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file stage_latch.v
    Info (12023): Found entity 1: stage_latch File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sum4.v
    Info (12023): Found entity 1: sum4 File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/sum4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_async.v
    Info (12023): Found entity 1: rom_async File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/rom_async.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stage_ifid.v
    Info (12023): Found entity 1: stage_ifid File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stage_idex.v
    Info (12023): Found entity 1: stage_idex File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_idex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stage_exma.v
    Info (12023): Found entity 1: stage_exma File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_exma.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_async.v
    Info (12023): Found entity 1: ram_async File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addr_gen.v
    Info (12023): Found entity 1: addr_gen File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/addr_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stage_mawb.v
    Info (12023): Found entity 1: stage_mawb File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_mawb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_control.v
    Info (12023): Found entity 1: mem_control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mem_control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_config.v
    Info (12023): Found entity 1: pll_config File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux_clk.v
    Info (12023): Found entity 1: mux_clk File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v Line: 40
Info (12127): Elaborating entity "tpriscv_g4" for the top level hierarchy
Warning (275009): Pin "ena" not connected
Info (12128): Elaborating entity "mem_control" for hierarchy "mem_control:inst13"
Info (12128): Elaborating entity "stage_exma" for hierarchy "stage_exma:inst8"
Info (12128): Elaborating entity "mux_clk" for hierarchy "mux_clk:inst18"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux_clk:inst18|lpm_mux:LPM_MUX_component" File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v Line: 70
Info (12130): Elaborated megafunction instantiation "mux_clk:inst18|lpm_mux:LPM_MUX_component" File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v Line: 70
Info (12133): Instantiated megafunction "mux_clk:inst18|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v Line: 70
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf
    Info (12023): Found entity 1: mux_7rc File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/mux_7rc.tdf Line: 23
Info (12128): Elaborating entity "mux_7rc" for hierarchy "mux_clk:inst18|lpm_mux:LPM_MUX_component|mux_7rc:auto_generated" File: d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "pll_config" for hierarchy "pll_config:inst17"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_config:inst17|altpll:altpll_component" File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll_config:inst17|altpll:altpll_component" File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v Line: 95
Info (12133): Instantiated megafunction "pll_config:inst17|altpll:altpll_component" with the following parameter: File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "40000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_config"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_config_altpll.v
    Info (12023): Found entity 1: pll_config_altpll File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/pll_config_altpll.v Line: 30
Info (12128): Elaborating entity "pll_config_altpll" for hierarchy "pll_config:inst17|altpll:altpll_component|pll_config_altpll:auto_generated" File: d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "haltnpipe_control" for hierarchy "haltnpipe_control:inst11"
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:inst7"
Warning (10036): Verilog HDL or VHDL warning at decoder.v(14): object "ras_flag" assigned a value but never read File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v Line: 14
Info (12128): Elaborating entity "stage_ifid" for hierarchy "stage_ifid:inst3"
Info (12128): Elaborating entity "rom_async" for hierarchy "rom_async:inst1"
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:inst2"
Info (12128): Elaborating entity "pc_mux" for hierarchy "pc_mux:inst15"
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst6"
Warning (10240): Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable "abs_aux1", which holds its previous value in one or more paths through the always construct File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable "abs_aux2", which holds its previous value in one or more paths through the always construct File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v Line: 22
Warning (10230): Verilog HDL assignment warning at alu.v(136): truncated value with size 32 to match size of target (1) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v Line: 136
Info (12128): Elaborating entity "stage_idex" for hierarchy "stage_idex:inst5"
Info (12128): Elaborating entity "reg_bank" for hierarchy "reg_bank:inst4"
Info (12128): Elaborating entity "stage_mawb" for hierarchy "stage_mawb:inst10"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:inst19"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux2:inst19|lpm_mux:LPM_MUX_component" File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v Line: 69
Info (12130): Elaborated megafunction instantiation "mux2:inst19|lpm_mux:LPM_MUX_component" File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v Line: 69
Info (12133): Instantiated megafunction "mux2:inst19|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/mux_rsc.tdf Line: 23
Info (12128): Elaborating entity "mux_rsc" for hierarchy "mux2:inst19|lpm_mux:LPM_MUX_component|mux_rsc:auto_generated" File: d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "ram_async" for hierarchy "ram_async:inst9"
Info (10264): Verilog HDL Case Statement information at ram_async.v(20): all case item expressions in this case statement are onehot File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v Line: 20
Info (10264): Verilog HDL Case Statement information at ram_async.v(54): all case item expressions in this case statement are onehot File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v Line: 54
Info (12128): Elaborating entity "ras_ctrl" for hierarchy "ras_ctrl:inst21"
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(45): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(48): variable "imm_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(51): variable "pc_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(51): variable "imm_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(52): variable "pc_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(52): variable "tos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(53): variable "tos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(59): variable "tos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 59
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(65): variable "rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(65): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(67): variable "pc_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(67): variable "imm_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(67): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(69): variable "pc_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(69): variable "tos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(70): variable "tos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 70
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(74): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(74): variable "rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(78): variable "tos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(82): variable "rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(82): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(85): variable "pc_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(85): variable "imm_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(85): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(87): variable "pc_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(87): variable "tos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(88): variable "tos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 88
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(93): variable "rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(93): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(96): variable "imm_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(96): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(97): variable "pc_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(98): variable "tos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(99): variable "pc_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at ras_ctrl.v(108): variable "pc_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 108
Warning (10240): Verilog HDL Always Construct warning at ras_ctrl.v(40): inferring latch(es) for variable "pc_jmp_", which holds its previous value in one or more paths through the always construct File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at ras_ctrl.v(40): inferring latch(es) for variable "tos", which holds its previous value in one or more paths through the always construct File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at ras_ctrl.v(40): inferring latch(es) for variable "aux", which holds its previous value in one or more paths through the always construct File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 40
Info (10041): Inferred latch for "tos[0]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[1]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[2]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[3]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[4]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[5]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[6]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[7]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[8]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[9]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[10]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[11]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[12]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[13]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[14]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[15]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[16]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[17]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[18]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[19]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[20]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[21]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[22]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[23]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[24]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[25]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[26]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[27]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[28]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[29]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[30]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "tos[31]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[0]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[1]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[2]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[3]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[4]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[5]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[6]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[7]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[8]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[9]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[10]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[11]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[12]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[13]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[14]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[15]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[16]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[17]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[18]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[19]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[20]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[21]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[22]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[23]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[24]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[25]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[26]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[27]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[28]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[29]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[30]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (10041): Inferred latch for "pc_jmp_[31]" at ras_ctrl.v(115) File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
Info (12128): Elaborating entity "sum4" for hierarchy "sum4:inst"
Info (12128): Elaborating entity "jmp_ctrl" for hierarchy "jmp_ctrl:inst14"
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[7] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[6] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[5] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[4] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[3] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[2] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[1] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[0] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[31] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[30] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[29] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[28] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[27] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[26] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[25] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[24] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[23] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[22] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[21] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[20] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[19] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[18] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[17] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[16] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[15] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[14] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[13] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[12] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[11] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[10] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[9] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|pc_jmp_[8] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[0] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|tos[1] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[2] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|tos[0] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[15] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|tos[3] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[2] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|tos[2] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[2] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13012): Latch ras_ctrl:inst21|tos[4] has unsafe behavior File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3|inst[2] File: C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v Line: 19
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rd_ID[4]" is stuck at GND
    Warning (13410): Pin "inst_IF[27]" is stuck at GND
    Warning (13410): Pin "inst_IF[19]" is stuck at GND
    Warning (13410): Pin "inst_IF[11]" is stuck at GND
    Warning (13410): Pin "inst_IF[3]" is stuck at GND
    Warning (13410): Pin "rs1_ID[4]" is stuck at GND
    Warning (13410): Pin "num_bytes_MA[0]" is stuck at GND
    Warning (13410): Pin "rd_WB[4]" is stuck at GND
    Warning (13410): Pin "imm_out_ID[7]" is stuck at GND
    Warning (13410): Pin "opcode_ID[3]" is stuck at GND
    Warning (13410): Pin "opcode_ID[1]" is stuck at VCC
    Warning (13410): Pin "opcode_ID[0]" is stuck at VCC
    Warning (13410): Pin "opcode_EX[3]" is stuck at GND
    Warning (13410): Pin "rd_EX[4]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/output_files/tpriscv_g4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 266 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "rd_ID[4]" is virtual output pin
    Info (15719): Pin "rd_ID[3]" is virtual output pin
    Info (15719): Pin "rd_ID[2]" is virtual output pin
    Info (15719): Pin "rd_ID[1]" is virtual output pin
    Info (15719): Pin "rd_ID[0]" is virtual output pin
    Info (15719): Pin "inst_IF[31]" is virtual output pin
    Info (15719): Pin "inst_IF[30]" is virtual output pin
    Info (15719): Pin "inst_IF[29]" is virtual output pin
    Info (15719): Pin "inst_IF[28]" is virtual output pin
    Info (15719): Pin "inst_IF[27]" is virtual output pin
    Info (15719): Pin "inst_IF[26]" is virtual output pin
    Info (15719): Pin "inst_IF[25]" is virtual output pin
    Info (15719): Pin "inst_IF[24]" is virtual output pin
    Info (15719): Pin "inst_IF[23]" is virtual output pin
    Info (15719): Pin "inst_IF[22]" is virtual output pin
    Info (15719): Pin "inst_IF[21]" is virtual output pin
    Info (15719): Pin "inst_IF[20]" is virtual output pin
    Info (15719): Pin "inst_IF[19]" is virtual output pin
    Info (15719): Pin "inst_IF[18]" is virtual output pin
    Info (15719): Pin "inst_IF[17]" is virtual output pin
    Info (15719): Pin "inst_IF[16]" is virtual output pin
    Info (15719): Pin "inst_IF[15]" is virtual output pin
    Info (15719): Pin "inst_IF[14]" is virtual output pin
    Info (15719): Pin "inst_IF[13]" is virtual output pin
    Info (15719): Pin "inst_IF[12]" is virtual output pin
    Info (15719): Pin "inst_IF[11]" is virtual output pin
    Info (15719): Pin "inst_IF[10]" is virtual output pin
    Info (15719): Pin "inst_IF[9]" is virtual output pin
    Info (15719): Pin "inst_IF[8]" is virtual output pin
    Info (15719): Pin "inst_IF[7]" is virtual output pin
    Info (15719): Pin "inst_IF[6]" is virtual output pin
    Info (15719): Pin "inst_IF[5]" is virtual output pin
    Info (15719): Pin "inst_IF[4]" is virtual output pin
    Info (15719): Pin "inst_IF[3]" is virtual output pin
    Info (15719): Pin "inst_IF[2]" is virtual output pin
    Info (15719): Pin "inst_IF[1]" is virtual output pin
    Info (15719): Pin "inst_IF[0]" is virtual output pin
    Info (15719): Pin "PC_IF[31]" is virtual output pin
    Info (15719): Pin "PC_IF[30]" is virtual output pin
    Info (15719): Pin "PC_IF[29]" is virtual output pin
    Info (15719): Pin "PC_IF[28]" is virtual output pin
    Info (15719): Pin "PC_IF[27]" is virtual output pin
    Info (15719): Pin "PC_IF[26]" is virtual output pin
    Info (15719): Pin "PC_IF[25]" is virtual output pin
    Info (15719): Pin "PC_IF[24]" is virtual output pin
    Info (15719): Pin "PC_IF[23]" is virtual output pin
    Info (15719): Pin "PC_IF[22]" is virtual output pin
    Info (15719): Pin "PC_IF[21]" is virtual output pin
    Info (15719): Pin "PC_IF[20]" is virtual output pin
    Info (15719): Pin "PC_IF[19]" is virtual output pin
    Info (15719): Pin "PC_IF[18]" is virtual output pin
    Info (15719): Pin "PC_IF[17]" is virtual output pin
    Info (15719): Pin "PC_IF[16]" is virtual output pin
    Info (15719): Pin "PC_IF[15]" is virtual output pin
    Info (15719): Pin "PC_IF[14]" is virtual output pin
    Info (15719): Pin "PC_IF[13]" is virtual output pin
    Info (15719): Pin "PC_IF[12]" is virtual output pin
    Info (15719): Pin "PC_IF[11]" is virtual output pin
    Info (15719): Pin "PC_IF[10]" is virtual output pin
    Info (15719): Pin "PC_IF[9]" is virtual output pin
    Info (15719): Pin "PC_IF[8]" is virtual output pin
    Info (15719): Pin "PC_IF[7]" is virtual output pin
    Info (15719): Pin "PC_IF[6]" is virtual output pin
    Info (15719): Pin "PC_IF[5]" is virtual output pin
    Info (15719): Pin "PC_IF[4]" is virtual output pin
    Info (15719): Pin "PC_IF[3]" is virtual output pin
    Info (15719): Pin "PC_IF[2]" is virtual output pin
    Info (15719): Pin "PC_IF[1]" is virtual output pin
    Info (15719): Pin "PC_IF[0]" is virtual output pin
    Info (15719): Pin "busC_MA[31]" is virtual output pin
    Info (15719): Pin "busC_MA[30]" is virtual output pin
    Info (15719): Pin "busC_MA[29]" is virtual output pin
    Info (15719): Pin "busC_MA[28]" is virtual output pin
    Info (15719): Pin "busC_MA[27]" is virtual output pin
    Info (15719): Pin "busC_MA[26]" is virtual output pin
    Info (15719): Pin "busC_MA[25]" is virtual output pin
    Info (15719): Pin "busC_MA[24]" is virtual output pin
    Info (15719): Pin "busC_MA[23]" is virtual output pin
    Info (15719): Pin "busC_MA[22]" is virtual output pin
    Info (15719): Pin "busC_MA[21]" is virtual output pin
    Info (15719): Pin "busC_MA[20]" is virtual output pin
    Info (15719): Pin "busC_MA[19]" is virtual output pin
    Info (15719): Pin "busC_MA[18]" is virtual output pin
    Info (15719): Pin "busC_MA[17]" is virtual output pin
    Info (15719): Pin "busC_MA[16]" is virtual output pin
    Info (15719): Pin "busC_MA[15]" is virtual output pin
    Info (15719): Pin "busC_MA[14]" is virtual output pin
    Info (15719): Pin "busC_MA[13]" is virtual output pin
    Info (15719): Pin "busC_MA[12]" is virtual output pin
    Info (15719): Pin "busC_MA[11]" is virtual output pin
    Info (15719): Pin "busC_MA[10]" is virtual output pin
    Info (15719): Pin "busC_MA[9]" is virtual output pin
    Info (15719): Pin "busC_MA[8]" is virtual output pin
    Info (15719): Pin "busC_MA[7]" is virtual output pin
    Info (15719): Pin "busC_MA[6]" is virtual output pin
    Info (15719): Pin "busC_MA[5]" is virtual output pin
    Info (15719): Pin "busC_MA[4]" is virtual output pin
    Info (15719): Pin "busC_MA[3]" is virtual output pin
    Info (15719): Pin "busC_MA[2]" is virtual output pin
    Info (15719): Pin "busC_MA[1]" is virtual output pin
    Info (15719): Pin "busC_MA[0]" is virtual output pin
    Info (15719): Pin "rs1_ID[4]" is virtual output pin
    Info (15719): Pin "rs1_ID[3]" is virtual output pin
    Info (15719): Pin "rs1_ID[2]" is virtual output pin
    Info (15719): Pin "rs1_ID[1]" is virtual output pin
    Info (15719): Pin "rs1_ID[0]" is virtual output pin
    Info (15719): Pin "rs2_ID[4]" is virtual output pin
    Info (15719): Pin "rs2_ID[3]" is virtual output pin
    Info (15719): Pin "rs2_ID[2]" is virtual output pin
    Info (15719): Pin "rs2_ID[1]" is virtual output pin
    Info (15719): Pin "rs2_ID[0]" is virtual output pin
    Info (15719): Pin "data_WB[31]" is virtual output pin
    Info (15719): Pin "data_WB[30]" is virtual output pin
    Info (15719): Pin "data_WB[29]" is virtual output pin
    Info (15719): Pin "data_WB[28]" is virtual output pin
    Info (15719): Pin "data_WB[27]" is virtual output pin
    Info (15719): Pin "data_WB[26]" is virtual output pin
    Info (15719): Pin "data_WB[25]" is virtual output pin
    Info (15719): Pin "data_WB[24]" is virtual output pin
    Info (15719): Pin "data_WB[23]" is virtual output pin
    Info (15719): Pin "data_WB[22]" is virtual output pin
    Info (15719): Pin "data_WB[21]" is virtual output pin
    Info (15719): Pin "data_WB[20]" is virtual output pin
    Info (15719): Pin "data_WB[19]" is virtual output pin
    Info (15719): Pin "data_WB[18]" is virtual output pin
    Info (15719): Pin "data_WB[17]" is virtual output pin
    Info (15719): Pin "data_WB[16]" is virtual output pin
    Info (15719): Pin "data_WB[15]" is virtual output pin
    Info (15719): Pin "data_WB[14]" is virtual output pin
    Info (15719): Pin "data_WB[13]" is virtual output pin
    Info (15719): Pin "data_WB[12]" is virtual output pin
    Info (15719): Pin "data_WB[11]" is virtual output pin
    Info (15719): Pin "data_WB[10]" is virtual output pin
    Info (15719): Pin "data_WB[9]" is virtual output pin
    Info (15719): Pin "data_WB[8]" is virtual output pin
    Info (15719): Pin "data_WB[7]" is virtual output pin
    Info (15719): Pin "data_WB[6]" is virtual output pin
    Info (15719): Pin "data_WB[5]" is virtual output pin
    Info (15719): Pin "data_WB[4]" is virtual output pin
    Info (15719): Pin "data_WB[3]" is virtual output pin
    Info (15719): Pin "data_WB[2]" is virtual output pin
    Info (15719): Pin "data_WB[1]" is virtual output pin
    Info (15719): Pin "data_WB[0]" is virtual output pin
    Info (15719): Pin "rd_WB[4]" is virtual output pin
    Info (15719): Pin "rd_WB[3]" is virtual output pin
    Info (15719): Pin "rd_WB[2]" is virtual output pin
    Info (15719): Pin "rd_WB[1]" is virtual output pin
    Info (15719): Pin "rd_WB[0]" is virtual output pin
    Info (15719): Pin "funct3_ID[2]" is virtual output pin
    Info (15719): Pin "funct3_ID[1]" is virtual output pin
    Info (15719): Pin "funct3_ID[0]" is virtual output pin
    Info (15719): Pin "imm_out_ID[31]" is virtual output pin
    Info (15719): Pin "imm_out_ID[30]" is virtual output pin
    Info (15719): Pin "imm_out_ID[29]" is virtual output pin
    Info (15719): Pin "imm_out_ID[28]" is virtual output pin
    Info (15719): Pin "imm_out_ID[27]" is virtual output pin
    Info (15719): Pin "imm_out_ID[26]" is virtual output pin
    Info (15719): Pin "imm_out_ID[25]" is virtual output pin
    Info (15719): Pin "imm_out_ID[24]" is virtual output pin
    Info (15719): Pin "imm_out_ID[23]" is virtual output pin
    Info (15719): Pin "imm_out_ID[22]" is virtual output pin
    Info (15719): Pin "imm_out_ID[21]" is virtual output pin
    Info (15719): Pin "imm_out_ID[20]" is virtual output pin
    Info (15719): Pin "imm_out_ID[19]" is virtual output pin
    Info (15719): Pin "imm_out_ID[18]" is virtual output pin
    Info (15719): Pin "imm_out_ID[17]" is virtual output pin
    Info (15719): Pin "imm_out_ID[16]" is virtual output pin
    Info (15719): Pin "imm_out_ID[15]" is virtual output pin
    Info (15719): Pin "imm_out_ID[14]" is virtual output pin
    Info (15719): Pin "imm_out_ID[13]" is virtual output pin
    Info (15719): Pin "imm_out_ID[12]" is virtual output pin
    Info (15719): Pin "imm_out_ID[11]" is virtual output pin
    Info (15719): Pin "imm_out_ID[10]" is virtual output pin
    Info (15719): Pin "imm_out_ID[9]" is virtual output pin
    Info (15719): Pin "imm_out_ID[8]" is virtual output pin
    Info (15719): Pin "imm_out_ID[7]" is virtual output pin
    Info (15719): Pin "imm_out_ID[6]" is virtual output pin
    Info (15719): Pin "imm_out_ID[5]" is virtual output pin
    Info (15719): Pin "imm_out_ID[4]" is virtual output pin
    Info (15719): Pin "imm_out_ID[3]" is virtual output pin
    Info (15719): Pin "imm_out_ID[2]" is virtual output pin
    Info (15719): Pin "imm_out_ID[1]" is virtual output pin
    Info (15719): Pin "imm_out_ID[0]" is virtual output pin
    Info (15719): Pin "opcode_ID[6]" is virtual output pin
    Info (15719): Pin "opcode_ID[5]" is virtual output pin
    Info (15719): Pin "opcode_ID[4]" is virtual output pin
    Info (15719): Pin "opcode_ID[3]" is virtual output pin
    Info (15719): Pin "opcode_ID[2]" is virtual output pin
    Info (15719): Pin "opcode_ID[1]" is virtual output pin
    Info (15719): Pin "opcode_ID[0]" is virtual output pin
    Info (15719): Pin "busA_EX[31]" is virtual output pin
    Info (15719): Pin "busA_EX[30]" is virtual output pin
    Info (15719): Pin "busA_EX[29]" is virtual output pin
    Info (15719): Pin "busA_EX[28]" is virtual output pin
    Info (15719): Pin "busA_EX[27]" is virtual output pin
    Info (15719): Pin "busA_EX[26]" is virtual output pin
    Info (15719): Pin "busA_EX[25]" is virtual output pin
    Info (15719): Pin "busA_EX[24]" is virtual output pin
    Info (15719): Pin "busA_EX[23]" is virtual output pin
    Info (15719): Pin "busA_EX[22]" is virtual output pin
    Info (15719): Pin "busA_EX[21]" is virtual output pin
    Info (15719): Pin "busA_EX[20]" is virtual output pin
    Info (15719): Pin "busA_EX[19]" is virtual output pin
    Info (15719): Pin "busA_EX[18]" is virtual output pin
    Info (15719): Pin "busA_EX[17]" is virtual output pin
    Info (15719): Pin "busA_EX[16]" is virtual output pin
    Info (15719): Pin "busA_EX[15]" is virtual output pin
    Info (15719): Pin "busA_EX[14]" is virtual output pin
    Info (15719): Pin "busA_EX[13]" is virtual output pin
    Info (15719): Pin "busA_EX[12]" is virtual output pin
    Info (15719): Pin "busA_EX[11]" is virtual output pin
    Info (15719): Pin "busA_EX[10]" is virtual output pin
    Info (15719): Pin "busA_EX[9]" is virtual output pin
    Info (15719): Pin "busA_EX[8]" is virtual output pin
    Info (15719): Pin "busA_EX[7]" is virtual output pin
    Info (15719): Pin "busA_EX[6]" is virtual output pin
    Info (15719): Pin "busA_EX[5]" is virtual output pin
    Info (15719): Pin "busA_EX[4]" is virtual output pin
    Info (15719): Pin "busA_EX[3]" is virtual output pin
    Info (15719): Pin "busA_EX[2]" is virtual output pin
    Info (15719): Pin "busA_EX[1]" is virtual output pin
    Info (15719): Pin "busA_EX[0]" is virtual output pin
    Info (15719): Pin "busB_EX[31]" is virtual output pin
    Info (15719): Pin "busB_EX[30]" is virtual output pin
    Info (15719): Pin "busB_EX[29]" is virtual output pin
    Info (15719): Pin "busB_EX[28]" is virtual output pin
    Info (15719): Pin "busB_EX[27]" is virtual output pin
    Info (15719): Pin "busB_EX[26]" is virtual output pin
    Info (15719): Pin "busB_EX[25]" is virtual output pin
    Info (15719): Pin "busB_EX[24]" is virtual output pin
    Info (15719): Pin "busB_EX[23]" is virtual output pin
    Info (15719): Pin "busB_EX[22]" is virtual output pin
    Info (15719): Pin "busB_EX[21]" is virtual output pin
    Info (15719): Pin "busB_EX[20]" is virtual output pin
    Info (15719): Pin "busB_EX[19]" is virtual output pin
    Info (15719): Pin "busB_EX[18]" is virtual output pin
    Info (15719): Pin "busB_EX[17]" is virtual output pin
    Info (15719): Pin "busB_EX[16]" is virtual output pin
    Info (15719): Pin "busB_EX[15]" is virtual output pin
    Info (15719): Pin "busB_EX[14]" is virtual output pin
    Info (15719): Pin "busB_EX[13]" is virtual output pin
    Info (15719): Pin "busB_EX[12]" is virtual output pin
    Info (15719): Pin "busB_EX[11]" is virtual output pin
    Info (15719): Pin "busB_EX[10]" is virtual output pin
    Info (15719): Pin "busB_EX[9]" is virtual output pin
    Info (15719): Pin "busB_EX[8]" is virtual output pin
    Info (15719): Pin "busB_EX[7]" is virtual output pin
    Info (15719): Pin "busB_EX[6]" is virtual output pin
    Info (15719): Pin "busB_EX[5]" is virtual output pin
    Info (15719): Pin "busB_EX[4]" is virtual output pin
    Info (15719): Pin "busB_EX[3]" is virtual output pin
    Info (15719): Pin "busB_EX[2]" is virtual output pin
    Info (15719): Pin "busB_EX[1]" is virtual output pin
    Info (15719): Pin "busB_EX[0]" is virtual output pin
    Info (15719): Pin "opcode_EX[6]" is virtual output pin
    Info (15719): Pin "opcode_EX[5]" is virtual output pin
    Info (15719): Pin "opcode_EX[4]" is virtual output pin
    Info (15719): Pin "opcode_EX[3]" is virtual output pin
    Info (15719): Pin "opcode_EX[2]" is virtual output pin
    Info (15719): Pin "opcode_EX[1]" is virtual output pin
    Info (15719): Pin "opcode_EX[0]" is virtual output pin
    Info (15719): Pin "rd_EX[4]" is virtual output pin
    Info (15719): Pin "rd_EX[3]" is virtual output pin
    Info (15719): Pin "rd_EX[2]" is virtual output pin
    Info (15719): Pin "rd_EX[1]" is virtual output pin
    Info (15719): Pin "rd_EX[0]" is virtual output pin
Warning (15752): Ignored 40 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "memAddress19".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress10".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress31".
    Warning (15751): Ignored Virtual Pin assignment to "funct3_EX".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress28".
    Warning (15751): Ignored Virtual Pin assignment to "PC_ID".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress16".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress26".
    Warning (15751): Ignored Virtual Pin assignment to "PC_EX".
    Warning (15751): Ignored Virtual Pin assignment to "busC_EX".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress24".
    Warning (15751): Ignored Virtual Pin assignment to "bytes_sg".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress14".
    Warning (15751): Ignored Virtual Pin assignment to "ena_ifid".
    Warning (15751): Ignored Virtual Pin assignment to "PCin".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress22".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress12".
    Warning (15751): Ignored Virtual Pin assignment to "rd_MA".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress9".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress29".
    Warning (15751): Ignored Virtual Pin assignment to "write_ena_WB".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress17".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress27".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress15".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress25".
    Warning (15751): Ignored Virtual Pin assignment to "busB_ID".
    Warning (15751): Ignored Virtual Pin assignment to "imm_out_EX".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress23".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress20".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress13".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress11".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress18".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress30".
    Warning (15751): Ignored Virtual Pin assignment to "inst_ID".
    Warning (15751): Ignored Virtual Pin assignment to "busA_ID".
    Warning (15751): Ignored Virtual Pin assignment to "data_MA".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress8".
    Warning (15751): Ignored Virtual Pin assignment to "nextPC".
    Warning (15751): Ignored Virtual Pin assignment to "memAddress21".
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ena"
Info (21057): Implemented 12510 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 12464 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Thu Jun 22 16:33:53 2023
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:56


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/output_files/tpriscv_g4.map.smsg.


