{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 14:14:14 2015 " "Info: Processing started: Thu Dec 10 14:14:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder16 -c adder16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder16 -c adder16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER16-behave " "Info: Found design unit 1: ADDER16-behave" {  } { { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ADDER16 " "Info: Found entity 1: ADDER16" {  } { { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tflip-behave " "Info: Found design unit 1: tflip-behave" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 tflip " "Info: Found entity 1: tflip" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder16 " "Info: Elaborating entity \"adder16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tflip tflip:TA0 " "Info: Elaborating entity \"tflip\" for hierarchy \"tflip:TA0\"" {  } { { "adder16.vhd" "TA0" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "C0\[7\] VCC " "Warning (13410): Pin \"C0\[7\]\" is stuck at VCC" {  } { { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C1\[7\] VCC " "Warning (13410): Pin \"C1\[7\]\" is stuck at VCC" {  } { { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C2\[7\] VCC " "Warning (13410): Pin \"C2\[7\]\" is stuck at VCC" {  } { { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C3\[7\] VCC " "Warning (13410): Pin \"C3\[7\]\" is stuck at VCC" {  } { { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Info: Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Info: Implemented 80 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Info: Implemented 60 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 14:15:21 2015 " "Info: Processing ended: Thu Dec 10 14:15:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Info: Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 14:15:22 2015 " "Info: Processing started: Thu Dec 10 14:15:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adder16 -c adder16 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off adder16 -c adder16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "adder16 EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"adder16\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 83 " "Warning: No exact pin location assignment(s) for 48 pins of 83 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[0\] " "Info: Pin T\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[0] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[1\] " "Info: Pin T\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[1] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[2\] " "Info: Pin T\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[2] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[3\] " "Info: Pin T\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[3] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[4\] " "Info: Pin T\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[4] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[5\] " "Info: Pin T\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[5] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[6\] " "Info: Pin T\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[6] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[7\] " "Info: Pin T\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[7] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[8\] " "Info: Pin T\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[8] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[9\] " "Info: Pin T\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[9] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[10\] " "Info: Pin T\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[10] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[11\] " "Info: Pin T\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[11] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[12\] " "Info: Pin T\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[12] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[13\] " "Info: Pin T\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[13] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[14\] " "Info: Pin T\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[14] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[15\] " "Info: Pin T\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { T[15] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Info: Pin Q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[0] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Info: Pin Q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[1] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Info: Pin Q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[2] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[3\] " "Info: Pin Q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[3] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[4\] " "Info: Pin Q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[4] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[5\] " "Info: Pin Q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[5] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[6\] " "Info: Pin Q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[6] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[7\] " "Info: Pin Q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[7] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[8\] " "Info: Pin Q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[8] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[9\] " "Info: Pin Q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[9] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[10\] " "Info: Pin Q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[10] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[11\] " "Info: Pin Q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[11] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[12\] " "Info: Pin Q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[12] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[13\] " "Info: Pin Q\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[13] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[14\] " "Info: Pin Q\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[14] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[15\] " "Info: Pin Q\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Q[15] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[0\] " "Info: Pin L0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[0] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[1\] " "Info: Pin L0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[1] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[2\] " "Info: Pin L0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[2] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[3\] " "Info: Pin L0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[3] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[0\] " "Info: Pin L1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[0] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[1\] " "Info: Pin L1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[1] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[2\] " "Info: Pin L1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[2] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[3\] " "Info: Pin L1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[3] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[0\] " "Info: Pin L2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[0] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[1\] " "Info: Pin L2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[1] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[2\] " "Info: Pin L2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[2] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[3\] " "Info: Pin L2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[3] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[0\] " "Info: Pin L3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[0] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[1\] " "Info: Pin L3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[1] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[2\] " "Info: Pin L3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[2] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[3\] " "Info: Pin L3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[3] } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 3.3V 0 48 0 " "Info: Number of I/O pins in group: 48 (unused VREF, 3.3V VCCIO, 0 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 10 69 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  69 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 77 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 63 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 59 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.911 ns register register " "Info: Estimated most critical path is register to register delay of 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tflip:TA5\|Q 1 REG LAB_X70_Y1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X70_Y1; Fanout = 12; REG Node = 'tflip:TA5\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tflip:TA5|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns T~149 2 COMB LAB_X70_Y1 1 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X70_Y1; Fanout = 1; COMB Node = 'T~149'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.623 ns" { tflip:TA5|Q T~149 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.188 ns T~8 3 COMB LAB_X70_Y1 7 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.188 ns; Loc. = LAB_X70_Y1; Fanout = 7; COMB Node = 'T~8'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { T~149 T~8 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 1.725 ns T~11 4 COMB LAB_X70_Y1 7 " "Info: 4: + IC(0.127 ns) + CELL(0.410 ns) = 1.725 ns; Loc. = LAB_X70_Y1; Fanout = 7; COMB Node = 'T~11'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.537 ns" { T~8 T~11 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 2.262 ns T~14 5 COMB LAB_X70_Y1 2 " "Info: 5: + IC(0.127 ns) + CELL(0.410 ns) = 2.262 ns; Loc. = LAB_X70_Y1; Fanout = 2; COMB Node = 'T~14'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.537 ns" { T~11 T~14 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 2.827 ns tflip:TA15\|Q~49 6 COMB LAB_X70_Y1 1 " "Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 2.827 ns; Loc. = LAB_X70_Y1; Fanout = 1; COMB Node = 'tflip:TA15\|Q~49'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { T~14 tflip:TA15|Q~49 } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.911 ns tflip:TA15\|Q 7 REG LAB_X70_Y1 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.911 ns; Loc. = LAB_X70_Y1; Fanout = 10; REG Node = 'tflip:TA15\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 50.81 % ) " "Info: Total cell delay = 1.479 ns ( 50.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.432 ns ( 49.19 % ) " "Info: Total interconnect delay = 1.432 ns ( 49.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.911 ns" { tflip:TA5|Q T~149 T~8 T~11 T~14 tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X60_Y0 X71_Y12 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X60_Y0 to location X71_Y12" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "80 " "Warning: Found 80 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[0\] 0 " "Info: Pin \"T\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[1\] 0 " "Info: Pin \"T\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[2\] 0 " "Info: Pin \"T\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[3\] 0 " "Info: Pin \"T\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[4\] 0 " "Info: Pin \"T\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[5\] 0 " "Info: Pin \"T\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[6\] 0 " "Info: Pin \"T\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[7\] 0 " "Info: Pin \"T\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[8\] 0 " "Info: Pin \"T\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[9\] 0 " "Info: Pin \"T\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[10\] 0 " "Info: Pin \"T\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[11\] 0 " "Info: Pin \"T\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[12\] 0 " "Info: Pin \"T\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[13\] 0 " "Info: Pin \"T\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[14\] 0 " "Info: Pin \"T\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T\[15\] 0 " "Info: Pin \"T\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Info: Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Info: Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Info: Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[3\] 0 " "Info: Pin \"Q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[4\] 0 " "Info: Pin \"Q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[5\] 0 " "Info: Pin \"Q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[6\] 0 " "Info: Pin \"Q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[7\] 0 " "Info: Pin \"Q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[8\] 0 " "Info: Pin \"Q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[9\] 0 " "Info: Pin \"Q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[10\] 0 " "Info: Pin \"Q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[11\] 0 " "Info: Pin \"Q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[12\] 0 " "Info: Pin \"Q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[13\] 0 " "Info: Pin \"Q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[14\] 0 " "Info: Pin \"Q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[15\] 0 " "Info: Pin \"Q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[0\] 0 " "Info: Pin \"C0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[1\] 0 " "Info: Pin \"C0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[2\] 0 " "Info: Pin \"C0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[3\] 0 " "Info: Pin \"C0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[4\] 0 " "Info: Pin \"C0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[5\] 0 " "Info: Pin \"C0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[6\] 0 " "Info: Pin \"C0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[7\] 0 " "Info: Pin \"C0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[0\] 0 " "Info: Pin \"C1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[1\] 0 " "Info: Pin \"C1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[2\] 0 " "Info: Pin \"C1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[3\] 0 " "Info: Pin \"C1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[4\] 0 " "Info: Pin \"C1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[5\] 0 " "Info: Pin \"C1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[6\] 0 " "Info: Pin \"C1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[7\] 0 " "Info: Pin \"C1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[0\] 0 " "Info: Pin \"C2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[1\] 0 " "Info: Pin \"C2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[2\] 0 " "Info: Pin \"C2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[3\] 0 " "Info: Pin \"C2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[4\] 0 " "Info: Pin \"C2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[5\] 0 " "Info: Pin \"C2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[6\] 0 " "Info: Pin \"C2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[7\] 0 " "Info: Pin \"C2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[0\] 0 " "Info: Pin \"C3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[1\] 0 " "Info: Pin \"C3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[2\] 0 " "Info: Pin \"C3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[3\] 0 " "Info: Pin \"C3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[4\] 0 " "Info: Pin \"C3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[5\] 0 " "Info: Pin \"C3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[6\] 0 " "Info: Pin \"C3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[7\] 0 " "Info: Pin \"C3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[0\] 0 " "Info: Pin \"L0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[1\] 0 " "Info: Pin \"L0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[2\] 0 " "Info: Pin \"L0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[3\] 0 " "Info: Pin \"L0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[0\] 0 " "Info: Pin \"L1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[1\] 0 " "Info: Pin \"L1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[2\] 0 " "Info: Pin \"L1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[3\] 0 " "Info: Pin \"L1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[0\] 0 " "Info: Pin \"L2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[1\] 0 " "Info: Pin \"L2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[2\] 0 " "Info: Pin \"L2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[3\] 0 " "Info: Pin \"L2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[0\] 0 " "Info: Pin \"L3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[1\] 0 " "Info: Pin \"L3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[2\] 0 " "Info: Pin \"L3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[3\] 0 " "Info: Pin \"L3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C0\[7\] VCC " "Info: Pin C0\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C0[7] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C0\[7\]" } } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C1\[7\] VCC " "Info: Pin C1\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C1[7] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C1\[7\]" } } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C2\[7\] VCC " "Info: Pin C2\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C2[7] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C2\[7\]" } } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C3\[7\] VCC " "Info: Pin C3\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C3[7] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C3\[7\]" } } } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C3[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/c/Desktop/bao1/adder16.fit.smsg " "Info: Generated suppressed messages file C:/Users/c/Desktop/bao1/adder16.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Info: Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 14:16:39 2015 " "Info: Processing ended: Thu Dec 10 14:16:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Info: Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 14:16:40 2015 " "Info: Processing started: Thu Dec 10 14:16:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adder16 -c adder16 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off adder16 -c adder16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Info: Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 14:17:50 2015 " "Info: Processing ended: Thu Dec 10 14:17:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Info: Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 14:17:51 2015 " "Info: Processing started: Thu Dec 10 14:17:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder16 -c adder16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder16 -c adder16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register tflip:TA8\|Q register tflip:TA15\|Q 329.16 MHz 3.038 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 329.16 MHz between source register \"tflip:TA8\|Q\" and destination register \"tflip:TA15\|Q\" (period= 3.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.824 ns + Longest register register " "Info: + Longest register to register delay is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tflip:TA8\|Q 1 REG LCFF_X70_Y1_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y1_N23; Fanout = 11; REG Node = 'tflip:TA8\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tflip:TA8|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.410 ns) 0.934 ns T~149 2 COMB LCCOMB_X70_Y1_N24 1 " "Info: 2: + IC(0.524 ns) + CELL(0.410 ns) = 0.934 ns; Loc. = LCCOMB_X70_Y1_N24; Fanout = 1; COMB Node = 'T~149'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.934 ns" { tflip:TA8|Q T~149 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 1.472 ns T~8 3 COMB LCCOMB_X70_Y1_N26 7 " "Info: 3: + IC(0.263 ns) + CELL(0.275 ns) = 1.472 ns; Loc. = LCCOMB_X70_Y1_N26; Fanout = 7; COMB Node = 'T~8'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.538 ns" { T~149 T~8 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 1.902 ns T~11 4 COMB LCCOMB_X70_Y1_N28 7 " "Info: 4: + IC(0.280 ns) + CELL(0.150 ns) = 1.902 ns; Loc. = LCCOMB_X70_Y1_N28; Fanout = 7; COMB Node = 'T~11'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.430 ns" { T~8 T~11 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 2.337 ns T~14 5 COMB LCCOMB_X70_Y1_N12 2 " "Info: 5: + IC(0.285 ns) + CELL(0.150 ns) = 2.337 ns; Loc. = LCCOMB_X70_Y1_N12; Fanout = 2; COMB Node = 'T~14'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.435 ns" { T~11 T~14 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.740 ns tflip:TA15\|Q~49 6 COMB LCCOMB_X70_Y1_N14 1 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 2.740 ns; Loc. = LCCOMB_X70_Y1_N14; Fanout = 1; COMB Node = 'tflip:TA15\|Q~49'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { T~14 tflip:TA15|Q~49 } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.824 ns tflip:TA15\|Q 7 REG LCFF_X70_Y1_N15 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.824 ns; Loc. = LCFF_X70_Y1_N15; Fanout = 10; REG Node = 'tflip:TA15\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 43.17 % ) " "Info: Total cell delay = 1.219 ns ( 43.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.605 ns ( 56.83 % ) " "Info: Total interconnect delay = 1.605 ns ( 56.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.824 ns" { tflip:TA8|Q T~149 T~8 T~11 T~14 tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.824 ns" { tflip:TA8|Q {} T~149 {} T~8 {} T~11 {} T~14 {} tflip:TA15|Q~49 {} tflip:TA15|Q {} } { 0.000ns 0.524ns 0.263ns 0.280ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.887 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA15\|Q 2 REG LCFF_X70_Y1_N15 10 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N15; Fanout = 10; REG Node = 'tflip:TA15\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.887 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA8\|Q 2 REG LCFF_X70_Y1_N23 11 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N23; Fanout = 11; REG Node = 'tflip:TA8\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA8|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA8|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA8|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA8|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA8|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.824 ns" { tflip:TA8|Q T~149 T~8 T~11 T~14 tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.824 ns" { tflip:TA8|Q {} T~149 {} T~8 {} T~11 {} T~14 {} tflip:TA15|Q~49 {} tflip:TA15|Q {} } { 0.000ns 0.524ns 0.263ns 0.280ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA8|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA8|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "tflip:TA15\|Q ENA CLK 5.052 ns register " "Info: tsu for register \"tflip:TA15\|Q\" (data pin = \"ENA\", clock pin = \"CLK\") is 5.052 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.975 ns + Longest pin register " "Info: + Longest pin to register delay is 8.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ENA 1 PIN PIN_AB26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 7; PIN Node = 'ENA'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.985 ns) + CELL(0.393 ns) 7.210 ns T~2 2 COMB LCCOMB_X70_Y1_N6 8 " "Info: 2: + IC(5.985 ns) + CELL(0.393 ns) = 7.210 ns; Loc. = LCCOMB_X70_Y1_N6; Fanout = 8; COMB Node = 'T~2'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.378 ns" { ENA T~2 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 7.623 ns T~8 3 COMB LCCOMB_X70_Y1_N26 7 " "Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 7.623 ns; Loc. = LCCOMB_X70_Y1_N26; Fanout = 7; COMB Node = 'T~8'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.413 ns" { T~2 T~8 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 8.053 ns T~11 4 COMB LCCOMB_X70_Y1_N28 7 " "Info: 4: + IC(0.280 ns) + CELL(0.150 ns) = 8.053 ns; Loc. = LCCOMB_X70_Y1_N28; Fanout = 7; COMB Node = 'T~11'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.430 ns" { T~8 T~11 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 8.488 ns T~14 5 COMB LCCOMB_X70_Y1_N12 2 " "Info: 5: + IC(0.285 ns) + CELL(0.150 ns) = 8.488 ns; Loc. = LCCOMB_X70_Y1_N12; Fanout = 2; COMB Node = 'T~14'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.435 ns" { T~11 T~14 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 8.891 ns tflip:TA15\|Q~49 6 COMB LCCOMB_X70_Y1_N14 1 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 8.891 ns; Loc. = LCCOMB_X70_Y1_N14; Fanout = 1; COMB Node = 'tflip:TA15\|Q~49'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { T~14 tflip:TA15|Q~49 } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.975 ns tflip:TA15\|Q 7 REG LCFF_X70_Y1_N15 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.975 ns; Loc. = LCFF_X70_Y1_N15; Fanout = 10; REG Node = 'tflip:TA15\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 21.27 % ) " "Info: Total cell delay = 1.909 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.066 ns ( 78.73 % ) " "Info: Total interconnect delay = 7.066 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.975 ns" { ENA T~2 T~8 T~11 T~14 tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "8.975 ns" { ENA {} ENA~combout {} T~2 {} T~8 {} T~11 {} T~14 {} tflip:TA15|Q~49 {} tflip:TA15|Q {} } { 0.000ns 0.000ns 5.985ns 0.263ns 0.280ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.832ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.887 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA15\|Q 2 REG LCFF_X70_Y1_N15 10 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N15; Fanout = 10; REG Node = 'tflip:TA15\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.975 ns" { ENA T~2 T~8 T~11 T~14 tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "8.975 ns" { ENA {} ENA~combout {} T~2 {} T~8 {} T~11 {} T~14 {} tflip:TA15|Q~49 {} tflip:TA15|Q {} } { 0.000ns 0.000ns 5.985ns 0.263ns 0.280ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.832ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK C3\[4\] tflip:TA14\|Q 14.512 ns register " "Info: tco from clock \"CLK\" to destination pin \"C3\[4\]\" through register \"tflip:TA14\|Q\" is 14.512 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.887 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA14\|Q 2 REG LCFF_X70_Y1_N3 11 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N3; Fanout = 11; REG Node = 'tflip:TA14\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA14|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA14|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA14|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.375 ns + Longest register pin " "Info: + Longest register to pin delay is 10.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tflip:TA14\|Q 1 REG LCFF_X70_Y1_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y1_N3; Fanout = 11; REG Node = 'tflip:TA14\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tflip:TA14|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.958 ns) + CELL(0.419 ns) 6.377 ns Mux23~29 2 COMB LCCOMB_X1_Y31_N12 1 " "Info: 2: + IC(5.958 ns) + CELL(0.419 ns) = 6.377 ns; Loc. = LCCOMB_X1_Y31_N12; Fanout = 1; COMB Node = 'Mux23~29'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.377 ns" { tflip:TA14|Q Mux23~29 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(2.612 ns) 10.375 ns C3\[4\] 3 PIN PIN_M8 0 " "Info: 3: + IC(1.386 ns) + CELL(2.612 ns) = 10.375 ns; Loc. = PIN_M8; Fanout = 0; PIN Node = 'C3\[4\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.998 ns" { Mux23~29 C3[4] } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.031 ns ( 29.21 % ) " "Info: Total cell delay = 3.031 ns ( 29.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.344 ns ( 70.79 % ) " "Info: Total interconnect delay = 7.344 ns ( 70.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "10.375 ns" { tflip:TA14|Q Mux23~29 C3[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "10.375 ns" { tflip:TA14|Q {} Mux23~29 {} C3[4] {} } { 0.000ns 5.958ns 1.386ns } { 0.000ns 0.419ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA14|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA14|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "10.375 ns" { tflip:TA14|Q Mux23~29 C3[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "10.375 ns" { tflip:TA14|Q {} Mux23~29 {} C3[4] {} } { 0.000ns 5.958ns 1.386ns } { 0.000ns 0.419ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ENA T\[12\] 15.223 ns Longest " "Info: Longest tpd from source pin \"ENA\" to destination pin \"T\[12\]\" is 15.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ENA 1 PIN PIN_AB26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 7; PIN Node = 'ENA'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.985 ns) + CELL(0.393 ns) 7.210 ns T~2 2 COMB LCCOMB_X70_Y1_N6 8 " "Info: 2: + IC(5.985 ns) + CELL(0.393 ns) = 7.210 ns; Loc. = LCCOMB_X70_Y1_N6; Fanout = 8; COMB Node = 'T~2'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.378 ns" { ENA T~2 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 7.623 ns T~8 3 COMB LCCOMB_X70_Y1_N26 7 " "Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 7.623 ns; Loc. = LCCOMB_X70_Y1_N26; Fanout = 7; COMB Node = 'T~8'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.413 ns" { T~2 T~8 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 8.053 ns T~11 4 COMB LCCOMB_X70_Y1_N28 7 " "Info: 4: + IC(0.280 ns) + CELL(0.150 ns) = 8.053 ns; Loc. = LCCOMB_X70_Y1_N28; Fanout = 7; COMB Node = 'T~11'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.430 ns" { T~8 T~11 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.498 ns) + CELL(2.672 ns) 15.223 ns T\[12\] 5 PIN PIN_AF1 0 " "Info: 5: + IC(4.498 ns) + CELL(2.672 ns) = 15.223 ns; Loc. = PIN_AF1; Fanout = 0; PIN Node = 'T\[12\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "7.170 ns" { T~11 T[12] } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.197 ns ( 27.57 % ) " "Info: Total cell delay = 4.197 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.026 ns ( 72.43 % ) " "Info: Total interconnect delay = 11.026 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "15.223 ns" { ENA T~2 T~8 T~11 T[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "15.223 ns" { ENA {} ENA~combout {} T~2 {} T~8 {} T~11 {} T[12] {} } { 0.000ns 0.000ns 5.985ns 0.263ns 0.280ns 4.498ns } { 0.000ns 0.832ns 0.393ns 0.150ns 0.150ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "tflip:TA2\|Q ENA CLK -2.734 ns register " "Info: th for register \"tflip:TA2\|Q\" (data pin = \"ENA\", clock pin = \"CLK\") is -2.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.887 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA2\|Q 2 REG LCFF_X70_Y1_N21 11 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N21; Fanout = 11; REG Node = 'tflip:TA2\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA2|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA2|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA2|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.887 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ENA 1 PIN PIN_AB26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 7; PIN Node = 'ENA'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.821 ns) + CELL(0.150 ns) 6.803 ns tflip:TA2\|Q~23 2 COMB LCCOMB_X70_Y1_N20 1 " "Info: 2: + IC(5.821 ns) + CELL(0.150 ns) = 6.803 ns; Loc. = LCCOMB_X70_Y1_N20; Fanout = 1; COMB Node = 'tflip:TA2\|Q~23'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "5.971 ns" { ENA tflip:TA2|Q~23 } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.887 ns tflip:TA2\|Q 3 REG LCFF_X70_Y1_N21 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.887 ns; Loc. = LCFF_X70_Y1_N21; Fanout = 11; REG Node = 'tflip:TA2\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { tflip:TA2|Q~23 tflip:TA2|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.066 ns ( 15.48 % ) " "Info: Total cell delay = 1.066 ns ( 15.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.821 ns ( 84.52 % ) " "Info: Total interconnect delay = 5.821 ns ( 84.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.887 ns" { ENA tflip:TA2|Q~23 tflip:TA2|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "6.887 ns" { ENA {} ENA~combout {} tflip:TA2|Q~23 {} tflip:TA2|Q {} } { 0.000ns 0.000ns 5.821ns 0.000ns } { 0.000ns 0.832ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA2|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA2|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.887 ns" { ENA tflip:TA2|Q~23 tflip:TA2|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "6.887 ns" { ENA {} ENA~combout {} tflip:TA2|Q~23 {} tflip:TA2|Q {} } { 0.000ns 0.000ns 5.821ns 0.000ns } { 0.000ns 0.832ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 14:18:57 2015 " "Info: Processing ended: Thu Dec 10 14:18:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Info: Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
