# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DataMemory_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory {C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:48 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory" C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory.v 
# -- Compiling module DataMemory
# ** Warning: C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	DataMemory
# End time: 23:33:49 on Nov 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory {C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:49 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory" C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory_TB.v 
# -- Compiling module DataMemory_TB
# 
# Top level modules:
# 	DataMemory_TB
# End time: 23:33:49 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  DataMemory_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" DataMemory_TB 
# Start time: 23:33:51 on Nov 25,2019
# Loading work.DataMemory_TB
# Loading work.DataMemory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory_TB.v(43)
#    Time: 200 ns  Iteration: 0  Instance: /DataMemory_TB
# Break in Module DataMemory_TB at C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory_TB.v line 43
# End time: 23:34:08 on Nov 25,2019, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
