[globcfg]
base_address = 0
data_width = 32
address_width = 32
register_reset = sync_pos
address_increment = none
address_alignment = data_width
force_name_case = none
regmap_path = regs_UART.yaml

[v_module]
path = hw/regs_UART.v
read_filler = 0
interface = lb
generator = Verilog


[v_header]
path = hw/regs_UART.vh
prefix = UCSR
generator = VerilogHeader


[c_header]
path = sw/regs_UART.h
prefix = UCSR
generator = CHeader

[md_doc]
path = doc/regs_UART.md
title = Register map
print_images = True
image_dir = md_img
print_conventions = True
generator = Markdown


