// Seed: 964773337
module module_0 #(
    parameter id_4 = 32'd67
) (
    input supply0 id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3,
    input wire _id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    output tri0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri id_12,
    input supply0 id_13,
    output wor id_14,
    input wor id_15,
    input supply1 id_16,
    output wire id_17,
    input tri id_18,
    input wire id_19,
    input tri id_20,
    input tri0 id_21,
    input tri id_22,
    output wor id_23,
    output tri1 id_24,
    input tri0 id_25,
    input tri id_26,
    output wand id_27,
    input tri id_28,
    input tri0 id_29,
    input tri id_30,
    input wor id_31,
    output wand id_32,
    input supply1 id_33,
    input supply1 id_34,
    output wire id_35,
    input wor id_36,
    output supply0 id_37,
    input supply1 id_38
);
  assign id_10 = 1;
  assign module_1._id_5 = 0;
  logic [id_4 : -1] id_40;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd96,
    parameter id_17 = 32'd44,
    parameter id_18 = 32'd42,
    parameter id_5  = 32'd80,
    parameter id_9  = 32'd12
) (
    output uwire id_0,
    input supply0 id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input wor _id_5,
    input supply0 id_6,
    input uwire id_7,
    output supply0 id_8,
    output wire _id_9,
    input tri1 _id_10,
    output wor id_11,
    input tri1 id_12,
    input supply0 id_13,
    output logic id_14,
    input wand id_15
);
  always disable _id_17;
  localparam id_18 = 1;
  initial id_14 <= 1;
  logic [id_17 : id_5] id_19;
  ;
  logic [-1  ==  -1 'b0 ^  id_9 : id_18] id_20 = 1'h0;
  logic [7:0] id_21;
  genvar id_22;
  wire [id_17 : 1 'h0] id_23;
  wire id_24;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_4,
      id_12,
      id_18,
      id_15,
      id_4,
      id_12,
      id_12,
      id_8,
      id_4,
      id_12,
      id_1,
      id_13,
      id_4,
      id_7,
      id_1,
      id_4,
      id_6,
      id_15,
      id_1,
      id_13,
      id_13,
      id_3,
      id_4,
      id_7,
      id_13,
      id_0,
      id_6,
      id_13,
      id_12,
      id_1,
      id_11,
      id_6,
      id_13,
      id_0,
      id_7,
      id_4,
      id_12
  );
  assign id_21[id_10] = 1;
  logic id_25;
  ;
endmodule
