

================================================================
== Vivado HLS Report for 'padding2d_fix16_4'
================================================================
* Date:           Thu Oct 24 19:59:17 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  961|  1861|  961|  1861|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  960|  1860|  32 ~ 62 |          -|          -|    30|    no    |
        | + Loop 1.1  |   30|    30|         1|          -|          -|    30|    no    |
        | + Loop 1.2  |   60|    60|         2|          -|          -|    30|    no    |
        | + Loop 1.3  |   30|    30|         1|          -|          -|    30|    no    |
        +-------------+-----+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    288|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     136|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     136|    408|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_157_p2        |     +    |      0|  0|  28|          21|          21|
    |height_1_fu_177_p2   |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_166_p2   |     +    |      0|  0|  28|          21|          21|
    |tmp2_fu_200_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp3_fu_297_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp4_fu_252_p2       |     +    |      0|  0|  28|          21|          21|
    |tmp_21_fu_307_p2     |     +    |      0|  0|  13|          11|          11|
    |width_1_fu_327_p2    |     +    |      0|  0|  15|           5|           1|
    |width_2_fu_246_p2    |     +    |      0|  0|  15|           5|           1|
    |width_3_fu_274_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp7_fu_230_p2       |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_171_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond2_fu_321_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond8_fu_240_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond9_fu_268_p2  |   icmp   |      0|  0|  11|           5|           3|
    |tmp_15_fu_189_p2     |   icmp   |      0|  0|  11|           5|           3|
    |tmp_18_fu_280_p2     |   icmp   |      0|  0|  11|           5|           1|
    |tmp_20_fu_286_p2     |   icmp   |      0|  0|  11|           5|           3|
    |tmp_s_fu_183_p2      |   icmp   |      0|  0|  11|           5|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 288|         155|         113|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  27|          5|    1|          5|
    |height_reg_101     |   9|          2|    5|         10|
    |output_r_address0  |  33|          6|   10|         60|
    |output_r_d0        |  15|          3|   16|         48|
    |phi_mul_reg_112    |   9|          2|   21|         42|
    |width1_reg_135     |   9|          2|    5|         10|
    |width2_reg_124     |   9|          2|    5|         10|
    |width_reg_146      |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 120|         24|   68|        195|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |height_1_reg_355       |   5|   0|    5|          0|
    |height_reg_101         |   5|   0|    5|          0|
    |next_mul_reg_347       |  21|   0|   21|          0|
    |output_addr_2_reg_368  |  10|   0|   10|          0|
    |phi_mul_reg_112        |  21|   0|   21|          0|
    |tmp7_reg_373           |   9|   0|   11|          2|
    |tmp_15_cast1_reg_342   |  16|   0|   21|          5|
    |tmp_15_reg_364         |   1|   0|    1|          0|
    |tmp_18_reg_394         |   1|   0|    1|          0|
    |tmp_20_reg_398         |   1|   0|    1|          0|
    |tmp_23_reg_407         |  21|   0|   21|          0|
    |tmp_s_reg_360          |   1|   0|    1|          0|
    |width1_reg_135         |   5|   0|    5|          0|
    |width2_reg_124         |   5|   0|    5|          0|
    |width_3_reg_389        |   5|   0|    5|          0|
    |width_reg_146          |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 136|   0|  143|          7|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|input_0_address0   | out |   10|  ap_memory |      input_0      |     array    |
|input_0_ce0        | out |    1|  ap_memory |      input_0      |     array    |
|input_0_q0         |  in |   16|  ap_memory |      input_0      |     array    |
|output_width       |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0  | out |   10|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	3  / (tmp_s & !exitcond2) | (!tmp_s & !tmp_15 & !exitcond8)
	4  / (!tmp_s & tmp_15 & !exitcond9)
	2  / (tmp_s & exitcond2) | (!tmp_s & tmp_15 & exitcond9) | (!tmp_s & !tmp_15 & exitcond8)
4 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/padding2d.cpp:6]   --->   Operation 5 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_15_cast1 = zext i16 %output_width_read to i21" [layers_c/padding2d.cpp:9]   --->   Operation 6 'zext' 'tmp_15_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/padding2d.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%height = phi i5 [ %height_1, %.loopexit3 ], [ 0, %.preheader4.preheader.critedge ]"   --->   Operation 9 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul = phi i21 [ %next_mul, %.loopexit3 ], [ 0, %.preheader4.preheader.critedge ]" [layers_c/padding2d.cpp:9]   --->   Operation 10 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.22ns)   --->   "%next_mul = add i21 %phi_mul, %tmp_15_cast1" [layers_c/padding2d.cpp:9]   --->   Operation 11 'add' 'next_mul' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 12 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %height, -2" [layers_c/padding2d.cpp:10]   --->   Operation 13 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%height_1 = add i5 %height, 1" [layers_c/padding2d.cpp:10]   --->   Operation 14 'add' 'height_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %11, label %0" [layers_c/padding2d.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%tmp_s = icmp eq i5 %height, 0" [layers_c/padding2d.cpp:11]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader2.preheader, label %2" [layers_c/padding2d.cpp:11]   --->   Operation 17 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%tmp_15 = icmp ult i5 %height, -3" [layers_c/padding2d.cpp:16]   --->   Operation 18 'icmp' 'tmp_15' <Predicate = (!exitcond1 & !tmp_s)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %.preheader.preheader, label %.preheader1.preheader" [layers_c/padding2d.cpp:16]   --->   Operation 19 'br' <Predicate = (!exitcond1 & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader1"   --->   Operation 20 'br' <Predicate = (!exitcond1 & !tmp_s & !tmp_15)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_16 = zext i21 %phi_mul to i64" [layers_c/padding2d.cpp:20]   --->   Operation 21 'zext' 'tmp_16' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_16" [layers_c/padding2d.cpp:20]   --->   Operation 22 'getelementptr' 'output_addr_2' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%tmp2 = add i5 %height, -1" [layers_c/padding2d.cpp:10]   --->   Operation 23 'add' 'tmp2' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp2, i5 0)" [layers_c/padding2d.cpp:10]   --->   Operation 24 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i10 %p_shl3 to i11" [layers_c/padding2d.cpp:10]   --->   Operation 25 'zext' 'p_shl3_cast' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp2, i2 0)" [layers_c/padding2d.cpp:10]   --->   Operation 26 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i7 %p_shl4 to i11" [layers_c/padding2d.cpp:10]   --->   Operation 27 'zext' 'p_shl4_cast' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%tmp7 = sub i11 %p_shl3_cast, %p_shl4_cast" [layers_c/padding2d.cpp:10]   --->   Operation 28 'sub' 'tmp7' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:17]   --->   Operation 29 'br' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader2"   --->   Operation 30 'br' <Predicate = (!exitcond1 & tmp_s)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 31 'speclooptripcount' 'empty_13' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%width2 = phi i5 [ %width_2, %10 ], [ 0, %.preheader1.preheader ]"   --->   Operation 33 'phi' 'width2' <Predicate = (!tmp_s & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i5 %width2 to i21" [layers_c/padding2d.cpp:31]   --->   Operation 34 'zext' 'tmp_30_cast' <Predicate = (!tmp_s & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 35 'speclooptripcount' 'empty_12' <Predicate = (!tmp_s & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.36ns)   --->   "%exitcond8 = icmp eq i5 %width2, -2" [layers_c/padding2d.cpp:31]   --->   Operation 36 'icmp' 'exitcond8' <Predicate = (!tmp_s & !tmp_15)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%width_2 = add i5 %width2, 1" [layers_c/padding2d.cpp:31]   --->   Operation 37 'add' 'width_2' <Predicate = (!tmp_s & !tmp_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.loopexit.loopexit, label %10" [layers_c/padding2d.cpp:31]   --->   Operation 38 'br' <Predicate = (!tmp_s & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.22ns)   --->   "%tmp4 = add i21 %phi_mul, %tmp_30_cast" [layers_c/padding2d.cpp:33]   --->   Operation 39 'add' 'tmp4' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_19 = zext i21 %tmp4 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 40 'zext' 'tmp_19' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_19" [layers_c/padding2d.cpp:33]   --->   Operation 41 'getelementptr' 'output_addr_1' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 42 'store' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader1" [layers_c/padding2d.cpp:31]   --->   Operation 43 'br' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 44 'br' <Predicate = (!tmp_s & !tmp_15 & exitcond8)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%width1 = phi i5 [ %width_3, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 45 'phi' 'width1' <Predicate = (!tmp_s & tmp_15)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_32_cast6 = zext i5 %width1 to i21" [layers_c/padding2d.cpp:17]   --->   Operation 46 'zext' 'tmp_32_cast6' <Predicate = (!tmp_s & tmp_15)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 47 'speclooptripcount' 'empty_11' <Predicate = (!tmp_s & tmp_15)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.36ns)   --->   "%exitcond9 = icmp eq i5 %width1, -2" [layers_c/padding2d.cpp:17]   --->   Operation 48 'icmp' 'exitcond9' <Predicate = (!tmp_s & tmp_15)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.78ns)   --->   "%width_3 = add i5 %width1, 1" [layers_c/padding2d.cpp:17]   --->   Operation 49 'add' 'width_3' <Predicate = (!tmp_s & tmp_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.loopexit.loopexit4, label %3" [layers_c/padding2d.cpp:17]   --->   Operation 50 'br' <Predicate = (!tmp_s & tmp_15)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.36ns)   --->   "%tmp_18 = icmp eq i5 %width1, 0" [layers_c/padding2d.cpp:18]   --->   Operation 51 'icmp' 'tmp_18' <Predicate = (!tmp_s & tmp_15 & !exitcond9)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %4, label %5" [layers_c/padding2d.cpp:18]   --->   Operation 52 'br' <Predicate = (!tmp_s & tmp_15 & !exitcond9)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.36ns)   --->   "%tmp_20 = icmp ult i5 %width1, -3" [layers_c/padding2d.cpp:21]   --->   Operation 53 'icmp' 'tmp_20' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %6, label %7" [layers_c/padding2d.cpp:21]   --->   Operation 54 'br' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.22ns)   --->   "%tmp_25 = add i21 %phi_mul, %tmp_32_cast6" [layers_c/padding2d.cpp:27]   --->   Operation 55 'add' 'tmp_25' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_26 = zext i21 %tmp_25 to i64" [layers_c/padding2d.cpp:27]   --->   Operation 56 'zext' 'tmp_26' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_26" [layers_c/padding2d.cpp:27]   --->   Operation 57 'getelementptr' 'output_addr_4' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_4, align 2" [layers_c/padding2d.cpp:27]   --->   Operation 58 'store' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 59 'br' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.78ns)   --->   "%tmp3 = add i5 %width1, -1" [layers_c/padding2d.cpp:23]   --->   Operation 60 'add' 'tmp3' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i5 %tmp3 to i11" [layers_c/padding2d.cpp:23]   --->   Operation 61 'zext' 'tmp3_cast' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.63ns)   --->   "%tmp_21 = add i11 %tmp3_cast, %tmp7" [layers_c/padding2d.cpp:23]   --->   Operation 62 'add' 'tmp_21' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_38_cast = sext i11 %tmp_21 to i32" [layers_c/padding2d.cpp:23]   --->   Operation 63 'sext' 'tmp_38_cast' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %tmp_38_cast to i64" [layers_c/padding2d.cpp:23]   --->   Operation 64 'zext' 'tmp_22' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_22" [layers_c/padding2d.cpp:23]   --->   Operation 65 'getelementptr' 'input_0_addr' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:23]   --->   Operation 66 'load' 'input_0_load' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 67 [1/1] (2.22ns)   --->   "%tmp_23 = add i21 %phi_mul, %tmp_32_cast6" [layers_c/padding2d.cpp:23]   --->   Operation 67 'add' 'tmp_23' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:20]   --->   Operation 68 'store' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & tmp_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %9" [layers_c/padding2d.cpp:21]   --->   Operation 69 'br' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & tmp_18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 70 'br' <Predicate = (!tmp_s & tmp_15 & exitcond9)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 71 'br' <Predicate = (!tmp_s & tmp_15 & exitcond9) | (!tmp_s & !tmp_15 & exitcond8)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%width = phi i5 [ %width_1, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 72 'phi' 'width' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 73 'speclooptripcount' 'empty_10' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %width, -2" [layers_c/padding2d.cpp:12]   --->   Operation 74 'icmp' 'exitcond2' <Predicate = (tmp_s)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.78ns)   --->   "%width_1 = add i5 %width, 1" [layers_c/padding2d.cpp:12]   --->   Operation 75 'add' 'width_1' <Predicate = (tmp_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit3.loopexit, label %1" [layers_c/padding2d.cpp:12]   --->   Operation 76 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_17 = zext i5 %width to i64" [layers_c/padding2d.cpp:14]   --->   Operation 77 'zext' 'tmp_17' <Predicate = (tmp_s & !exitcond2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_17" [layers_c/padding2d.cpp:14]   --->   Operation 78 'getelementptr' 'output_addr' <Predicate = (tmp_s & !exitcond2)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 79 'store' <Predicate = (tmp_s & !exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader2" [layers_c/padding2d.cpp:12]   --->   Operation 80 'br' <Predicate = (tmp_s & !exitcond2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 81 'br' <Predicate = (tmp_s & exitcond2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader4" [layers_c/padding2d.cpp:10]   --->   Operation 82 'br' <Predicate = (tmp_s & exitcond2) | (!tmp_s & tmp_15 & exitcond9) | (!tmp_s & !tmp_15 & exitcond8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:23]   --->   Operation 83 'load' 'input_0_load' <Predicate = (!tmp_18 & tmp_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_24 = zext i21 %tmp_23 to i64" [layers_c/padding2d.cpp:23]   --->   Operation 84 'zext' 'tmp_24' <Predicate = (!tmp_18 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_24" [layers_c/padding2d.cpp:23]   --->   Operation 85 'getelementptr' 'output_addr_3' <Predicate = (!tmp_18 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.25ns)   --->   "store i16 %input_0_load, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:23]   --->   Operation 86 'store' <Predicate = (!tmp_18 & tmp_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %8" [layers_c/padding2d.cpp:25]   --->   Operation 87 'br' <Predicate = (!tmp_18 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 88 'br' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:17]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read (read             ) [ 00000]
tmp_15_cast1      (zext             ) [ 00111]
empty             (speclooptripcount) [ 00000]
StgValue_8        (br               ) [ 01111]
height            (phi              ) [ 00100]
phi_mul           (phi              ) [ 00111]
next_mul          (add              ) [ 01111]
empty_9           (speclooptripcount) [ 00000]
exitcond1         (icmp             ) [ 00111]
height_1          (add              ) [ 01111]
StgValue_15       (br               ) [ 00000]
tmp_s             (icmp             ) [ 00111]
StgValue_17       (br               ) [ 00000]
tmp_15            (icmp             ) [ 00111]
StgValue_19       (br               ) [ 00000]
StgValue_20       (br               ) [ 00111]
tmp_16            (zext             ) [ 00000]
output_addr_2     (getelementptr    ) [ 00011]
tmp2              (add              ) [ 00000]
p_shl3            (bitconcatenate   ) [ 00000]
p_shl3_cast       (zext             ) [ 00000]
p_shl4            (bitconcatenate   ) [ 00000]
p_shl4_cast       (zext             ) [ 00000]
tmp7              (sub              ) [ 00011]
StgValue_29       (br               ) [ 00111]
StgValue_30       (br               ) [ 00111]
empty_13          (speclooptripcount) [ 00000]
StgValue_32       (ret              ) [ 00000]
width2            (phi              ) [ 00010]
tmp_30_cast       (zext             ) [ 00000]
empty_12          (speclooptripcount) [ 00000]
exitcond8         (icmp             ) [ 00111]
width_2           (add              ) [ 00111]
StgValue_38       (br               ) [ 00000]
tmp4              (add              ) [ 00000]
tmp_19            (zext             ) [ 00000]
output_addr_1     (getelementptr    ) [ 00000]
StgValue_42       (store            ) [ 00000]
StgValue_43       (br               ) [ 00111]
StgValue_44       (br               ) [ 00000]
width1            (phi              ) [ 00010]
tmp_32_cast6      (zext             ) [ 00000]
empty_11          (speclooptripcount) [ 00000]
exitcond9         (icmp             ) [ 00111]
width_3           (add              ) [ 00111]
StgValue_50       (br               ) [ 00000]
tmp_18            (icmp             ) [ 00111]
StgValue_52       (br               ) [ 00000]
tmp_20            (icmp             ) [ 00111]
StgValue_54       (br               ) [ 00000]
tmp_25            (add              ) [ 00000]
tmp_26            (zext             ) [ 00000]
output_addr_4     (getelementptr    ) [ 00000]
StgValue_58       (store            ) [ 00000]
StgValue_59       (br               ) [ 00000]
tmp3              (add              ) [ 00000]
tmp3_cast         (zext             ) [ 00000]
tmp_21            (add              ) [ 00000]
tmp_38_cast       (sext             ) [ 00000]
tmp_22            (zext             ) [ 00000]
input_0_addr      (getelementptr    ) [ 00001]
tmp_23            (add              ) [ 00001]
StgValue_68       (store            ) [ 00000]
StgValue_69       (br               ) [ 00000]
StgValue_70       (br               ) [ 00000]
StgValue_71       (br               ) [ 00000]
width             (phi              ) [ 00010]
empty_10          (speclooptripcount) [ 00000]
exitcond2         (icmp             ) [ 00111]
width_1           (add              ) [ 00111]
StgValue_76       (br               ) [ 00000]
tmp_17            (zext             ) [ 00000]
output_addr       (getelementptr    ) [ 00000]
StgValue_79       (store            ) [ 00000]
StgValue_80       (br               ) [ 00111]
StgValue_81       (br               ) [ 00000]
StgValue_82       (br               ) [ 01111]
input_0_load      (load             ) [ 00000]
tmp_24            (zext             ) [ 00000]
output_addr_3     (getelementptr    ) [ 00000]
StgValue_86       (store            ) [ 00000]
StgValue_87       (br               ) [ 00000]
StgValue_88       (br               ) [ 00000]
StgValue_89       (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="output_width_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="output_addr_2_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="21" slack="0"/>
<pin id="46" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="output_addr_1_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="21" slack="0"/>
<pin id="53" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="10" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/3 StgValue_58/3 StgValue_68/3 StgValue_79/3 StgValue_86/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="output_addr_4_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="21" slack="0"/>
<pin id="67" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="input_0_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="output_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_addr_3_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="21" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/4 "/>
</bind>
</comp>

<comp id="101" class="1005" name="height_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="1"/>
<pin id="103" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="height_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="phi_mul_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="21" slack="1"/>
<pin id="114" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="phi_mul_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="21" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="width2_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="width2 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="width2_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width2/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="width1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="width1 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="width1_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width1/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="width_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="width (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="width_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="21" slack="1"/>
<pin id="159" dir="0" index="1" bw="5" slack="0"/>
<pin id="160" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/3 tmp_23/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_15_cast1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="next_mul_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="21" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="1"/>
<pin id="169" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="exitcond1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="height_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="5" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_15_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_16_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="21" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_shl3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_shl3_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_shl4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_shl4_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp7_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_30_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="exitcond8_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="width_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_2/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="21" slack="1"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_19_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="21" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_32_cast6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast6/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="exitcond9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="width_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_3/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_18_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_20_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_26_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="21" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp3_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_21_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="11" slack="1"/>
<pin id="310" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_38_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_cast/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_22_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="exitcond2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="width_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_17_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_24_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="21" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_15_cast1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="21" slack="1"/>
<pin id="344" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="next_mul_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="21" slack="0"/>
<pin id="349" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="355" class="1005" name="height_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_s_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_15_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="368" class="1005" name="output_addr_2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="1"/>
<pin id="370" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_2 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp7_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="1"/>
<pin id="375" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="381" class="1005" name="width_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="width_2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="width_3_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="width_3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_18_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_20_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="402" class="1005" name="input_0_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_23_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="21" slack="1"/>
<pin id="409" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="415" class="1005" name="width_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="width_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="24" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="78" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="112" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="36" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="116" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="105" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="105" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="105" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="105" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="116" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="204"><net_src comp="105" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="200" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="214" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="128" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="128" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="128" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="112" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="236" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="266"><net_src comp="139" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="272"><net_src comp="139" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="139" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="139" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="139" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="157" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="301"><net_src comp="139" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="325"><net_src comp="150" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="150" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="150" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="345"><net_src comp="162" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="350"><net_src comp="166" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="358"><net_src comp="177" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="363"><net_src comp="183" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="189" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="42" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="376"><net_src comp="230" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="384"><net_src comp="246" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="392"><net_src comp="274" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="397"><net_src comp="280" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="286" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="71" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="410"><net_src comp="157" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="418"><net_src comp="327" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 4 }
 - Input state : 
	Port: padding2d_fix16.4 : input_0 | {3 4 }
	Port: padding2d_fix16.4 : output_width | {1 }
	Port: padding2d_fix16.4 : output_r | {}
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond1 : 1
		height_1 : 1
		StgValue_15 : 2
		tmp_s : 1
		StgValue_17 : 2
		tmp_15 : 1
		StgValue_19 : 2
		tmp_16 : 1
		output_addr_2 : 2
		tmp2 : 1
		p_shl3 : 2
		p_shl3_cast : 3
		p_shl4 : 2
		p_shl4_cast : 3
		tmp7 : 4
	State 3
		tmp_30_cast : 1
		exitcond8 : 1
		width_2 : 1
		StgValue_38 : 2
		tmp4 : 2
		tmp_19 : 3
		output_addr_1 : 4
		StgValue_42 : 5
		tmp_32_cast6 : 1
		exitcond9 : 1
		width_3 : 1
		StgValue_50 : 2
		tmp_18 : 1
		StgValue_52 : 2
		tmp_20 : 1
		StgValue_54 : 2
		tmp_25 : 2
		tmp_26 : 3
		output_addr_4 : 4
		StgValue_58 : 5
		tmp3 : 1
		tmp3_cast : 2
		tmp_21 : 3
		tmp_38_cast : 4
		tmp_22 : 5
		input_0_addr : 6
		input_0_load : 7
		tmp_23 : 2
		exitcond2 : 1
		width_1 : 1
		StgValue_76 : 2
		tmp_17 : 1
		output_addr : 2
		StgValue_79 : 3
	State 4
		output_addr_3 : 1
		StgValue_86 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_157          |    0    |    28   |
|          |        next_mul_fu_166       |    0    |    28   |
|          |        height_1_fu_177       |    0    |    15   |
|          |          tmp2_fu_200         |    0    |    15   |
|    add   |        width_2_fu_246        |    0    |    15   |
|          |          tmp4_fu_252         |    0    |    28   |
|          |        width_3_fu_274        |    0    |    15   |
|          |          tmp3_fu_297         |    0    |    15   |
|          |         tmp_21_fu_307        |    0    |    13   |
|          |        width_1_fu_327        |    0    |    15   |
|----------|------------------------------|---------|---------|
|          |       exitcond1_fu_171       |    0    |    11   |
|          |         tmp_s_fu_183         |    0    |    11   |
|          |         tmp_15_fu_189        |    0    |    11   |
|   icmp   |       exitcond8_fu_240       |    0    |    11   |
|          |       exitcond9_fu_268       |    0    |    11   |
|          |         tmp_18_fu_280        |    0    |    11   |
|          |         tmp_20_fu_286        |    0    |    11   |
|          |       exitcond2_fu_321       |    0    |    11   |
|----------|------------------------------|---------|---------|
|    sub   |          tmp7_fu_230         |    0    |    14   |
|----------|------------------------------|---------|---------|
|   read   | output_width_read_read_fu_36 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      tmp_15_cast1_fu_162     |    0    |    0    |
|          |         tmp_16_fu_195        |    0    |    0    |
|          |      p_shl3_cast_fu_214      |    0    |    0    |
|          |      p_shl4_cast_fu_226      |    0    |    0    |
|          |      tmp_30_cast_fu_236      |    0    |    0    |
|   zext   |         tmp_19_fu_258        |    0    |    0    |
|          |      tmp_32_cast6_fu_263     |    0    |    0    |
|          |         tmp_26_fu_292        |    0    |    0    |
|          |       tmp3_cast_fu_303       |    0    |    0    |
|          |         tmp_22_fu_316        |    0    |    0    |
|          |         tmp_17_fu_333        |    0    |    0    |
|          |         tmp_24_fu_338        |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         p_shl3_fu_206        |    0    |    0    |
|          |         p_shl4_fu_218        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |      tmp_38_cast_fu_312      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   289   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   height_1_reg_355  |    5   |
|    height_reg_101   |    5   |
| input_0_addr_reg_402|   10   |
|   next_mul_reg_347  |   21   |
|output_addr_2_reg_368|   10   |
|   phi_mul_reg_112   |   21   |
|     tmp7_reg_373    |   11   |
| tmp_15_cast1_reg_342|   21   |
|    tmp_15_reg_364   |    1   |
|    tmp_18_reg_394   |    1   |
|    tmp_20_reg_398   |    1   |
|    tmp_23_reg_407   |   21   |
|    tmp_s_reg_360    |    1   |
|    width1_reg_135   |    5   |
|    width2_reg_124   |    5   |
|   width_1_reg_415   |    5   |
|   width_2_reg_381   |    5   |
|   width_3_reg_389   |    5   |
|    width_reg_146    |    5   |
+---------------------+--------+
|        Total        |   159  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   5  |  10  |   50   ||    27   |
| grp_access_fu_56 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_78 |  p0  |   2  |  10  |   20   ||    9    |
|  phi_mul_reg_112 |  p0  |   2  |  21  |   42   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  || 7.21325 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   289  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   54   |
|  Register |    -   |   159  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   159  |   343  |
+-----------+--------+--------+--------+
