<शैली गुरु>
/* SPDX-License-Identअगरier: GPL-2.0 */
/* Copyright (c) 2018, Intel Corporation. */

/* Machine-generated file */

#अगर_अघोषित _ICE_HW_AUTOGEN_H_
#घोषणा _ICE_HW_AUTOGEN_H_

#घोषणा QTX_COMM_DBELL(_DBQM)			(0x002C0000 + ((_DBQM) * 4))
#घोषणा QTX_COMM_HEAD(_DBQM)			(0x000E0000 + ((_DBQM) * 4))
#घोषणा QTX_COMM_HEAD_HEAD_S			0
#घोषणा QTX_COMM_HEAD_HEAD_M			ICE_M(0x1FFF, 0)
#घोषणा PF_FW_ARQBAH				0x00080180
#घोषणा PF_FW_ARQBAL				0x00080080
#घोषणा PF_FW_ARQH				0x00080380
#घोषणा PF_FW_ARQH_ARQH_M			ICE_M(0x3FF, 0)
#घोषणा PF_FW_ARQLEN				0x00080280
#घोषणा PF_FW_ARQLEN_ARQLEN_M			ICE_M(0x3FF, 0)
#घोषणा PF_FW_ARQLEN_ARQVFE_M			BIT(28)
#घोषणा PF_FW_ARQLEN_ARQOVFL_M			BIT(29)
#घोषणा PF_FW_ARQLEN_ARQCRIT_M			BIT(30)
#घोषणा PF_FW_ARQLEN_ARQENABLE_M		BIT(31)
#घोषणा PF_FW_ARQT				0x00080480
#घोषणा PF_FW_ATQBAH				0x00080100
#घोषणा PF_FW_ATQBAL				0x00080000
#घोषणा PF_FW_ATQH				0x00080300
#घोषणा PF_FW_ATQH_ATQH_M			ICE_M(0x3FF, 0)
#घोषणा PF_FW_ATQLEN				0x00080200
#घोषणा PF_FW_ATQLEN_ATQLEN_M			ICE_M(0x3FF, 0)
#घोषणा PF_FW_ATQLEN_ATQVFE_M			BIT(28)
#घोषणा PF_FW_ATQLEN_ATQOVFL_M			BIT(29)
#घोषणा PF_FW_ATQLEN_ATQCRIT_M			BIT(30)
#घोषणा VF_MBX_ARQLEN(_VF)			(0x0022BC00 + ((_VF) * 4))
#घोषणा VF_MBX_ATQLEN(_VF)			(0x0022A800 + ((_VF) * 4))
#घोषणा PF_FW_ATQLEN_ATQENABLE_M		BIT(31)
#घोषणा PF_FW_ATQT				0x00080400
#घोषणा PF_MBX_ARQBAH				0x0022E400
#घोषणा PF_MBX_ARQBAL				0x0022E380
#घोषणा PF_MBX_ARQH				0x0022E500
#घोषणा PF_MBX_ARQH_ARQH_M			ICE_M(0x3FF, 0)
#घोषणा PF_MBX_ARQLEN				0x0022E480
#घोषणा PF_MBX_ARQLEN_ARQLEN_M			ICE_M(0x3FF, 0)
#घोषणा PF_MBX_ARQLEN_ARQCRIT_M			BIT(30)
#घोषणा PF_MBX_ARQLEN_ARQENABLE_M		BIT(31)
#घोषणा PF_MBX_ARQT				0x0022E580
#घोषणा PF_MBX_ATQBAH				0x0022E180
#घोषणा PF_MBX_ATQBAL				0x0022E100
#घोषणा PF_MBX_ATQH				0x0022E280
#घोषणा PF_MBX_ATQH_ATQH_M			ICE_M(0x3FF, 0)
#घोषणा PF_MBX_ATQLEN				0x0022E200
#घोषणा PF_MBX_ATQLEN_ATQLEN_M			ICE_M(0x3FF, 0)
#घोषणा PF_MBX_ATQLEN_ATQCRIT_M			BIT(30)
#घोषणा PF_MBX_ATQLEN_ATQENABLE_M		BIT(31)
#घोषणा PF_MBX_ATQT				0x0022E300
#घोषणा PRTDCB_GENC				0x00083000
#घोषणा PRTDCB_GENC_PFCLDA_S			16
#घोषणा PRTDCB_GENC_PFCLDA_M			ICE_M(0xFFFF, 16)
#घोषणा PRTDCB_GENS				0x00083020
#घोषणा PRTDCB_GENS_DCBX_STATUS_S		0
#घोषणा PRTDCB_GENS_DCBX_STATUS_M		ICE_M(0x7, 0)
#घोषणा PRTDCB_TUP2TC				0x001D26C0
#घोषणा GL_PREEXT_L2_PMASK0(_i)			(0x0020F0FC + ((_i) * 4))
#घोषणा GL_PREEXT_L2_PMASK1(_i)			(0x0020F108 + ((_i) * 4))
#घोषणा GLFLXP_RXDID_FLX_WRD_0(_i)		(0x0045c800 + ((_i) * 4))
#घोषणा GLFLXP_RXDID_FLX_WRD_0_PROT_MDID_S	0
#घोषणा GLFLXP_RXDID_FLX_WRD_0_PROT_MDID_M	ICE_M(0xFF, 0)
#घोषणा GLFLXP_RXDID_FLX_WRD_0_RXDID_OPCODE_S	30
#घोषणा GLFLXP_RXDID_FLX_WRD_0_RXDID_OPCODE_M	ICE_M(0x3, 30)
#घोषणा GLFLXP_RXDID_FLX_WRD_1(_i)		(0x0045c900 + ((_i) * 4))
#घोषणा GLFLXP_RXDID_FLX_WRD_1_PROT_MDID_S	0
#घोषणा GLFLXP_RXDID_FLX_WRD_1_PROT_MDID_M	ICE_M(0xFF, 0)
#घोषणा GLFLXP_RXDID_FLX_WRD_1_RXDID_OPCODE_S	30
#घोषणा GLFLXP_RXDID_FLX_WRD_1_RXDID_OPCODE_M	ICE_M(0x3, 30)
#घोषणा GLFLXP_RXDID_FLX_WRD_2(_i)		(0x0045ca00 + ((_i) * 4))
#घोषणा GLFLXP_RXDID_FLX_WRD_2_PROT_MDID_S	0
#घोषणा GLFLXP_RXDID_FLX_WRD_2_PROT_MDID_M	ICE_M(0xFF, 0)
#घोषणा GLFLXP_RXDID_FLX_WRD_2_RXDID_OPCODE_S	30
#घोषणा GLFLXP_RXDID_FLX_WRD_2_RXDID_OPCODE_M	ICE_M(0x3, 30)
#घोषणा GLFLXP_RXDID_FLX_WRD_3(_i)		(0x0045cb00 + ((_i) * 4))
#घोषणा GLFLXP_RXDID_FLX_WRD_3_PROT_MDID_S	0
#घोषणा GLFLXP_RXDID_FLX_WRD_3_PROT_MDID_M	ICE_M(0xFF, 0)
#घोषणा GLFLXP_RXDID_FLX_WRD_3_RXDID_OPCODE_S	30
#घोषणा GLFLXP_RXDID_FLX_WRD_3_RXDID_OPCODE_M	ICE_M(0x3, 30)
#घोषणा QRXFLXP_CNTXT(_QRX)			(0x00480000 + ((_QRX) * 4))
#घोषणा QRXFLXP_CNTXT_RXDID_IDX_S		0
#घोषणा QRXFLXP_CNTXT_RXDID_IDX_M		ICE_M(0x3F, 0)
#घोषणा QRXFLXP_CNTXT_RXDID_PRIO_S		8
#घोषणा QRXFLXP_CNTXT_RXDID_PRIO_M		ICE_M(0x7, 8)
#घोषणा QRXFLXP_CNTXT_TS_M			BIT(11)
#घोषणा GLGEN_CLKSTAT_SRC_PSM_CLK_SRC_S		4
#घोषणा GLGEN_CLKSTAT_SRC_PSM_CLK_SRC_M		ICE_M(0x3, 4)
#घोषणा GLGEN_CLKSTAT_SRC			0x000B826C
#घोषणा GLGEN_RSTAT				0x000B8188
#घोषणा GLGEN_RSTAT_DEVSTATE_M			ICE_M(0x3, 0)
#घोषणा GLGEN_RSTCTL				0x000B8180
#घोषणा GLGEN_RSTCTL_GRSTDEL_S			0
#घोषणा GLGEN_RSTCTL_GRSTDEL_M			ICE_M(0x3F, GLGEN_RSTCTL_GRSTDEL_S)
#घोषणा GLGEN_RSTAT_RESET_TYPE_S		2
#घोषणा GLGEN_RSTAT_RESET_TYPE_M		ICE_M(0x3, 2)
#घोषणा GLGEN_RTRIG				0x000B8190
#घोषणा GLGEN_RTRIG_CORER_M			BIT(0)
#घोषणा GLGEN_RTRIG_GLOBR_M			BIT(1)
#घोषणा GLGEN_STAT				0x000B612C
#घोषणा GLGEN_VFLRSTAT(_i)			(0x00093A04 + ((_i) * 4))
#घोषणा PFGEN_CTRL				0x00091000
#घोषणा PFGEN_CTRL_PFSWR_M			BIT(0)
#घोषणा PFGEN_STATE				0x00088000
#घोषणा PRTGEN_STATUS				0x000B8100
#घोषणा VFGEN_RSTAT(_VF)			(0x00074000 + ((_VF) * 4))
#घोषणा VPGEN_VFRSTAT(_VF)			(0x00090800 + ((_VF) * 4))
#घोषणा VPGEN_VFRSTAT_VFRD_M			BIT(0)
#घोषणा VPGEN_VFRTRIG(_VF)			(0x00090000 + ((_VF) * 4))
#घोषणा VPGEN_VFRTRIG_VFSWR_M			BIT(0)
#घोषणा PFHMC_ERRORDATA				0x00520500
#घोषणा PFHMC_ERRORINFO				0x00520400
#घोषणा GLINT_CTL				0x0016CC54
#घोषणा GLINT_CTL_DIS_AUTOMASK_M		BIT(0)
#घोषणा GLINT_CTL_ITR_GRAN_200_S		16
#घोषणा GLINT_CTL_ITR_GRAN_200_M		ICE_M(0xF, 16)
#घोषणा GLINT_CTL_ITR_GRAN_100_S		20
#घोषणा GLINT_CTL_ITR_GRAN_100_M		ICE_M(0xF, 20)
#घोषणा GLINT_CTL_ITR_GRAN_50_S			24
#घोषणा GLINT_CTL_ITR_GRAN_50_M			ICE_M(0xF, 24)
#घोषणा GLINT_CTL_ITR_GRAN_25_S			28
#घोषणा GLINT_CTL_ITR_GRAN_25_M			ICE_M(0xF, 28)
#घोषणा GLINT_DYN_CTL(_INT)			(0x00160000 + ((_INT) * 4))
#घोषणा GLINT_DYN_CTL_INTENA_M			BIT(0)
#घोषणा GLINT_DYN_CTL_CLEARPBA_M		BIT(1)
#घोषणा GLINT_DYN_CTL_SWINT_TRIG_M		BIT(2)
#घोषणा GLINT_DYN_CTL_ITR_INDX_S		3
#घोषणा GLINT_DYN_CTL_ITR_INDX_M		ICE_M(0x3, 3)
#घोषणा GLINT_DYN_CTL_INTERVAL_S		5
#घोषणा GLINT_DYN_CTL_INTERVAL_M		ICE_M(0xFFF, 5)
#घोषणा GLINT_DYN_CTL_SW_ITR_INDX_ENA_M		BIT(24)
#घोषणा GLINT_DYN_CTL_SW_ITR_INDX_M		ICE_M(0x3, 25)
#घोषणा GLINT_DYN_CTL_WB_ON_ITR_M		BIT(30)
#घोषणा GLINT_DYN_CTL_INTENA_MSK_M		BIT(31)
#घोषणा GLINT_ITR(_i, _INT)			(0x00154000 + ((_i) * 8192 + (_INT) * 4))
#घोषणा GLINT_RATE(_INT)			(0x0015A000 + ((_INT) * 4))
#घोषणा GLINT_RATE_INTRL_ENA_M			BIT(6)
#घोषणा GLINT_VECT2FUNC(_INT)			(0x00162000 + ((_INT) * 4))
#घोषणा GLINT_VECT2FUNC_VF_NUM_S		0
#घोषणा GLINT_VECT2FUNC_VF_NUM_M		ICE_M(0xFF, 0)
#घोषणा GLINT_VECT2FUNC_PF_NUM_S		12
#घोषणा GLINT_VECT2FUNC_PF_NUM_M		ICE_M(0x7, 12)
#घोषणा GLINT_VECT2FUNC_IS_PF_S			16
#घोषणा GLINT_VECT2FUNC_IS_PF_M			BIT(16)
#घोषणा PFINT_FW_CTL				0x0016C800
#घोषणा PFINT_FW_CTL_MSIX_INDX_M		ICE_M(0x7FF, 0)
#घोषणा PFINT_FW_CTL_ITR_INDX_S			11
#घोषणा PFINT_FW_CTL_ITR_INDX_M			ICE_M(0x3, 11)
#घोषणा PFINT_FW_CTL_CAUSE_ENA_M		BIT(30)
#घोषणा PFINT_MBX_CTL				0x0016B280
#घोषणा PFINT_MBX_CTL_MSIX_INDX_M		ICE_M(0x7FF, 0)
#घोषणा PFINT_MBX_CTL_ITR_INDX_S		11
#घोषणा PFINT_MBX_CTL_ITR_INDX_M		ICE_M(0x3, 11)
#घोषणा PFINT_MBX_CTL_CAUSE_ENA_M		BIT(30)
#घोषणा PFINT_OICR				0x0016CA00
#घोषणा PFINT_OICR_ECC_ERR_M			BIT(16)
#घोषणा PFINT_OICR_MAL_DETECT_M			BIT(19)
#घोषणा PFINT_OICR_GRST_M			BIT(20)
#घोषणा PFINT_OICR_PCI_EXCEPTION_M		BIT(21)
#घोषणा PFINT_OICR_HMC_ERR_M			BIT(26)
#घोषणा PFINT_OICR_PE_CRITERR_M			BIT(28)
#घोषणा PFINT_OICR_VFLR_M			BIT(29)
#घोषणा PFINT_OICR_SWINT_M			BIT(31)
#घोषणा PFINT_OICR_CTL				0x0016CA80
#घोषणा PFINT_OICR_CTL_MSIX_INDX_M		ICE_M(0x7FF, 0)
#घोषणा PFINT_OICR_CTL_ITR_INDX_S		11
#घोषणा PFINT_OICR_CTL_ITR_INDX_M		ICE_M(0x3, 11)
#घोषणा PFINT_OICR_CTL_CAUSE_ENA_M		BIT(30)
#घोषणा PFINT_OICR_ENA				0x0016C900
#घोषणा QINT_RQCTL(_QRX)			(0x00150000 + ((_QRX) * 4))
#घोषणा QINT_RQCTL_MSIX_INDX_S			0
#घोषणा QINT_RQCTL_MSIX_INDX_M			ICE_M(0x7FF, 0)
#घोषणा QINT_RQCTL_ITR_INDX_S			11
#घोषणा QINT_RQCTL_ITR_INDX_M			ICE_M(0x3, 11)
#घोषणा QINT_RQCTL_CAUSE_ENA_M			BIT(30)
#घोषणा QINT_TQCTL(_DBQM)			(0x00140000 + ((_DBQM) * 4))
#घोषणा QINT_TQCTL_MSIX_INDX_S			0
#घोषणा QINT_TQCTL_MSIX_INDX_M			ICE_M(0x7FF, 0)
#घोषणा QINT_TQCTL_ITR_INDX_S			11
#घोषणा QINT_TQCTL_ITR_INDX_M			ICE_M(0x3, 11)
#घोषणा QINT_TQCTL_CAUSE_ENA_M			BIT(30)
#घोषणा VPINT_ALLOC(_VF)			(0x001D1000 + ((_VF) * 4))
#घोषणा VPINT_ALLOC_FIRST_S			0
#घोषणा VPINT_ALLOC_FIRST_M			ICE_M(0x7FF, 0)
#घोषणा VPINT_ALLOC_LAST_S			12
#घोषणा VPINT_ALLOC_LAST_M			ICE_M(0x7FF, 12)
#घोषणा VPINT_ALLOC_VALID_M			BIT(31)
#घोषणा VPINT_ALLOC_PCI(_VF)			(0x0009D000 + ((_VF) * 4))
#घोषणा VPINT_ALLOC_PCI_FIRST_S			0
#घोषणा VPINT_ALLOC_PCI_FIRST_M			ICE_M(0x7FF, 0)
#घोषणा VPINT_ALLOC_PCI_LAST_S			12
#घोषणा VPINT_ALLOC_PCI_LAST_M			ICE_M(0x7FF, 12)
#घोषणा VPINT_ALLOC_PCI_VALID_M			BIT(31)
#घोषणा VPINT_MBX_CTL(_VSI)			(0x0016A000 + ((_VSI) * 4))
#घोषणा VPINT_MBX_CTL_CAUSE_ENA_M		BIT(30)
#घोषणा GLLAN_RCTL_0				0x002941F8
#घोषणा QRX_CONTEXT(_i, _QRX)			(0x00280000 + ((_i) * 8192 + (_QRX) * 4))
#घोषणा QRX_CTRL(_QRX)				(0x00120000 + ((_QRX) * 4))
#घोषणा QRX_CTRL_MAX_INDEX			2047
#घोषणा QRX_CTRL_QENA_REQ_S			0
#घोषणा QRX_CTRL_QENA_REQ_M			BIT(0)
#घोषणा QRX_CTRL_QENA_STAT_S			2
#घोषणा QRX_CTRL_QENA_STAT_M			BIT(2)
#घोषणा QRX_ITR(_QRX)				(0x00292000 + ((_QRX) * 4))
#घोषणा QRX_TAIL(_QRX)				(0x00290000 + ((_QRX) * 4))
#घोषणा QRX_TAIL_MAX_INDEX			2047
#घोषणा QRX_TAIL_TAIL_S				0
#घोषणा QRX_TAIL_TAIL_M				ICE_M(0x1FFF, 0)
#घोषणा VPLAN_RX_QBASE(_VF)			(0x00072000 + ((_VF) * 4))
#घोषणा VPLAN_RX_QBASE_VFFIRSTQ_S		0
#घोषणा VPLAN_RX_QBASE_VFFIRSTQ_M		ICE_M(0x7FF, 0)
#घोषणा VPLAN_RX_QBASE_VFNUMQ_S			16
#घोषणा VPLAN_RX_QBASE_VFNUMQ_M			ICE_M(0xFF, 16)
#घोषणा VPLAN_RXQ_MAPENA(_VF)			(0x00073000 + ((_VF) * 4))
#घोषणा VPLAN_RXQ_MAPENA_RX_ENA_M		BIT(0)
#घोषणा VPLAN_TX_QBASE(_VF)			(0x001D1800 + ((_VF) * 4))
#घोषणा VPLAN_TX_QBASE_VFFIRSTQ_S		0
#घोषणा VPLAN_TX_QBASE_VFFIRSTQ_M		ICE_M(0x3FFF, 0)
#घोषणा VPLAN_TX_QBASE_VFNUMQ_S			16
#घोषणा VPLAN_TX_QBASE_VFNUMQ_M			ICE_M(0xFF, 16)
#घोषणा VPLAN_TXQ_MAPENA(_VF)			(0x00073800 + ((_VF) * 4))
#घोषणा VPLAN_TXQ_MAPENA_TX_ENA_M		BIT(0)
#घोषणा PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA(_i)	(0x001E36E0 + ((_i) * 32))
#घोषणा PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_MAX_INDEX 8
#घोषणा PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_M ICE_M(0xFFFF, 0)
#घोषणा PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER(_i) (0x001E3800 + ((_i) * 32))
#घोषणा PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_M ICE_M(0xFFFF, 0)
#घोषणा GL_MDCK_TX_TDPU				0x00049348
#घोषणा GL_MDCK_TX_TDPU_RCU_ANTISPOOF_ITR_DIS_M BIT(1)
#घोषणा GL_MDET_RX				0x00294C00
#घोषणा GL_MDET_RX_QNUM_S			0
#घोषणा GL_MDET_RX_QNUM_M			ICE_M(0x7FFF, 0)
#घोषणा GL_MDET_RX_VF_NUM_S			15
#घोषणा GL_MDET_RX_VF_NUM_M			ICE_M(0xFF, 15)
#घोषणा GL_MDET_RX_PF_NUM_S			23
#घोषणा GL_MDET_RX_PF_NUM_M			ICE_M(0x7, 23)
#घोषणा GL_MDET_RX_MAL_TYPE_S			26
#घोषणा GL_MDET_RX_MAL_TYPE_M			ICE_M(0x1F, 26)
#घोषणा GL_MDET_RX_VALID_M			BIT(31)
#घोषणा GL_MDET_TX_PQM				0x002D2E00
#घोषणा GL_MDET_TX_PQM_PF_NUM_S			0
#घोषणा GL_MDET_TX_PQM_PF_NUM_M			ICE_M(0x7, 0)
#घोषणा GL_MDET_TX_PQM_VF_NUM_S			4
#घोषणा GL_MDET_TX_PQM_VF_NUM_M			ICE_M(0xFF, 4)
#घोषणा GL_MDET_TX_PQM_QNUM_S			12
#घोषणा GL_MDET_TX_PQM_QNUM_M			ICE_M(0x3FFF, 12)
#घोषणा GL_MDET_TX_PQM_MAL_TYPE_S		26
#घोषणा GL_MDET_TX_PQM_MAL_TYPE_M		ICE_M(0x1F, 26)
#घोषणा GL_MDET_TX_PQM_VALID_M			BIT(31)
#घोषणा GL_MDET_TX_TCLAN			0x000FC068
#घोषणा GL_MDET_TX_TCLAN_QNUM_S			0
#घोषणा GL_MDET_TX_TCLAN_QNUM_M			ICE_M(0x7FFF, 0)
#घोषणा GL_MDET_TX_TCLAN_VF_NUM_S		15
#घोषणा GL_MDET_TX_TCLAN_VF_NUM_M		ICE_M(0xFF, 15)
#घोषणा GL_MDET_TX_TCLAN_PF_NUM_S		23
#घोषणा GL_MDET_TX_TCLAN_PF_NUM_M		ICE_M(0x7, 23)
#घोषणा GL_MDET_TX_TCLAN_MAL_TYPE_S		26
#घोषणा GL_MDET_TX_TCLAN_MAL_TYPE_M		ICE_M(0x1F, 26)
#घोषणा GL_MDET_TX_TCLAN_VALID_M		BIT(31)
#घोषणा PF_MDET_RX				0x00294280
#घोषणा PF_MDET_RX_VALID_M			BIT(0)
#घोषणा PF_MDET_TX_PQM				0x002D2C80
#घोषणा PF_MDET_TX_PQM_VALID_M			BIT(0)
#घोषणा PF_MDET_TX_TCLAN			0x000FC000
#घोषणा PF_MDET_TX_TCLAN_VALID_M		BIT(0)
#घोषणा VP_MDET_RX(_VF)				(0x00294400 + ((_VF) * 4))
#घोषणा VP_MDET_RX_VALID_M			BIT(0)
#घोषणा VP_MDET_TX_PQM(_VF)			(0x002D2000 + ((_VF) * 4))
#घोषणा VP_MDET_TX_PQM_VALID_M			BIT(0)
#घोषणा VP_MDET_TX_TCLAN(_VF)			(0x000FB800 + ((_VF) * 4))
#घोषणा VP_MDET_TX_TCLAN_VALID_M		BIT(0)
#घोषणा VP_MDET_TX_TDPU(_VF)			(0x00040000 + ((_VF) * 4))
#घोषणा VP_MDET_TX_TDPU_VALID_M			BIT(0)
#घोषणा GLNVM_FLA				0x000B6108
#घोषणा GLNVM_FLA_LOCKED_M			BIT(6)
#घोषणा GLNVM_GENS				0x000B6100
#घोषणा GLNVM_GENS_SR_SIZE_S			5
#घोषणा GLNVM_GENS_SR_SIZE_M			ICE_M(0x7, 5)
#घोषणा GLNVM_ULD				0x000B6008
#घोषणा GLNVM_ULD_PCIER_DONE_M			BIT(0)
#घोषणा GLNVM_ULD_PCIER_DONE_1_M		BIT(1)
#घोषणा GLNVM_ULD_CORER_DONE_M			BIT(3)
#घोषणा GLNVM_ULD_GLOBR_DONE_M			BIT(4)
#घोषणा GLNVM_ULD_POR_DONE_M			BIT(5)
#घोषणा GLNVM_ULD_POR_DONE_1_M			BIT(8)
#घोषणा GLNVM_ULD_PCIER_DONE_2_M		BIT(9)
#घोषणा GLNVM_ULD_PE_DONE_M			BIT(10)
#घोषणा GLPCI_CNF2				0x000BE004
#घोषणा GLPCI_CNF2_CACHELINE_SIZE_M		BIT(1)
#घोषणा PF_FUNC_RID				0x0009E880
#घोषणा PF_FUNC_RID_FUNC_NUM_S			0
#घोषणा PF_FUNC_RID_FUNC_NUM_M			ICE_M(0x7, 0)
#घोषणा PF_PCI_CIAA				0x0009E580
#घोषणा PF_PCI_CIAA_VF_NUM_S			12
#घोषणा PF_PCI_CIAD				0x0009E500
#घोषणा GL_PWR_MODE_CTL				0x000B820C
#घोषणा GL_PWR_MODE_CTL_CAR_MAX_BW_S		30
#घोषणा GL_PWR_MODE_CTL_CAR_MAX_BW_M		ICE_M(0x3, 30)
#घोषणा GLQF_FD_CNT				0x00460018
#घोषणा GLQF_FD_CNT_FD_BCNT_S			16
#घोषणा GLQF_FD_CNT_FD_BCNT_M			ICE_M(0x7FFF, 16)
#घोषणा GLQF_FD_SIZE				0x00460010
#घोषणा GLQF_FD_SIZE_FD_GSIZE_S			0
#घोषणा GLQF_FD_SIZE_FD_GSIZE_M			ICE_M(0x7FFF, 0)
#घोषणा GLQF_FD_SIZE_FD_BSIZE_S			16
#घोषणा GLQF_FD_SIZE_FD_BSIZE_M			ICE_M(0x7FFF, 16)
#घोषणा GLQF_FDINSET(_i, _j)			(0x00412000 + ((_i) * 4 + (_j) * 512))
#घोषणा GLQF_FDMASK(_i)				(0x00410800 + ((_i) * 4))
#घोषणा GLQF_FDMASK_MAX_INDEX			31
#घोषणा GLQF_FDMASK_MSK_INDEX_S			0
#घोषणा GLQF_FDMASK_MSK_INDEX_M			ICE_M(0x1F, 0)
#घोषणा GLQF_FDMASK_MASK_S			16
#घोषणा GLQF_FDMASK_MASK_M			ICE_M(0xFFFF, 16)
#घोषणा GLQF_FDMASK_SEL(_i)			(0x00410400 + ((_i) * 4))
#घोषणा GLQF_FDSWAP(_i, _j)			(0x00413000 + ((_i) * 4 + (_j) * 512))
#घोषणा GLQF_HMASK(_i)				(0x0040FC00 + ((_i) * 4))
#घोषणा GLQF_HMASK_MAX_INDEX			31
#घोषणा GLQF_HMASK_MSK_INDEX_S			0
#घोषणा GLQF_HMASK_MSK_INDEX_M			ICE_M(0x1F, 0)
#घोषणा GLQF_HMASK_MASK_S			16
#घोषणा GLQF_HMASK_MASK_M			ICE_M(0xFFFF, 16)
#घोषणा GLQF_HMASK_SEL(_i)			(0x00410000 + ((_i) * 4))
#घोषणा GLQF_HMASK_SEL_MAX_INDEX		127
#घोषणा GLQF_HMASK_SEL_MASK_SEL_S		0
#घोषणा PFQF_FD_ENA				0x0043A000
#घोषणा PFQF_FD_ENA_FD_ENA_M			BIT(0)
#घोषणा PFQF_FD_SIZE				0x00460100
#घोषणा GLDCB_RTCTQ_RXQNUM_S			0
#घोषणा GLDCB_RTCTQ_RXQNUM_M			ICE_M(0x7FF, 0)
#घोषणा GLPRT_BPRCL(_i)				(0x00381380 + ((_i) * 8))
#घोषणा GLPRT_BPTCL(_i)				(0x00381240 + ((_i) * 8))
#घोषणा GLPRT_CRCERRS(_i)			(0x00380100 + ((_i) * 8))
#घोषणा GLPRT_GORCL(_i)				(0x00380000 + ((_i) * 8))
#घोषणा GLPRT_GOTCL(_i)				(0x00380B40 + ((_i) * 8))
#घोषणा GLPRT_ILLERRC(_i)			(0x003801C0 + ((_i) * 8))
#घोषणा GLPRT_LXOFFRXC(_i)			(0x003802C0 + ((_i) * 8))
#घोषणा GLPRT_LXOFFTXC(_i)			(0x00381180 + ((_i) * 8))
#घोषणा GLPRT_LXONRXC(_i)			(0x00380280 + ((_i) * 8))
#घोषणा GLPRT_LXONTXC(_i)			(0x00381140 + ((_i) * 8))
#घोषणा GLPRT_MLFC(_i)				(0x00380040 + ((_i) * 8))
#घोषणा GLPRT_MPRCL(_i)				(0x00381340 + ((_i) * 8))
#घोषणा GLPRT_MPTCL(_i)				(0x00381200 + ((_i) * 8))
#घोषणा GLPRT_MRFC(_i)				(0x00380080 + ((_i) * 8))
#घोषणा GLPRT_PRC1023L(_i)			(0x00380A00 + ((_i) * 8))
#घोषणा GLPRT_PRC127L(_i)			(0x00380940 + ((_i) * 8))
#घोषणा GLPRT_PRC1522L(_i)			(0x00380A40 + ((_i) * 8))
#घोषणा GLPRT_PRC255L(_i)			(0x00380980 + ((_i) * 8))
#घोषणा GLPRT_PRC511L(_i)			(0x003809C0 + ((_i) * 8))
#घोषणा GLPRT_PRC64L(_i)			(0x00380900 + ((_i) * 8))
#घोषणा GLPRT_PRC9522L(_i)			(0x00380A80 + ((_i) * 8))
#घोषणा GLPRT_PTC1023L(_i)			(0x00380C80 + ((_i) * 8))
#घोषणा GLPRT_PTC127L(_i)			(0x00380BC0 + ((_i) * 8))
#घोषणा GLPRT_PTC1522L(_i)			(0x00380CC0 + ((_i) * 8))
#घोषणा GLPRT_PTC255L(_i)			(0x00380C00 + ((_i) * 8))
#घोषणा GLPRT_PTC511L(_i)			(0x00380C40 + ((_i) * 8))
#घोषणा GLPRT_PTC64L(_i)			(0x00380B80 + ((_i) * 8))
#घोषणा GLPRT_PTC9522L(_i)			(0x00380D00 + ((_i) * 8))
#घोषणा GLPRT_PXOFFRXC(_i, _j)			(0x00380500 + ((_i) * 8 + (_j) * 64))
#घोषणा GLPRT_PXOFFTXC(_i, _j)			(0x00380F40 + ((_i) * 8 + (_j) * 64))
#घोषणा GLPRT_PXONRXC(_i, _j)			(0x00380300 + ((_i) * 8 + (_j) * 64))
#घोषणा GLPRT_PXONTXC(_i, _j)			(0x00380D40 + ((_i) * 8 + (_j) * 64))
#घोषणा GLPRT_RFC(_i)				(0x00380AC0 + ((_i) * 8))
#घोषणा GLPRT_RJC(_i)				(0x00380B00 + ((_i) * 8))
#घोषणा GLPRT_RLEC(_i)				(0x00380140 + ((_i) * 8))
#घोषणा GLPRT_ROC(_i)				(0x00380240 + ((_i) * 8))
#घोषणा GLPRT_RUC(_i)				(0x00380200 + ((_i) * 8))
#घोषणा GLPRT_RXON2OFFCNT(_i, _j)		(0x00380700 + ((_i) * 8 + (_j) * 64))
#घोषणा GLPRT_TDOLD(_i)				(0x00381280 + ((_i) * 8))
#घोषणा GLPRT_UPRCL(_i)				(0x00381300 + ((_i) * 8))
#घोषणा GLPRT_UPTCL(_i)				(0x003811C0 + ((_i) * 8))
#घोषणा GLSTAT_FD_CNT0L(_i)			(0x003A0000 + ((_i) * 8))
#घोषणा GLV_BPRCL(_i)				(0x003B6000 + ((_i) * 8))
#घोषणा GLV_BPTCL(_i)				(0x0030E000 + ((_i) * 8))
#घोषणा GLV_GORCL(_i)				(0x003B0000 + ((_i) * 8))
#घोषणा GLV_GOTCL(_i)				(0x00300000 + ((_i) * 8))
#घोषणा GLV_MPRCL(_i)				(0x003B4000 + ((_i) * 8))
#घोषणा GLV_MPTCL(_i)				(0x0030C000 + ((_i) * 8))
#घोषणा GLV_RDPC(_i)				(0x00294C04 + ((_i) * 4))
#घोषणा GLV_TEPC(_VSI)				(0x00312000 + ((_VSI) * 4))
#घोषणा GLV_UPRCL(_i)				(0x003B2000 + ((_i) * 8))
#घोषणा GLV_UPTCL(_i)				(0x0030A000 + ((_i) * 8))
#घोषणा PRTRPB_RDPC				0x000AC260
#घोषणा VSIQF_FD_CNT(_VSI)			(0x00464000 + ((_VSI) * 4))
#घोषणा VSIQF_FD_CNT_FD_GCNT_S			0
#घोषणा VSIQF_FD_CNT_FD_GCNT_M			ICE_M(0x3FFF, 0)
#घोषणा VSIQF_FD_CNT_FD_BCNT_S			16
#घोषणा VSIQF_FD_CNT_FD_BCNT_M			ICE_M(0x3FFF, 16)
#घोषणा VSIQF_FD_SIZE(_VSI)			(0x00462000 + ((_VSI) * 4))
#घोषणा VSIQF_HKEY_MAX_INDEX			12
#घोषणा VSIQF_HLUT_MAX_INDEX			15
#घोषणा PFPM_APM				0x000B8080
#घोषणा PFPM_APM_APME_M				BIT(0)
#घोषणा PFPM_WUFC				0x0009DC00
#घोषणा PFPM_WUFC_MAG_M				BIT(1)
#घोषणा PFPM_WUS				0x0009DB80
#घोषणा PFPM_WUS_LNKC_M				BIT(0)
#घोषणा PFPM_WUS_MAG_M				BIT(1)
#घोषणा PFPM_WUS_MNG_M				BIT(3)
#घोषणा PFPM_WUS_FW_RST_WK_M			BIT(31)
#घोषणा VFINT_DYN_CTLN(_i)			(0x00003800 + ((_i) * 4))
#घोषणा VFINT_DYN_CTLN_CLEARPBA_M		BIT(1)

#पूर्ण_अगर /* _ICE_HW_AUTOGEN_H_ */
