#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Dec 27 21:08:37 2022
# Process ID: 33284
# Current directory: D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1
# Command line: vivado.exe -log Painting.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Painting.tcl
# Log file: D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1/Painting.vds
# Journal file: D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Painting.tcl -notrace
Command: synth_design -top Painting -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Painting' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Painting.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'MinusCounter' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/MinusCounter.v:23]
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter RST_VLU bound to: 20'b11110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'MinusCounter' (1#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/MinusCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (2#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'Painting_Unit' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Painting_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'AutoStopCounter' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/AutoStopCounter.v:23]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter RST_VLU bound to: 26'b10111110101111000010000000 
INFO: [Synth 8-6155] done synthesizing module 'AutoStopCounter' (3#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/AutoStopCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'FrequencyDivider' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/FrequencyDivider.v:23]
	Parameter kWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MinusCounter__parameterized0' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/MinusCounter.v:23]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter RST_VLU bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MinusCounter__parameterized0' (3#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/MinusCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyDivider' (4#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/FrequencyDivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'GetPosedge' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/GetPosedge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GetPosedge' (5#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/GetPosedge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Painting_Unit' (6#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Painting_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'VRAM' [D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1/.Xil/Vivado-33284-LAPTOP-OTCI54J6/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VRAM' (7#1) [D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1/.Xil/Vivado-33284-LAPTOP-OTCI54J6/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PCLK' [D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1/.Xil/Vivado-33284-LAPTOP-OTCI54J6/realtime/PCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PCLK' (8#1) [D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1/.Xil/Vivado-33284-LAPTOP-OTCI54J6/realtime/PCLK_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'DisplayUnit' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplayDataProcessing' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v:23]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter RST_VLU bound to: 10'b0000000000 
	Parameter END_VLU bound to: 799 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (9#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized0' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v:23]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter RST_VLU bound to: 10'b1111111111 
	Parameter END_VLU bound to: 599 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized0' (9#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplayDataProcessing' (10#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplayScanTiming' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized1' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v:23]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter RST_VLU bound to: 0 - type: integer 
	Parameter END_VLU bound to: 1039 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized1' (10#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized2' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v:23]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter RST_VLU bound to: 0 - type: integer 
	Parameter END_VLU bound to: 666 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized2' (10#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplayScanTiming' (11#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplayUnit' (12#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Painting' (13#1) [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Painting.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1159.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/VRAM/VRAM/VRAM_in_context.xdc] for cell 'VRAM'
Finished Parsing XDC File [d:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/VRAM/VRAM/VRAM_in_context.xdc] for cell 'VRAM'
Parsing XDC File [d:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK/PCLK_in_context.xdc] for cell 'PCLK'
Finished Parsing XDC File [d:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK/PCLK_in_context.xdc] for cell 'PCLK'
Parsing XDC File [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/constrs_1/new/Painting_xdc.xdc]
Finished Parsing XDC File [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/constrs_1/new/Painting_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/constrs_1/new/Painting_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Painting_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Painting_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1159.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1159.270 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VRAM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK/PCLK_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK/PCLK_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for VRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PCLK. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   4 Input   15 Bit       Adders := 4     
	   3 Input   15 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |VRAM          |         1|
|2     |PCLK          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |PCLK   |     1|
|2     |VRAM   |     1|
|3     |CARRY4 |    73|
|4     |LUT1   |    33|
|5     |LUT2   |   166|
|6     |LUT3   |    77|
|7     |LUT4   |    90|
|8     |LUT5   |    82|
|9     |LUT6   |   130|
|10    |FDCE   |   136|
|11    |FDPE   |    57|
|12    |FDRE   |    82|
|13    |IBUF   |    20|
|14    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.270 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1159.270 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.270 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1161.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1164.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 976fb60c
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1164.703 ; gain = 5.434
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/Experiment_6/Experiment_6.runs/synth_1/Painting.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Painting_utilization_synth.rpt -pb Painting_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 27 21:09:03 2022...
