// Seed: 1917600779
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  output id_8;
  inout id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  reg id_9;
  always @* begin
    id_7[1] <= id_9;
  end
  logic id_10 = 'h0;
  type_13 id_11 (
      .id_0(id_9),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_3),
      .id_4(id_2),
      .id_5(id_4 - 1),
      .id_6(1),
      .id_7(1),
      .id_8(id_3)
  );
endmodule
