#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jun 13 12:21:08 2024
# Process ID: 13676
# Current directory: /home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/userdma/xsim_script.tcl}
# Log file: /home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/xsim.log
# Journal file: /home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/xsim.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2111.996 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
source xsim.dir/userdma/xsim_script.tcl
open_wave_config userdma_dataflow_ana.wcfg
source userdma.tcl
