Running: D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/mips_txt_isim_beh.exe -prj D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 32
Turning on mult-threading, number of parallel sub-compilation jobs: 64 
Determining compilation order of HDL files
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/controller.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/toRAM.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/stall_handle.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/npc.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/mw.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/mdu.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/ifu.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/grf.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/fromRAM.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/fd.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/ext.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/em.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/de.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/cp0.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/cmp.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/alu.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/TC.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/cpu.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/bridge.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/mips.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/tb.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/cpu.v" Line 166: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/cpu.v" Line 283: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/cpu.v" Line 400: Port rs is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/cpu.v" Line 504: Port rs is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/stall_handle.v" Line 57: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/stall_handle.v" Line 101: Port shamt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/stall_handle.v" Line 138: Port shamt is not connected to this instance
Completed static elaboration
Compiling module TC
Compiling module controller
Compiling module stall_handle
Compiling module ifu
Compiling module fd
Compiling module grf
Compiling module cmp
Compiling module npc
Compiling module ext
Compiling module de
Compiling module alu
Compiling module mdu
Compiling module em
Compiling module toRAM
Compiling module fromRAM
Compiling module cp0
Compiling module mw
Compiling module cpu
Compiling module bridge
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable D:/BUAA_Undergraduate/23-24autumn/CO_hw/P7/P7v0/mips_txt_isim_beh.exe
Fuse Memory Usage: 33488 KB
Fuse CPU Usage: 140 ms
