{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622689125079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622689125085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 21:58:44 2021 " "Processing started: Wed Jun 02 21:58:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622689125085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689125085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8b_Computer -c 8b_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8b_Computer -c 8b_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689125085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622689125539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622689125539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_write.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_write " "Found entity 1: mux_write" {  } { { "mux_write.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/mux_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_addr " "Found entity 1: mux_addr" {  } { { "mux_addr.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/mux_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_array.v 1 1 " "Found 1 design units, including 1 entities, in source file register_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_array " "Found entity 1: register_array" {  } { { "register_array.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/register_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_register.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Register " "Found entity 1: ALU_Register" {  } { { "ALU_Register.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/ALU_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionReg " "Found entity 1: InstructionReg" {  } { { "InstructionReg.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/InstructionReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file address_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_reg " "Found entity 1: address_reg" {  } { { "address_reg.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/address_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_register.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_register " "Found entity 1: flag_register" {  } { { "flag_register.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/flag_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer " "Found entity 1: Computer" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_reg " "Found entity 1: output_reg" {  } { { "output_reg.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_module.v 1 1 " "Found 1 design units, including 1 entities, in source file output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file micro_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_instr " "Found entity 1: micro_instr" {  } { { "micro_instr.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/micro_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_logic.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file control_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_mem " "Found entity 1: control_mem" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file out_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "out_mux.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/out_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_tb " "Found entity 1: Computer_tb" {  } { { "Computer_tb.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_module.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_module " "Found entity 1: clk_module" {  } { { "clk_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/clk_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_val.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_val " "Found entity 1: mux_val" {  } { { "mux_val.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/mux_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689132698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689132698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer " "Elaborating entity \"Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622689132754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_module clk_module:clk_module " "Elaborating entity \"clk_module\" for hierarchy \"clk_module:clk_module\"" {  } { { "Computer.v" "clk_module" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Register ALU_Register:ALU_Register " "Elaborating entity \"ALU_Register\" for hierarchy \"ALU_Register:ALU_Register\"" {  } { { "Computer.v" "ALU_Register" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU_Register:ALU_Register\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU_Register:ALU_Register\|ALU:ALU\"" {  } { { "ALU_Register.v" "ALU" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/ALU_Register.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_array ALU_Register:ALU_Register\|register_array:register_array " "Elaborating entity \"register_array\" for hierarchy \"ALU_Register:ALU_Register\|register_array:register_array\"" {  } { { "ALU_Register.v" "register_array" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/ALU_Register.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ALU_Register:ALU_Register\|register_array:register_array\|register:registerA " "Elaborating entity \"register\" for hierarchy \"ALU_Register:ALU_Register\|register_array:register_array\|register:registerA\"" {  } { { "register_array.v" "registerA" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/register_array.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "Computer.v" "memory" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_addr memory:memory\|mux_addr:mux_addr " "Elaborating entity \"mux_addr\" for hierarchy \"memory:memory\|mux_addr:mux_addr\"" {  } { { "memory.v" "mux_addr" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/memory.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_val memory:memory\|mux_val:mux_val " "Elaborating entity \"mux_val\" for hierarchy \"memory:memory\|mux_val:mux_val\"" {  } { { "memory.v" "mux_val" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/memory.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_write memory:memory\|mux_write:mux_write " "Elaborating entity \"mux_write\" for hierarchy \"memory:memory\|mux_write:mux_write\"" {  } { { "memory.v" "mux_write" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/memory.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_reg memory:memory\|address_reg:address_reg " "Elaborating entity \"address_reg\" for hierarchy \"memory:memory\|address_reg:address_reg\"" {  } { { "memory.v" "address_reg" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/memory.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounter\"" {  } { { "Computer.v" "ProgramCounter" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ProgramCounter.v(25) " "Verilog HDL assignment warning at ProgramCounter.v(25): truncated value with size 32 to match size of target (8)" {  } { { "ProgramCounter.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/ProgramCounter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622689132830 "|Computer|ProgramCounter:ProgramCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionReg InstructionReg:InstructionReg " "Elaborating entity \"InstructionReg\" for hierarchy \"InstructionReg:InstructionReg\"" {  } { { "Computer.v" "InstructionReg" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_instr micro_instr:micro_instr " "Elaborating entity \"micro_instr\" for hierarchy \"micro_instr:micro_instr\"" {  } { { "Computer.v" "micro_instr" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 micro_instr.v(20) " "Verilog HDL assignment warning at micro_instr.v(20): truncated value with size 32 to match size of target (3)" {  } { { "micro_instr.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/micro_instr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622689132832 "|Computer|micro_instr:micro_instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_register flag_register:flag_reg " "Elaborating entity \"flag_register\" for hierarchy \"flag_register:flag_reg\"" {  } { { "Computer.v" "flag_reg" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_logic:control_logic " "Elaborating entity \"control_logic\" for hierarchy \"control_logic:control_logic\"" {  } { { "Computer.v" "control_logic" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mem control_logic:control_logic\|control_mem:control_mem " "Elaborating entity \"control_mem\" for hierarchy \"control_logic:control_logic\|control_mem:control_mem\"" {  } { { "control_logic.v" "control_mem" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_logic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132835 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.data_a 0 control_mem.v(6) " "Net \"content.data_a\" at control_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622689132835 "|Computer|control_logic:control_logic|control_mem:control_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.waddr_a 0 control_mem.v(6) " "Net \"content.waddr_a\" at control_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622689132835 "|Computer|control_logic:control_logic|control_mem:control_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.we_a 0 control_mem.v(6) " "Net \"content.we_a\" at control_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622689132836 "|Computer|control_logic:control_logic|control_mem:control_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_mux out_mux:out_mux " "Elaborating entity \"out_mux\" for hierarchy \"out_mux:out_mux\"" {  } { { "Computer.v" "out_mux" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132836 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_mux.v(15) " "Verilog HDL Case Statement information at out_mux.v(15): all case item expressions in this case statement are onehot" {  } { { "out_mux.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/out_mux.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622689132837 "|Computer|out_mux:out_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_module output_module:output_module " "Elaborating entity \"output_module\" for hierarchy \"output_module:output_module\"" {  } { { "Computer.v" "output_module" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_reg output_module:output_module\|output_reg:output_reg " "Elaborating entity \"output_reg\" for hierarchy \"output_module:output_module\|output_reg:output_reg\"" {  } { { "output_module.v" "output_reg" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg output_module:output_module\|seven_seg:units " "Elaborating entity \"seven_seg\" for hierarchy \"output_module:output_module\|seven_seg:units\"" {  } { { "output_module.v" "units" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689132840 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_module:clk_module\|CLK " "Found clock multiplexer clk_module:clk_module\|CLK" {  } { { "clk_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/clk_module.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1622689133014 "|Computer|clk_module:clk_module|CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_module:clk_module\|CLK~0 " "Found clock multiplexer clk_module:clk_module\|CLK~0" {  } { { "clk_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/clk_module.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1622689133014 "|Computer|clk_module:clk_module|CLK~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1622689133014 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "control_logic:control_logic\|control_mem:control_mem\|content " "RAM logic \"control_logic:control_logic\|control_mem:control_mem\|content\" is uninferred due to asynchronous read logic" {  } { { "control_mem.v" "content" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_mem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1622689133047 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:memory\|mem_array " "RAM logic \"memory:memory\|mem_array\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "mem_array" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/memory.v" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1622689133047 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1622689133047 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/8b_Computer.ram0_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/8b_Computer.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1622689133103 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_logic:control_logic\|control_mem:control_mem\|content~0 " "Found clock multiplexer control_logic:control_logic\|control_mem:control_mem\|content~0" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1622689133106 "|Computer|control_logic:control_logic|control_mem:control_mem|content~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1622689133106 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Mod0\"" {  } { { "output_module.v" "Mod0" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689133146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Div0\"" {  } { { "output_module.v" "Div0" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689133146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Mod1\"" {  } { { "output_module.v" "Mod1" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689133146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Div1\"" {  } { { "output_module.v" "Div1" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689133146 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1622689133146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"output_module:output_module\|lpm_divide:Mod0\"" {  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689133187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_module\|lpm_divide:Mod0 " "Instantiated megafunction \"output_module:output_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133187 ""}  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622689133187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689133226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689133226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689133241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689133241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689133258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689133258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689133301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689133301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689133342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689133342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"output_module:output_module\|lpm_divide:Div0\"" {  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689133350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_module\|lpm_divide:Div0 " "Instantiated megafunction \"output_module:output_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133350 ""}  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622689133350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689133388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689133388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_module\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"output_module:output_module\|lpm_divide:Div1\"" {  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689133400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_module\|lpm_divide:Div1 " "Instantiated megafunction \"output_module:output_module\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622689133400 ""}  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622689133400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689133440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689133440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689133453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689133453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622689133472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689133472 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622689133638 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622689133781 "|Computer|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1622689133781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622689133865 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "micro_instr:micro_instr\|micro\[2\] Low " "Register micro_instr:micro_instr\|micro\[2\] will power up to Low" {  } { { "micro_instr.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/micro_instr.v" 17 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622689133963 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1622689133963 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "output_module:output_module\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"output_module:output_module\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_a4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689134775 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_module:output_module\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"output_module:output_module\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_a4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689134775 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1622689134775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_files/8b_Computer.map.smsg " "Generated suppressed messages file C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_files/8b_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689134806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622689134961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622689134961 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689135033 "|Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689135033 "|Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689135033 "|Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689135033 "|Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622689135033 "|Computer|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622689135033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "714 " "Implemented 714 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622689135033 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622689135033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "652 " "Implemented 652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622689135033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622689135033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622689135050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 21:58:55 2021 " "Processing ended: Wed Jun 02 21:58:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622689135050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622689135050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622689135050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622689135050 ""}
