/**
 ******************************************************************************
 * Xenia : Xbox 360 Emulator Research Project                                 *
 ******************************************************************************
 * Copyright 2015 Ben Vanik. All rights reserved.                             *
 * Released under the BSD license - see LICENSE in the root for more details. *
 ******************************************************************************
 */

#include "xenia/gpu/shader_translator.h"

#include <algorithm>
#include <cstdarg>
#include <cstring>
#include <optional>

#include "xenia/base/logging.h"
#include "xenia/gpu/gpu_flags.h"

namespace xe {
namespace gpu {

using namespace ucode;

// The Xbox 360 GPU is effectively an Adreno A200:
// https://github.com/freedreno/freedreno/wiki/A2XX-Shader-Instruction-Set-Architecture
//
// A lot of this information is derived from the freedreno drivers, AMD's
// documentation, publicly available Xbox presentations (from GDC/etc), and
// other reverse engineering.
//
// Naming has been matched as closely as possible to the real thing by using the
// publicly available XNA Game Studio shader assembler.
// You can find a tool for exploring this under tools/shader-playground/,
// allowing interative assembling/disassembling of shader code.
//
// Though the 360's GPU is similar to the Adreno r200, the microcode format is
// slightly different. Though this is a great guide it cannot be assumed it
// matches the 360 in all areas:
// https://github.com/freedreno/freedreno/blob/master/util/disasm-a2xx.c
//
// Lots of naming comes from the disassembly spit out by the XNA GS compiler
// and dumps of d3dcompiler and games: https://pastebin.com/i4kAv7bB

void Shader::AnalyzeUcode(StringBuffer& ucode_disasm_buffer) {
  if (is_ucode_analyzed_) {
    return;
  }

  // Control flow instructions come paired in blocks of 3 dwords and all are
  // listed at the top of the ucode.
  // Each control flow instruction is executed sequentially until the final
  // ending instruction.
  // Gather the upper bound of the control flow instructions, and label
  // addresses, which are needed for disassembly.
  cf_pair_index_bound_ = uint32_t(ucode_data_.size() / 3);
  // Jumps back (source, target) for finding what may reenter a label.
  std::vector<std::pair<uint32_t, uint32_t>> backward_jumps;
  for (uint32_t i = 0; i < cf_pair_index_bound_; ++i) {
    ControlFlowInstruction cf_ab[2];
    UnpackControlFlowInstructions(ucode_data_.data() + i * 3, cf_ab);
    for (uint32_t j = 0; j < 2; ++j) {
      // Guess how long the control flow program is by scanning for the first
      // kExec-ish and instruction and using its address as the upper bound.
      // This is what freedreno does.
      const ControlFlowInstruction& cf = cf_ab[j];
      if (IsControlFlowOpcodeExec(cf.opcode())) {
        cf_pair_index_bound_ =
            std::min(cf_pair_index_bound_, cf.exec.address());
      }
      switch (cf.opcode()) {
        case ControlFlowOpcode::kCondCall:
          label_addresses_.insert(cf.cond_call.address());
          // The instruction after the call is the subroutine return point, so
          // it must be a label that ret can jump back to.
          label_addresses_.insert(i * 2 + j + 1);
          uses_subroutine_calls_ = true;
          break;
        case ControlFlowOpcode::kCondJmp:
          label_addresses_.insert(cf.cond_jmp.address());
          if (cf.cond_jmp.address() <= i * 2 + j) {
            backward_jumps.emplace_back(i * 2 + j, cf.cond_jmp.address());
          }
          break;
        case ControlFlowOpcode::kLoopStart:
          label_addresses_.insert(cf.loop_start.address());
          break;
        case ControlFlowOpcode::kLoopEnd:
          label_addresses_.insert(cf.loop_end.address());
          if (cf.loop_end.address() <= i * 2 + j) {
            backward_jumps.emplace_back(i * 2 + j, cf.loop_end.address());
          }
          break;
        default:
          break;
      }
    }
  }

  // Disassemble and gather information.
  ucode_disasm_buffer.Reset();
  VertexFetchInstruction previous_vfetch_full;
  std::memset(&previous_vfetch_full, 0, sizeof(previous_vfetch_full));
  uint32_t unique_texture_bindings = 0;
  cf_register_components_written_.assign(cf_pair_index_bound_ * 2, 0);
  for (uint32_t i = 0; i < cf_pair_index_bound_; ++i) {
    ControlFlowInstruction cf_ab[2];
    UnpackControlFlowInstructions(ucode_data_.data() + i * 3, cf_ab);
    for (uint32_t j = 0; j < 2; ++j) {
      uint32_t cf_index = i * 2 + j;
      if (label_addresses_.find(cf_index) != label_addresses_.end()) {
        ucode_disasm_buffer.AppendFormat("                label L{}\n",
                                         cf_index);
      }
      ucode_disasm_buffer.AppendFormat("/* {:4d}.{} */ ", i, j);

      const ControlFlowInstruction& cf = cf_ab[j];
      uint32_t bool_constant_index = UINT32_MAX;
      switch (cf.opcode()) {
        case ControlFlowOpcode::kNop:
          ucode_disasm_buffer.Append("      cnop\n");
          break;
        case ControlFlowOpcode::kExec:
        case ControlFlowOpcode::kExecEnd: {
          ParsedExecInstruction instr;
          ParseControlFlowExec(cf.exec, cf_index, instr);
          GatherExecInformation(instr, previous_vfetch_full,
                                unique_texture_bindings, ucode_disasm_buffer);
        } break;
        case ControlFlowOpcode::kCondExec:
        case ControlFlowOpcode::kCondExecEnd:
        case ControlFlowOpcode::kCondExecPredClean:
        case ControlFlowOpcode::kCondExecPredCleanEnd: {
          bool_constant_index = cf.cond_exec.bool_address();
          ParsedExecInstruction instr;
          ParseControlFlowCondExec(cf.cond_exec, cf_index, instr);
          GatherExecInformation(instr, previous_vfetch_full,
                                unique_texture_bindings, ucode_disasm_buffer);
        } break;
        case ControlFlowOpcode::kCondExecPred:
        case ControlFlowOpcode::kCondExecPredEnd: {
          ParsedExecInstruction instr;
          ParseControlFlowCondExecPred(cf.cond_exec_pred, cf_index, instr);
          GatherExecInformation(instr, previous_vfetch_full,
                                unique_texture_bindings, ucode_disasm_buffer);
        } break;
        case ControlFlowOpcode::kLoopStart: {
          ParsedLoopStartInstruction instr;
          ParseControlFlowLoopStart(cf.loop_start, cf_index, instr);
          instr.Disassemble(&ucode_disasm_buffer);
          constant_register_map_.loop_bitmap |= uint32_t(1)
                                                << instr.loop_constant_index;
        } break;
        case ControlFlowOpcode::kLoopEnd: {
          ParsedLoopEndInstruction instr;
          ParseControlFlowLoopEnd(cf.loop_end, cf_index, instr);
          instr.Disassemble(&ucode_disasm_buffer);
          constant_register_map_.loop_bitmap |= uint32_t(1)
                                                << instr.loop_constant_index;
        } break;
        case ControlFlowOpcode::kCondCall: {
          ParsedCallInstruction instr;
          ParseControlFlowCondCall(cf.cond_call, cf_index, instr);
          instr.Disassemble(&ucode_disasm_buffer);
          if (instr.type == ParsedCallInstruction::Type::kConditional) {
            bool_constant_index = instr.bool_constant_index;
          }
        } break;
        case ControlFlowOpcode::kReturn: {
          ParsedReturnInstruction instr;
          ParseControlFlowReturn(cf.ret, cf_index, instr);
          instr.Disassemble(&ucode_disasm_buffer);
        } break;
        case ControlFlowOpcode::kCondJmp: {
          ParsedJumpInstruction instr;
          ParseControlFlowCondJmp(cf.cond_jmp, cf_index, instr);
          instr.Disassemble(&ucode_disasm_buffer);
          if (instr.type == ParsedJumpInstruction::Type::kConditional) {
            bool_constant_index = instr.bool_constant_index;
          }
        } break;
        case ControlFlowOpcode::kAlloc: {
          ParsedAllocInstruction instr;
          ParseControlFlowAlloc(cf.alloc, cf_index,
                                type() == xenos::ShaderType::kVertex, instr);
          instr.Disassemble(&ucode_disasm_buffer);
        } break;
        case ControlFlowOpcode::kMarkVsFetchDone:
          break;
        default:
          assert_unhandled_case(cf.opcode);
          break;
      }
      if (bool_constant_index != UINT32_MAX) {
        constant_register_map_.bool_bitmap[bool_constant_index / 32] |=
            uint32_t(1) << (bool_constant_index % 32);
      }
    }
  }
  ucode_disassembly_ = ucode_disasm_buffer.to_string();

  // A label jumped back to may be reentered after anything within the span of
  // the jumps back overlapping it. With subroutines, anything may be executed
  // before returning to a label.
  auto get_components_written = [this](uint32_t first, uint32_t last) {
    uint64_t components_written = 0;
    for (uint32_t cf_index = first; cf_index <= last; ++cf_index) {
      components_written |= cf_register_components_written_[cf_index];
    }
    return components_written;
  };
  uint32_t cf_index_count = cf_pair_index_bound_ * 2;
  reentered_label_register_components_written_.assign(cf_index_count, 0);
  std::set<uint32_t> reentered_labels;
  for (const auto& backward_jump : backward_jumps) {
    reentered_labels.insert(backward_jump.second);
  }
  if (uses_subroutine_calls_) {
    reentered_labels = label_addresses_;
  }
  for (uint32_t label : reentered_labels) {
    if (label >= cf_index_count) {
      continue;
    }
    uint32_t span_first = label, span_last = label;
    if (uses_subroutine_calls_) {
      span_first = 0;
      span_last = cf_index_count - 1;
    } else {
      bool span_extended;
      do {
        span_extended = false;
        for (const auto& backward_jump : backward_jumps) {
          if (backward_jump.second <= span_last &&
              backward_jump.first >= span_first &&
              (backward_jump.first > span_last ||
               backward_jump.second < span_first)) {
            span_first = std::min(span_first, backward_jump.second);
            span_last = std::max(span_last, backward_jump.first);
            span_extended = true;
          }
        }
      } while (span_extended);
    }
    reentered_label_register_components_written_[label] =
        get_components_written(span_first,
                               std::min(span_last, cf_index_count - 1));
  }

  if (constant_register_map_.float_dynamic_addressing) {
    // All potentially can be referenced.
    constant_register_map_.float_count = 256;
    memset(constant_register_map_.float_bitmap, UINT8_MAX,
           sizeof(constant_register_map_.float_bitmap));
  } else {
    constant_register_map_.float_count = 0;
    for (int i = 0; i < 4; ++i) {
      // Each bit indicates a vec4 (4 floats).
      constant_register_map_.float_count +=
          xe::bit_count(constant_register_map_.float_bitmap[i]);
    }
  }

  if (!cf_memexport_info_.empty()) {
    // Gather potentially "dirty" memexport elements before each control flow
    // instruction. `alloc` (any, not only `export`) flushes the previous memory
    // export. On the guest GPU, yielding / serializing also terminates memory
    // exports, but for simplicity disregarding that, as that functionally does
    // nothing compared to flushing the previous memory export only at `alloc`
    // or even only specifically at `alloc export`, Microsoft's validator checks
    // if eM# aren't written after a `serialize`.
    std::vector<uint32_t> successor_stack;
    for (uint32_t i = 0; i < cf_pair_index_bound_; ++i) {
      ControlFlowInstruction eM_writing_cf_ab[2];
      UnpackControlFlowInstructions(ucode_data_.data() + i * 3,
                                    eM_writing_cf_ab);
      for (uint32_t j = 0; j < 2; ++j) {
        uint32_t eM_writing_cf_index = i * 2 + j;
        uint32_t eM_written_by_cf_instr =
            cf_memexport_info_[eM_writing_cf_index]
                .eM_potentially_written_by_exec;
        if (eM_writing_cf_ab[j].opcode() == ControlFlowOpcode::kCondCall) {
          // Until subroutine calls are handled accurately, assume that all eM#
          // have potentially been written by the subroutine for simplicity.
          eM_written_by_cf_instr = memexport_eM_written_;
        }
        if (!eM_written_by_cf_instr) {
          continue;
        }

        // If the control flow instruction potentially results in any eM# being
        // written, mark those eM# as potentially written before each successor.
        bool is_successor_graph_head = true;
        successor_stack.push_back(eM_writing_cf_index);
        while (!successor_stack.empty()) {
          uint32_t successor_cf_index = successor_stack.back();
          successor_stack.pop_back();

          ControlFlowMemExportInfo& successor_memexport_info =
              cf_memexport_info_[successor_cf_index];
          if ((successor_memexport_info.eM_potentially_written_before &
               eM_written_by_cf_instr) == eM_written_by_cf_instr) {
            // Already marked as written before this instruction (and thus
            // before all its successors too). Possibly this instruction is in a
            // loop, in this case an instruction may succeed itself.
            break;
          }
          // The first instruction in the traversal is the writing instruction
          // itself, not its successor. However, if it has been visited by the
          // traversal twice, it's in a loop, so it succeeds itself, and thus
          // writes from it are potentially done before it too.
          if (!is_successor_graph_head) {
            successor_memexport_info.eM_potentially_written_before |=
                eM_written_by_cf_instr;
          }
          is_successor_graph_head = false;

          ControlFlowInstruction successor_cf_ab[2];
          UnpackControlFlowInstructions(
              ucode_data_.data() + (successor_cf_index >> 1) * 3,
              successor_cf_ab);
          const ControlFlowInstruction& successor_cf =
              successor_cf_ab[successor_cf_index & 1];

          bool next_instr_is_new_successor = true;
          switch (successor_cf.opcode()) {
            case ControlFlowOpcode::kExecEnd:
              // One successor: end.
              memexport_eM_potentially_written_before_end_ |=
                  eM_written_by_cf_instr;
              next_instr_is_new_successor = false;
              break;
            case ControlFlowOpcode::kCondExecEnd:
            case ControlFlowOpcode::kCondExecPredEnd:
            case ControlFlowOpcode::kCondExecPredCleanEnd:
              // Two successors: next, end.
              memexport_eM_potentially_written_before_end_ |=
                  eM_written_by_cf_instr;
              break;
            case ControlFlowOpcode::kLoopStart:
              // Two successors: next, skip.
              successor_stack.push_back(successor_cf.loop_start.address());
              break;
            case ControlFlowOpcode::kLoopEnd:
              // Two successors: next, repeat.
              successor_stack.push_back(successor_cf.loop_end.address());
              break;
            case ControlFlowOpcode::kCondCall:
              // Two successors: next, target.
              successor_stack.push_back(successor_cf.cond_call.address());
              break;
            case ControlFlowOpcode::kReturn:
              // Currently treating all subroutine calls as potentially writing
              // all eM# for simplicity, so just exit the subroutine.
              next_instr_is_new_successor = false;
              break;
            case ControlFlowOpcode::kCondJmp:
              // One or two successors: next if conditional, target.
              successor_stack.push_back(successor_cf.cond_jmp.address());
              if (successor_cf.cond_jmp.is_unconditional()) {
                next_instr_is_new_successor = false;
              }
              break;
            case ControlFlowOpcode::kAlloc:
              // Any `alloc` ends the previous export.
              next_instr_is_new_successor = false;
              break;
            default:
              break;
          }
          if (next_instr_is_new_successor) {
            if (successor_cf_index < (cf_pair_index_bound_ << 1)) {
              successor_stack.push_back(successor_cf_index + 1);
            } else {
              memexport_eM_potentially_written_before_end_ |=
                  eM_written_by_cf_instr;
            }
          }
        }
      }
    }
  }

  if (type() == xenos::ShaderType::kVertex) {
    GatherAluRoundingSensitivity();
  }
  AnalyzeVertexIndexing();

  is_ucode_analyzed_ = true;

  // An empty shader can be created internally by shader translators as a dummy,
  // don't dump it.
  if (!cvars::dump_shaders.empty() && !ucode_data().empty()) {
    DumpUcode(cvars::dump_shaders);
  }
}

uint32_t Shader::GetInterpolatorInputMask(reg::SQ_PROGRAM_CNTL sq_program_cntl,
                                          reg::SQ_CONTEXT_MISC sq_context_misc,
                                          uint32_t& param_gen_pos_out) const {
  assert_true(type() == xenos::ShaderType::kPixel);
  uint32_t interpolator_count = std::min(
      xenos::kMaxInterpolators,
      std::max(register_static_address_bound(),
               GetDynamicAddressableRegisterCount(sq_program_cntl.ps_num_reg)));
  uint32_t interpolator_mask = (UINT32_C(1) << interpolator_count) - 1;
  if (sq_program_cntl.param_gen &&
      sq_context_misc.param_gen_pos < interpolator_count) {
    // Will be overwritten by PsParamGen.
    interpolator_mask &= ~(UINT32_C(1) << sq_context_misc.param_gen_pos);
    param_gen_pos_out = sq_context_misc.param_gen_pos;
  } else {
    param_gen_pos_out = UINT32_MAX;
  }
  return interpolator_mask;
}

void Shader::AnalyzeVertexIndexing() {
  // Only draws of vertex shaders that export memory narrow their accesses.
  if (type() != xenos::ShaderType::kVertex || !memexport_eM_written_ ||
      uses_subroutine_calls_) {
    return;
  }
  // A read of r0.x sees the vertex index if no instruction writes r0.x before
  // it in control flow order and it runs at most once, after only instructions
  // earlier in that order: before the first label, or after the last backward
  // branch. Subroutines, which may be anywhere, are excluded above.
  uint32_t cf_index_bound = cf_pair_index_bound_ * 2;
  uint32_t first_label =
      label_addresses_.empty() ? UINT32_MAX : *label_addresses_.begin();
  uint32_t backward_branch_end = 0;
  for (uint32_t cf_index = 0; cf_index < cf_index_bound; ++cf_index) {
    ControlFlowInstruction cf_ab[2];
    UnpackControlFlowInstructions(ucode_data_.data() + (cf_index >> 1) * 3,
                                  cf_ab);
    const ControlFlowInstruction& cf = cf_ab[cf_index & 1];
    if (cf.opcode() == ControlFlowOpcode::kLoopEnd ||
        (cf.opcode() == ControlFlowOpcode::kCondJmp &&
         cf.cond_jmp.address() <= cf_index)) {
      backward_branch_end = cf_index + 1;
    }
  }
  auto runs_once = [&](uint32_t cf_index) {
    return cf_index < first_label || cf_index >= backward_branch_end;
  };
  auto is_plain = [](const InstructionOperand& operand,
                     InstructionStorageSource source) {
    return operand.storage_source == source &&
           operand.storage_addressing_mode ==
               InstructionStorageAddressingMode::kAbsolute &&
           !operand.is_negated && !operand.is_absolute_value;
  };
  // Register components holding mad(vertex index, c[scale], c[offset]), valid
  // only along straight-line code.
  struct Affine {
    uint32_t reg;
    uint32_t component;
    VertexIndexedMemExport value;
  };
  std::vector<Affine> affine;
  auto find = [&](const InstructionOperand& operand,
                  uint32_t component) -> const Affine* {
    SwizzleSource source = operand.GetComponent(component);
    if (!is_plain(operand, InstructionStorageSource::kRegister) ||
        source > SwizzleSource::kW) {
      return nullptr;
    }
    for (const Affine& entry : affine) {
      if (entry.reg == operand.storage_index &&
          entry.component == uint32_t(source)) {
        return &entry;
      }
    }
    return nullptr;
  };
  bool r0x_written = false;
  auto write = [&](const InstructionResult& result) {
    uint32_t mask = result.GetUsedWriteMask();
    if (result.storage_target != InstructionStorageTarget::kRegister || !mask) {
      return false;
    }
    if (result.storage_addressing_mode !=
        InstructionStorageAddressingMode::kAbsolute) {
      affine.clear();
      r0x_written = true;
      return true;
    }
    r0x_written |= !result.storage_index && (mask & 1);
    affine.erase(std::remove_if(affine.begin(), affine.end(),
                                [&](const Affine& entry) {
                                  return entry.reg == result.storage_index &&
                                         ((mask >> entry.component) & 1);
                                }),
                 affine.end());
    return false;
  };
  auto assign = [&](const InstructionResult& result,
                    const VertexIndexedMemExport& value) {
    uint32_t mask = result.GetUsedWriteMask();
    for (uint32_t i = 0; i < 4; ++i) {
      if ((mask >> i) & 1) {
        affine.push_back({result.storage_index, i, value});
      }
    }
  };

  bool exports_proven = true;
  std::vector<VertexIndexedMemExport> exports;
  auto address_may_be_exported = [&](uint32_t cf_index) {
    // Address-only allocations do not access memory. Ignore their eA writes
    // only if no data is pending or written before the address is reset or
    // execution ends. Branches retain the conservative fallback.
    if (cf_memexport_info_[cf_index].eM_potentially_written_before) {
      return true;
    }
    for (uint32_t i = cf_index; i < cf_index_bound; ++i) {
      ControlFlowInstruction cf_ab[2];
      UnpackControlFlowInstructions(ucode_data_.data() + (i >> 1) * 3, cf_ab);
      const ControlFlowInstruction& cf = cf_ab[i & 1];
      if (cf.opcode() == ControlFlowOpcode::kAlloc &&
          cf.alloc.alloc_type() == AllocType::kMemory) {
        return false;
      }
      if (cf_memexport_info_[i].eM_potentially_written_by_exec) {
        return true;
      }
      if (cf.opcode() == ControlFlowOpcode::kExecEnd) {
        return false;
      }
      if (!IsControlFlowOpcodeExec(cf.opcode()) &&
          cf.opcode() != ControlFlowOpcode::kNop &&
          cf.opcode() != ControlFlowOpcode::kAlloc &&
          cf.opcode() != ControlFlowOpcode::kMarkVsFetchDone) {
        return true;
      }
    }
    return false;
  };
  bool fetches_proven = true;
  std::vector<VertexFetchStride> fetch_strides;
  int32_t fetch_min_offset = INT32_MAX, fetch_end_offset = INT32_MIN;
  VertexFetchInstruction previous_vfetch_full;
  std::memset(&previous_vfetch_full, 0, sizeof(previous_vfetch_full));
  for (uint32_t cf_index = 0; cf_index < cf_index_bound; ++cf_index) {
    if (label_addresses_.count(cf_index)) {
      affine.clear();
    }
    ControlFlowInstruction cf_ab[2];
    UnpackControlFlowInstructions(ucode_data_.data() + (cf_index >> 1) * 3,
                                  cf_ab);
    const ControlFlowInstruction& cf = cf_ab[cf_index & 1];
    ParsedExecInstruction exec;
    bool exec_conditional = true;
    switch (cf.opcode()) {
      case ControlFlowOpcode::kExec:
      case ControlFlowOpcode::kExecEnd:
        ParseControlFlowExec(cf.exec, cf_index, exec);
        exec_conditional = false;
        break;
      case ControlFlowOpcode::kCondExec:
      case ControlFlowOpcode::kCondExecEnd:
      case ControlFlowOpcode::kCondExecPredClean:
      case ControlFlowOpcode::kCondExecPredCleanEnd:
        ParseControlFlowCondExec(cf.cond_exec, cf_index, exec);
        break;
      case ControlFlowOpcode::kCondExecPred:
      case ControlFlowOpcode::kCondExecPredEnd:
        ParseControlFlowCondExecPred(cf.cond_exec_pred, cf_index, exec);
        break;
      case ControlFlowOpcode::kNop:
      case ControlFlowOpcode::kAlloc:
      case ControlFlowOpcode::kMarkVsFetchDone:
        continue;
      default:
        affine.clear();
        continue;
    }
    bool r0x_readable = runs_once(cf_index);
    uint32_t sequence = exec.sequence;
    for (uint32_t address = exec.instruction_address;
         address < exec.instruction_address + exec.instruction_count;
         ++address, sequence >>= 2) {
      const uint32_t* op_ptr = ucode_data_.data() + address * 3;
      if (sequence & 0b01) {
        auto& op = *reinterpret_cast<const FetchInstruction*>(op_ptr);
        if (op.opcode() != FetchOpcode::kVertexFetch) {
          ParsedTextureFetchInstruction fetch;
          ParseTextureFetchInstruction(op.texture_fetch(), fetch);
          write(fetch.result);
          continue;
        }
        ParsedVertexFetchInstruction fetch;
        if (ParseVertexFetchInstruction(op.vertex_fetch(), previous_vfetch_full,
                                        fetch)) {
          previous_vfetch_full = op.vertex_fetch();
        }
        if (fetch.is_mini_fetch) {
          // A vfetch_mini reuses the address of the last vfetch_full.
          fetches_proven &= !fetch_strides.empty();
        } else {
          const InstructionOperand& index = fetch.operands[0];
          if (fetch.attributes.stride &&
              (r0x_written || !r0x_readable ||
               !is_plain(index, InstructionStorageSource::kRegister) ||
               index.storage_index ||
               index.GetComponent(0) != SwizzleSource::kX)) {
            fetches_proven = false;
          }
          VertexFetchStride stride = {op.vertex_fetch().fetch_constant_index(),
                                      fetch.attributes.stride};
          if (std::none_of(fetch_strides.begin(), fetch_strides.end(),
                           [&](const VertexFetchStride& other) {
                             return other.fetch_constant ==
                                        stride.fetch_constant &&
                                    other.stride_words == stride.stride_words;
                           })) {
            fetch_strides.push_back(stride);
          }
        }
        uint32_t words = xenos::GetVertexFormatNeededWords(
            fetch.attributes.data_format, 0b1111);
        if (words && fetch.result.GetUsedResultComponents()) {
          fetch_min_offset =
              std::min(fetch_min_offset, fetch.attributes.offset);
          fetch_end_offset =
              std::max(fetch_end_offset, fetch.attributes.offset +
                                             int32_t(32 - xe::lzcnt(words)));
        }
        write(fetch.result);
        continue;
      }
      ParsedAluInstruction instr;
      ParseAluInstruction(*reinterpret_cast<const AluInstruction*>(op_ptr),
                          type(), instr);
      bool conditional = exec_conditional || instr.is_predicated;
      const InstructionResult& vector_result = instr.vector_and_constant_result;
      if (vector_result.storage_target ==
              InstructionStorageTarget::kExportAddress &&
          (vector_result.GetUsedWriteMask() ||
           instr.scalar_result.GetUsedWriteMask()) &&
          address_may_be_exported(cf_index)) {
        // The export uses eA as last written, so a conditional site only keeps
        // an earlier site's address or the invalid zero.
        std::optional<VertexIndexedMemExport> site;
        if (instr.GetMemExportStreamConstant() != UINT32_MAX &&
            !instr.scalar_result.GetUsedWriteMask()) {
          for (uint32_t i = 0; i < 2 && !site; ++i) {
            const InstructionOperand& multiplier = instr.vector_operands[i ^ 1];
            const Affine* index = find(instr.vector_operands[i], 1);
            if (index && is_plain(multiplier,
                                  InstructionStorageSource::kConstantFloat)) {
              site = index->value;
              site->stream_constant = instr.GetMemExportStreamConstant();
              site->multiplier_constant = multiplier.storage_index;
              for (uint32_t j = 0; j < 4; ++j) {
                site->multiplier_components[j] = multiplier.GetComponent(j);
              }
            }
          }
        }
        if (site) {
          exports.push_back(*site);
        } else {
          exports_proven = false;
        }
      }
      // Values this instruction assigns, from the registers before it writes.
      std::optional<VertexIndexedMemExport> vector_value, scalar_value;
      if (!conditional && instr.vector_opcode == ucode::AluVectorOpcode::kMad &&
          vector_result.storage_target == InstructionStorageTarget::kRegister &&
          !vector_result.is_clamped && !r0x_written && r0x_readable &&
          is_plain(instr.vector_operands[0],
                   InstructionStorageSource::kRegister) &&
          !instr.vector_operands[0].storage_index &&
          is_plain(instr.vector_operands[1],
                   InstructionStorageSource::kConstantFloat) &&
          is_plain(instr.vector_operands[2],
                   InstructionStorageSource::kConstantFloat)) {
        // All written components must take the same terms.
        uint32_t mask = vector_result.GetUsedWriteMask();
        for (uint32_t i = 0; i < 4; ++i) {
          if (!((mask >> i) & 1)) {
            continue;
          }
          VertexIndexedMemExport value = {};
          value.scale_constant = instr.vector_operands[1].storage_index;
          value.scale_component = instr.vector_operands[1].GetComponent(i);
          value.offset_constant = instr.vector_operands[2].storage_index;
          value.offset_component = instr.vector_operands[2].GetComponent(i);
          if (instr.vector_operands[0].GetComponent(i) != SwizzleSource::kX ||
              (vector_value &&
               (vector_value->scale_component != value.scale_component ||
                vector_value->offset_component != value.offset_component))) {
            vector_value.reset();
            break;
          }
          vector_value = value;
        }
      }
      if (!conditional &&
          (instr.scalar_opcode == ucode::AluScalarOpcode::kTruncs ||
           instr.scalar_opcode == ucode::AluScalarOpcode::kFloors) &&
          instr.scalar_result.storage_target ==
              InstructionStorageTarget::kRegister &&
          !instr.scalar_result.is_clamped) {
        // Identity on the integers the draw requires the terms to produce.
        if (const Affine* source = find(instr.scalar_operands[0], 0)) {
          scalar_value = source->value;
        }
      }
      // Co-issued writes to the same components have no single value.
      if (vector_result.storage_target == instr.scalar_result.storage_target &&
          vector_result.storage_index == instr.scalar_result.storage_index &&
          (vector_result.GetUsedWriteMask() &
           instr.scalar_result.GetUsedWriteMask())) {
        vector_value.reset();
        scalar_value.reset();
      }
      const bool vector_relative = write(vector_result);
      const bool scalar_relative = write(instr.scalar_result);
      // A relative destination may alias either result. Do not reintroduce
      // proofs invalidated by either co-issued write.
      if (!vector_relative && !scalar_relative) {
        if (vector_value) {
          assign(vector_result, *vector_value);
        }
        if (scalar_value) {
          assign(instr.scalar_result, *scalar_value);
        }
      }
    }
  }
  if (exports_proven) {
    vertex_indexed_memexports_ = std::move(exports);
  }
  if (fetches_proven) {
    vertex_fetches_vertex_indexed_ = true;
    vertex_fetch_strides_ = std::move(fetch_strides);
    if (fetch_min_offset <= fetch_end_offset) {
      vertex_fetch_min_word_offset_ = fetch_min_offset;
      vertex_fetch_end_word_offset_ = fetch_end_offset;
    }
  }
}

void Shader::GatherExecInformation(
    const ParsedExecInstruction& instr,
    ucode::VertexFetchInstruction& previous_vfetch_full,
    uint32_t& unique_texture_bindings, StringBuffer& ucode_disasm_buffer) {
  instr.Disassemble(&ucode_disasm_buffer);
  uint32_t sequence = instr.sequence;
  for (uint32_t instr_offset = instr.instruction_address;
       instr_offset < instr.instruction_address + instr.instruction_count;
       ++instr_offset, sequence >>= 2) {
    ucode_disasm_buffer.AppendFormat("/* {:4d}   */ ", instr_offset);
    if (sequence & 0b10) {
      ucode_disasm_buffer.Append("         serialize\n             ");
    }
    const uint32_t* op_ptr = ucode_data_.data() + instr_offset * 3;
    if (sequence & 0b01) {
      auto& op = *reinterpret_cast<const FetchInstruction*>(op_ptr);
      if (op.opcode() == FetchOpcode::kVertexFetch) {
        GatherVertexFetchInformation(op.vertex_fetch(), instr.dword_index,
                                     previous_vfetch_full, ucode_disasm_buffer);
      } else {
        GatherTextureFetchInformation(op.texture_fetch(), instr.dword_index,
                                      unique_texture_bindings,
                                      ucode_disasm_buffer);
      }
    } else {
      auto& op = *reinterpret_cast<const AluInstruction*>(op_ptr);
      GatherAluInstructionInformation(op, instr.dword_index, instr_offset,
                                      ucode_disasm_buffer);
    }
  }
}

void Shader::GatherVertexFetchInformation(
    const VertexFetchInstruction& op, uint32_t exec_cf_index,
    VertexFetchInstruction& previous_vfetch_full,
    StringBuffer& ucode_disasm_buffer) {
  ParsedVertexFetchInstruction fetch_instr;
  if (ParseVertexFetchInstruction(op, previous_vfetch_full, fetch_instr)) {
    previous_vfetch_full = op;
  }
  fetch_instr.Disassemble(&ucode_disasm_buffer);

  GatherFetchResultInformation(fetch_instr.result, exec_cf_index);

  // Mini-fetches inherit the operands from full fetches.
  if (!fetch_instr.is_mini_fetch) {
    for (size_t i = 0; i < fetch_instr.operand_count; ++i) {
      GatherOperandInformation(fetch_instr.operands[i]);
    }
  }

  // Don't bother setting up a binding for an instruction that fetches nothing.
  // In case of vfetch_full, however, it may still be used to set up addressing
  // for the subsequent vfetch_mini, so operand information must still be
  // gathered.
  if (!fetch_instr.result.GetUsedResultComponents()) {
    return;
  }

  // Try to allocate an attribute on an existing binding.
  // If no binding for this fetch slot is found create it.
  using VertexBinding = Shader::VertexBinding;
  VertexBinding::Attribute* attrib = nullptr;
  for (auto& vertex_binding : vertex_bindings_) {
    if (vertex_binding.fetch_constant == op.fetch_constant_index()) {
      // It may not hold that all strides are equal, but I hope it does.

      vertex_binding.attributes.push_back({});
      attrib = &vertex_binding.attributes.back();
      break;
    }
  }
  if (!attrib) {
    assert_not_zero(fetch_instr.attributes.stride);
    VertexBinding vertex_binding;
    vertex_binding.binding_index = int(vertex_bindings_.size());
    vertex_binding.fetch_constant = op.fetch_constant_index();
    vertex_binding.stride_words = fetch_instr.attributes.stride;
    vertex_binding.attributes.push_back({});
    vertex_bindings_.emplace_back(std::move(vertex_binding));
    attrib = &vertex_bindings_.back().attributes.back();
  }

  // Populate attribute.
  attrib->fetch_instr = fetch_instr;
}

void Shader::GatherTextureFetchInformation(const TextureFetchInstruction& op,
                                           uint32_t exec_cf_index,
                                           uint32_t& unique_texture_bindings,
                                           StringBuffer& ucode_disasm_buffer) {
  TextureBinding binding;
  ParseTextureFetchInstruction(op, binding.fetch_instr);
  binding.fetch_instr.Disassemble(&ucode_disasm_buffer);

  GatherFetchResultInformation(binding.fetch_instr.result, exec_cf_index);
  for (size_t i = 0; i < binding.fetch_instr.operand_count; ++i) {
    GatherOperandInformation(binding.fetch_instr.operands[i]);
  }
  const InstructionOperand& coordinates_operand =
      binding.fetch_instr.operands[0];
  if (binding.fetch_instr.CanSnapToTexelCenter(false) &&
      coordinates_operand.storage_source ==
          InstructionStorageSource::kRegister &&
      coordinates_operand.storage_addressing_mode ==
          InstructionStorageAddressingMode::kAbsolute &&
      coordinates_operand.storage_index < 16) {
    point_fetch_coordinate_registers_ |= UINT32_C(1)
                                         << coordinates_operand.storage_index;
  }

  if (binding.fetch_instr.result.GetUsedResultComponents()) {
    uses_texture_fetch_instruction_results_ = true;
  }

  switch (op.opcode()) {
    case FetchOpcode::kSetTextureLod:
    case FetchOpcode::kSetTextureGradientsHorz:
    case FetchOpcode::kSetTextureGradientsVert:
      // Doesn't use bindings.
      return;
    default:
      // Continue.
      break;
  }
  binding.binding_index = -1;
  binding.fetch_constant = binding.fetch_instr.operands[1].storage_index;

  // Check and see if this fetch constant was previously used...
  for (auto& tex_binding : texture_bindings_) {
    if (tex_binding.fetch_constant == binding.fetch_constant) {
      binding.binding_index = tex_binding.binding_index;
      break;
    }
  }

  if (binding.binding_index == -1) {
    // Assign a unique binding index.
    binding.binding_index = unique_texture_bindings++;
  }

  texture_bindings_.emplace_back(std::move(binding));
}

void Shader::GatherAluInstructionInformation(
    const AluInstruction& op, uint32_t exec_cf_index,
    uint32_t instruction_address, StringBuffer& ucode_disasm_buffer) {
  ParsedAluInstruction instr;
  ParseAluInstruction(op, type(), instr);
  instr.Disassemble(&ucode_disasm_buffer);

  kills_pixels_ =
      kills_pixels_ ||
      (ucode::GetAluVectorOpcodeInfo(op.vector_opcode()).changed_state &
       ucode::kAluOpChangedStatePixelKill) ||
      (ucode::GetAluScalarOpcodeInfo(op.scalar_opcode()).changed_state &
       ucode::kAluOpChangedStatePixelKill);

  GatherAluResultInformation(instr.vector_and_constant_result, exec_cf_index);
  GatherAluResultInformation(instr.scalar_result, exec_cf_index);
  for (size_t i = 0; i < instr.vector_operand_count; ++i) {
    GatherOperandInformation(instr.vector_operands[i]);
  }
  for (size_t i = 0; i < instr.scalar_operand_count; ++i) {
    GatherOperandInformation(instr.scalar_operands[i]);
  }

  // Store used memexport constants because CPU code needs addresses and sizes.
  // eA is (hopefully) always written to using:
  // mad eA, r#, const0100, c#
  // (though there are some exceptions, shaders in 4D5307E6 for some reason set
  // eA to zeros, but the swizzle of the constant is not .xyzw in this case, and
  // they don't write to eM#).
  // Export is done to vector_dest of the ucode instruction for both vector and
  // scalar operations - no need to check separately.
  if (instr.vector_and_constant_result.storage_target ==
      InstructionStorageTarget::kExportAddress) {
    uint32_t memexport_stream_constant = instr.GetMemExportStreamConstant();
    if (memexport_stream_constant != UINT32_MAX) {
      memexport_stream_constants_.insert(memexport_stream_constant);
      // Additionally record how the format lane of this site's export address
      // is built, so the host can check on the CPU whether that lane is
      // invariant for a draw, and specialize the translation if it is.
      //
      // The export address is mad(result) = operand[0] * operand[1] +
      // operand[2], component-wise, and operand[2] is the stream descriptor
      // (GetMemExportStreamConstant has already required it to have a standard
      // swizzle), so component 2 of the result is component 2 of the
      // descriptor's dword_2 - the format word - plus the product of component
      // 2 of the two multiplicands.
      MemExportStream memexport_stream;
      memexport_stream.instruction_address = instruction_address;
      memexport_stream.stream_constant = memexport_stream_constant;
      memexport_stream.scale = MemExportStream::Scale::kUnknown;
      // A scalar operation writing a result in the same instruction would
      // change what ends up in the export address, and is not described by
      // GetMemExportStreamConstant, so refuse to reason about this site.
      if (!instr.is_predicated && !instr.scalar_result.GetUsedWriteMask()) {
        for (uint32_t operand_index = 0; operand_index < 2; ++operand_index) {
          const InstructionOperand& operand =
              instr.vector_operands[operand_index];
          if (operand.storage_addressing_mode !=
              InstructionStorageAddressingMode::kAbsolute) {
            continue;
          }
          SwizzleSource scale_source = operand.components[2];
          if (scale_source == SwizzleSource::k0) {
            // The multiplicand itself is the literal 0.0.
            memexport_stream.scale = MemExportStream::Scale::kLiteralZero;
            break;
          }
          if (scale_source >= SwizzleSource::k0) {
            // The literal 1.0 - the product term is the other multiplicand.
            continue;
          }
          if (operand.storage_source !=
              InstructionStorageSource::kConstantFloat) {
            continue;
          }
          // SM3 tests the absolute multiplicands, so abs/negate modifiers
          // do not affect the zero proof. Keep both constant candidates.
          if (memexport_stream.scale ==
              MemExportStream::Scale::kConstantRegister) {
            memexport_stream.has_alternate_scale = true;
            memexport_stream.alternate_scale_constant = operand.storage_index;
            memexport_stream.alternate_scale_component = uint32_t(scale_source);
          } else {
            memexport_stream.scale = MemExportStream::Scale::kConstantRegister;
            memexport_stream.scale_constant = operand.storage_index;
            memexport_stream.scale_component = uint32_t(scale_source);
          }
        }
      }
      memexport_streams_.push_back(memexport_stream);
    } else {
      XELOGE(
          "ShaderTranslator::GatherAluInstructionInformation: Couldn't extract "
          "memexport stream constant index");
    }
  }
}

void Shader::GatherOperandInformation(const InstructionOperand& operand) {
  switch (operand.storage_source) {
    case InstructionStorageSource::kRegister:
      if (operand.storage_addressing_mode ==
          InstructionStorageAddressingMode::kAbsolute) {
        register_static_address_bound_ =
            std::max(register_static_address_bound_,
                     operand.storage_index + uint32_t(1));
      } else {
        uses_register_dynamic_addressing_ = true;
      }
      break;
    case InstructionStorageSource::kConstantFloat:
      if (operand.storage_addressing_mode ==
          InstructionStorageAddressingMode::kAbsolute) {
        // Store used float constants before translating so the
        // translator can use tightly packed indices if not dynamically
        // indexed.
        constant_register_map_.float_bitmap[operand.storage_index >> 6] |=
            uint64_t(1) << (operand.storage_index & 63);
      } else {
        constant_register_map_.float_dynamic_addressing = true;
      }
      break;
    case InstructionStorageSource::kVertexFetchConstant:
      constant_register_map_.vertex_fetch_bitmap[operand.storage_index >> 5] |=
          uint32_t(1) << (operand.storage_index & 31);
      break;
    default:
      break;
  }
}

void Shader::GatherFetchResultInformation(const InstructionResult& result,
                                          uint32_t exec_cf_index) {
  if (!result.GetUsedWriteMask()) {
    return;
  }
  // Fetch instructions can't export - don't need the current memexport count
  // operand.
  assert_true(result.storage_target == InstructionStorageTarget::kRegister);
  GatherRegisterWriteInformation(result, exec_cf_index);
  if (result.storage_addressing_mode ==
      InstructionStorageAddressingMode::kAbsolute) {
    register_static_address_bound_ = std::max(
        register_static_address_bound_, result.storage_index + uint32_t(1));
  } else {
    uses_register_dynamic_addressing_ = true;
  }
}

void Shader::GatherRegisterWriteInformation(const InstructionResult& result,
                                            uint32_t exec_cf_index) {
  uint64_t& cf_components_written =
      cf_register_components_written_[exec_cf_index];
  if (result.storage_addressing_mode !=
      InstructionStorageAddressingMode::kAbsolute) {
    cf_components_written = ~UINT64_C(0);
  } else if (result.storage_index < 16) {
    cf_components_written |= uint64_t(result.GetUsedWriteMask())
                             << (result.storage_index * 4);
  }
}

void Shader::GatherAluResultInformation(const InstructionResult& result,
                                        uint32_t exec_cf_index) {
  uint32_t used_write_mask = result.GetUsedWriteMask();
  if (!used_write_mask) {
    return;
  }
  switch (result.storage_target) {
    case InstructionStorageTarget::kRegister:
      GatherRegisterWriteInformation(result, exec_cf_index);
      if (result.storage_addressing_mode ==
          InstructionStorageAddressingMode::kAbsolute) {
        register_static_address_bound_ = std::max(
            register_static_address_bound_, result.storage_index + uint32_t(1));
      } else {
        uses_register_dynamic_addressing_ = true;
      }
      break;
    case InstructionStorageTarget::kInterpolator:
      writes_interpolators_ |= uint32_t(1) << result.storage_index;
      break;
    case InstructionStorageTarget::kPointSizeEdgeFlagKillVertex:
      writes_point_size_edge_flag_kill_vertex_ |= used_write_mask;
      break;
    case InstructionStorageTarget::kExportData:
      memexport_eM_written_ |= uint8_t(1) << result.storage_index;
      if (cf_memexport_info_.empty()) {
        cf_memexport_info_.resize(2 * cf_pair_index_bound_);
      }
      cf_memexport_info_[exec_cf_index].eM_potentially_written_by_exec |=
          uint32_t(1) << result.storage_index;
      break;
    case InstructionStorageTarget::kColor:
      writes_color_targets_ |= uint32_t(1) << result.storage_index;
      break;
    case InstructionStorageTarget::kDepth:
      writes_depth_ = true;
      break;
    default:
      break;
  }
}

namespace {

// Temporary register components, 4 bits per register, and the previous scalar
// result whose values may reach a rounding-sensitive use.
struct RoundingSensitiveValues {
  uint64_t registers[xenos::kMaxShaderTempRegisters / 16] = {};
  bool previous_scalar = false;

  bool operator==(const RoundingSensitiveValues& other) const {
    return !std::memcmp(registers, other.registers, sizeof(registers)) &&
           previous_scalar == other.previous_scalar;
  }
  void Merge(const RoundingSensitiveValues& other) {
    for (size_t i = 0; i < xe::countof(registers); ++i) {
      registers[i] |= other.registers[i];
    }
    previous_scalar = previous_scalar || other.previous_scalar;
  }

  // aL-relative addressing may access any register.
  uint32_t GetComponents(uint32_t reg, bool is_relative,
                         uint32_t components) const {
    if (!is_relative) {
      return uint32_t(registers[reg >> 4] >> ((reg & 15) * 4)) & components;
    }
    uint64_t any_register = 0;
    for (uint64_t registers_16 : registers) {
      any_register |= registers_16;
    }
    any_register |= any_register >> 32;
    any_register |= any_register >> 16;
    any_register |= any_register >> 8;
    any_register |= any_register >> 4;
    return uint32_t(any_register) & components;
  }
  void Add(uint32_t reg, bool is_relative, uint32_t components) {
    if (!is_relative) {
      registers[reg >> 4] |= uint64_t(components) << ((reg & 15) * 4);
      return;
    }
    for (uint64_t& registers_16 : registers) {
      registers_16 |= uint64_t(components) * UINT64_C(0x1111111111111111);
    }
  }

  // Components of an ALU result that may reach a rounding-sensitive use.
  uint32_t GetResultComponents(const InstructionResult& result) const {
    uint32_t components = result.GetUsedResultComponents();
    switch (result.storage_target) {
      case InstructionStorageTarget::kRegister:
        return GetComponents(
            result.storage_index,
            result.storage_addressing_mode ==
                InstructionStorageAddressingMode::kLoopRelative,
            components);
      case InstructionStorageTarget::kExportAddress:
      case InstructionStorageTarget::kExportData:
        return components;
      default:
        return 0;
    }
  }
  void RemoveResult(const InstructionResult& result) {
    if (result.storage_target == InstructionStorageTarget::kRegister &&
        result.storage_addressing_mode ==
            InstructionStorageAddressingMode::kAbsolute) {
      registers[result.storage_index >> 4] &=
          ~(uint64_t(result.GetUsedWriteMask())
            << ((result.storage_index & 15) * 4));
    }
  }
  void AddOperand(const InstructionOperand& operand,
                  uint32_t operand_components) {
    if (operand.storage_source != InstructionStorageSource::kRegister) {
      return;
    }
    uint32_t components = 0;
    for (uint32_t i = 0; i < 4; ++i) {
      SwizzleSource component = operand.GetComponent(i);
      if ((operand_components & (1 << i)) && component <= SwizzleSource::kW) {
        components |= 1 << uint32_t(component);
      }
    }
    Add(operand.storage_index,
        operand.storage_addressing_mode ==
            InstructionStorageAddressingMode::kLoopRelative,
        components);
  }
};

// Goes back over an instruction from the values that may reach a
// rounding-sensitive use after it, and marks its ALU operations whose results
// may reach one.
void GatherInstructionRoundingSensitivity(const uint32_t* op_ptr, bool is_fetch,
                                          RoundingSensitiveValues& values,
                                          uint8_t& alu_results) {
  if (is_fetch) {
    auto& op = *reinterpret_cast<const FetchInstruction*>(op_ptr);
    if (op.opcode() == FetchOpcode::kVertexFetch) {
      ParsedVertexFetchInstruction instr;
      ParseVertexFetchInstruction(op.vertex_fetch(), op.vertex_fetch(), instr);
      if (!instr.is_predicated) {
        values.RemoveResult(instr.result);
      }
      // vfetch_mini reuses the address calculated by vfetch_full.
      if (!instr.is_mini_fetch) {
        values.AddOperand(instr.operands[0], 0b0001);
      }
    } else {
      ParsedTextureFetchInstruction instr;
      ParseTextureFetchInstruction(op.texture_fetch(), instr);
      if (!instr.is_predicated) {
        values.RemoveResult(instr.result);
      }
    }
    return;
  }

  ParsedAluInstruction instr;
  ParseAluInstruction(*reinterpret_cast<const AluInstruction*>(op_ptr),
                      xenos::ShaderType::kVertex, instr);

  uint32_t vector_sensitive =
      values.GetResultComponents(instr.vector_and_constant_result);
  // Result components whose operands are needed, also for the operation's own
  // rounding-sensitive use of them.
  uint32_t vector_operands_used_for = vector_sensitive;
  bool vector_operands_used = vector_sensitive != 0;
  switch (instr.vector_opcode) {
    case AluVectorOpcode::kFrc:
    case AluVectorOpcode::kTrunc:
    case AluVectorOpcode::kFloor:
      vector_operands_used_for |=
          instr.vector_and_constant_result.GetUsedResultComponents();
      vector_operands_used = vector_operands_used_for != 0;
      break;
    case AluVectorOpcode::kMaxA:
      // a0 is set from W of the first operand.
      vector_operands_used = true;
      break;
    default:
      break;
  }

  // Retaining also passes the previous scalar result on.
  bool scalar_sensitive =
      values.GetResultComponents(instr.scalar_result) != 0 ||
      values.previous_scalar;
  bool scalar_operands_used = scalar_sensitive;
  switch (instr.scalar_opcode) {
    case AluScalarOpcode::kMaxAs:
    case AluScalarOpcode::kMaxAsf:
    case AluScalarOpcode::kFrcs:
    case AluScalarOpcode::kTruncs:
    case AluScalarOpcode::kFloors:
      scalar_operands_used = true;
      break;
    default:
      break;
  }

  // Both operations read their operands before either writes its result.
  if (!instr.is_predicated) {
    values.RemoveResult(instr.vector_and_constant_result);
    values.RemoveResult(instr.scalar_result);
    if (instr.scalar_opcode != AluScalarOpcode::kRetainPrev) {
      values.previous_scalar = false;
    }
  }
  if (vector_operands_used) {
    for (uint32_t i = 0; i < instr.vector_operand_count; ++i) {
      values.AddOperand(
          instr.vector_operands[i],
          GetAluVectorOpNeededSourceComponents(instr.vector_opcode, i + 1,
                                               vector_operands_used_for));
    }
  }
  if (scalar_operands_used) {
    for (uint32_t i = 0; i < instr.scalar_operand_count; ++i) {
      const InstructionOperand& operand = instr.scalar_operands[i];
      values.AddOperand(operand, (UINT32_C(1) << operand.component_count) - 1);
    }
    switch (instr.scalar_opcode) {
      case AluScalarOpcode::kAddsPrev:
      case AluScalarOpcode::kMulsPrev:
      case AluScalarOpcode::kMulsPrev2:
      case AluScalarOpcode::kSubsPrev:
      case AluScalarOpcode::kRetainPrev:
        values.previous_scalar = true;
        break;
      default:
        break;
    }
  }

  if (vector_sensitive) {
    alu_results |= 0b01;
  }
  if (scalar_sensitive) {
    alu_results |= 0b10;
  }
}

}  // namespace

void Shader::GatherAluRoundingSensitivity() {
  // Backward data flow over the control flow graph, with subroutines returning
  // to after any call.
  uint32_t cf_index_count = cf_pair_index_bound_ * 2;
  std::vector<ParsedExecInstruction> execs(cf_index_count);
  std::vector<std::vector<uint32_t>> successors(cf_index_count);
  std::vector<uint32_t> returns;
  std::vector<uint32_t> return_targets;
  for (uint32_t i = 0; i < cf_pair_index_bound_; ++i) {
    ControlFlowInstruction cf_ab[2];
    UnpackControlFlowInstructions(ucode_data_.data() + i * 3, cf_ab);
    for (uint32_t j = 0; j < 2; ++j) {
      uint32_t cf_index = i * 2 + j;
      const ControlFlowInstruction& cf = cf_ab[j];
      std::vector<uint32_t>& cf_successors = successors[cf_index];
      auto add_successor = [&](uint32_t successor) {
        if (successor < cf_index_count) {
          cf_successors.push_back(successor);
        }
      };
      bool next_is_successor = true;
      switch (cf.opcode()) {
        case ControlFlowOpcode::kExec:
        case ControlFlowOpcode::kExecEnd:
          ParseControlFlowExec(cf.exec, cf_index, execs[cf_index]);
          next_is_successor = cf.opcode() != ControlFlowOpcode::kExecEnd;
          break;
        case ControlFlowOpcode::kCondExec:
        case ControlFlowOpcode::kCondExecEnd:
        case ControlFlowOpcode::kCondExecPredClean:
        case ControlFlowOpcode::kCondExecPredCleanEnd:
          ParseControlFlowCondExec(cf.cond_exec, cf_index, execs[cf_index]);
          break;
        case ControlFlowOpcode::kCondExecPred:
        case ControlFlowOpcode::kCondExecPredEnd:
          ParseControlFlowCondExecPred(cf.cond_exec_pred, cf_index,
                                       execs[cf_index]);
          break;
        case ControlFlowOpcode::kLoopStart:
          add_successor(cf.loop_start.address());
          break;
        case ControlFlowOpcode::kLoopEnd:
          add_successor(cf.loop_end.address());
          break;
        case ControlFlowOpcode::kCondCall:
          add_successor(cf.cond_call.address());
          return_targets.push_back(cf_index + 1);
          break;
        case ControlFlowOpcode::kReturn:
          // A return outside a call is skipped.
          returns.push_back(cf_index);
          break;
        case ControlFlowOpcode::kCondJmp:
          add_successor(cf.cond_jmp.address());
          next_is_successor = !cf.cond_jmp.is_unconditional();
          break;
        default:
          break;
      }
      if (next_is_successor) {
        add_successor(cf_index + 1);
      }
    }
  }
  for (uint32_t cf_index : returns) {
    for (uint32_t return_target : return_targets) {
      if (return_target < cf_index_count) {
        successors[cf_index].push_back(return_target);
      }
    }
  }

  alu_rounding_sensitive_results_.assign(ucode_data_.size() / 3, 0);
  std::vector<RoundingSensitiveValues> values_before(cf_index_count);
  bool values_changed;
  do {
    values_changed = false;
    for (uint32_t cf_index = cf_index_count; cf_index-- > 0;) {
      RoundingSensitiveValues values;
      for (uint32_t successor : successors[cf_index]) {
        values.Merge(values_before[successor]);
      }
      const ParsedExecInstruction& exec = execs[cf_index];
      RoundingSensitiveValues values_if_skipped = values;
      for (uint32_t i = exec.instruction_count; i-- > 0;) {
        uint32_t address = exec.instruction_address + i;
        if (address >= alu_rounding_sensitive_results_.size()) {
          continue;
        }
        GatherInstructionRoundingSensitivity(
            ucode_data_.data() + address * 3,
            ((exec.sequence >> (i * 2)) & 0b01) != 0, values,
            alu_rounding_sensitive_results_[address]);
      }
      if (exec.type != ParsedExecInstruction::Type::kUnconditional) {
        values.Merge(values_if_skipped);
      }
      if (!(values == values_before[cf_index])) {
        values_before[cf_index] = values;
        values_changed = true;
      }
    }
  } while (values_changed);
}

ShaderTranslator::ShaderTranslator() = default;

ShaderTranslator::~ShaderTranslator() = default;

void ShaderTranslator::Reset() {
  errors_.clear();
  std::memset(&previous_vfetch_full_, 0, sizeof(previous_vfetch_full_));
}

bool ShaderTranslator::TranslateAnalyzedShader(
    Shader::Translation& translation) {
  const Shader& shader = translation.shader();
  assert_true(shader.is_ucode_analyzed());
  if (!shader.is_ucode_analyzed()) {
    XELOGE("AnalyzeUcode must be done on the shader before translation");
    return false;
  }
  translation_ = &translation;

  Reset();

  register_count_ = shader.register_static_address_bound();
  if (shader.uses_register_dynamic_addressing()) {
    // An array of registers at the end of the r# space may be dynamically
    // addressable - ensure enough space, as specified in SQ_PROGRAM_CNTL, is
    // allocated.
    register_count_ = std::max(register_count_, GetModificationRegisterCount());
  }

  StartTranslation();

  const uint32_t* ucode_dwords = shader.ucode_data().data();

  // TODO(Triang3l): Remove when the old SPIR-V shader translator is deleted.
  uint32_t cf_pair_index_bound = shader.cf_pair_index_bound();
  std::vector<ControlFlowInstruction> cf_instructions;
  for (uint32_t i = 0; i < cf_pair_index_bound; ++i) {
    ControlFlowInstruction cf_ab[2];
    UnpackControlFlowInstructions(ucode_dwords + i * 3, cf_ab);
    cf_instructions.push_back(cf_ab[0]);
    cf_instructions.push_back(cf_ab[1]);
  }
  PreProcessControlFlowInstructions(cf_instructions);

  // Translate all instructions.
  const std::set<uint32_t>& label_addresses = shader.label_addresses();
  for (uint32_t i = 0; i < cf_pair_index_bound; ++i) {
    ControlFlowInstruction cf_ab[2];
    UnpackControlFlowInstructions(ucode_dwords + i * 3, cf_ab);
    for (uint32_t j = 0; j < 2; ++j) {
      uint32_t cf_index = i * 2 + j;
      cf_index_ = cf_index;
      if (label_addresses.find(cf_index) != label_addresses.end()) {
        ProcessLabel(cf_index);
      }
      ProcessControlFlowInstructionBegin(cf_index);
      TranslateControlFlowInstruction(cf_ab[j]);
      ProcessControlFlowInstructionEnd(cf_index);
    }
  }

  translation.errors_ = std::move(errors_);
  translation.translated_binary_ = CompleteTranslation();

  bool is_valid = true;
  for (const auto& error : translation.errors_) {
    if (error.is_fatal) {
      is_valid = false;
      break;
    }
  }
  translation.is_valid_.store(is_valid, std::memory_order_relaxed);

  PostTranslation();

  // Publish last: a thread that lost TryClaimTranslation spins on
  // is_translated() and reads the validity and the binary right after, so all
  // of the above has to be visible once it observes this.
  translation.is_translated_.store(true, std::memory_order_release);

  // In case is_valid_ is modified by PostTranslation, reload.
  if (translation.is_valid()) {
    XELOGI("Shader {:016X} {} translated successfully ({} bytes)",
           shader.ucode_data_hash(),
           shader.type() == xenos::ShaderType::kVertex ? "vertex" : "pixel",
           translation.translated_binary_.size());
  }

  return translation.is_valid();
}

void ShaderTranslator::EmitTranslationError(const char* message,
                                            bool is_fatal) {
  Shader::Error error;
  error.is_fatal = is_fatal;
  error.message = message;
  // TODO(benvanik): location information.
  errors_.push_back(std::move(error));
  XELOGE("Shader translation {}error: {}", is_fatal ? "fatal " : "", message);
}

void ShaderTranslator::TranslateControlFlowInstruction(
    const ControlFlowInstruction& cf) {
  switch (cf.opcode()) {
    case ControlFlowOpcode::kNop:
      ProcessControlFlowNopInstruction(cf_index_);
      break;
    case ControlFlowOpcode::kExec:
    case ControlFlowOpcode::kExecEnd: {
      ParsedExecInstruction instr;
      ParseControlFlowExec(cf.exec, cf_index_, instr);
      TranslateExecInstructions(instr);
    } break;
    case ControlFlowOpcode::kCondExec:
    case ControlFlowOpcode::kCondExecEnd:
    case ControlFlowOpcode::kCondExecPredClean:
    case ControlFlowOpcode::kCondExecPredCleanEnd: {
      ParsedExecInstruction instr;
      ParseControlFlowCondExec(cf.cond_exec, cf_index_, instr);
      TranslateExecInstructions(instr);
    } break;
    case ControlFlowOpcode::kCondExecPred:
    case ControlFlowOpcode::kCondExecPredEnd: {
      ParsedExecInstruction instr;
      ParseControlFlowCondExecPred(cf.cond_exec_pred, cf_index_, instr);
      TranslateExecInstructions(instr);
    } break;
    case ControlFlowOpcode::kLoopStart: {
      ParsedLoopStartInstruction instr;
      ParseControlFlowLoopStart(cf.loop_start, cf_index_, instr);
      ProcessLoopStartInstruction(instr);
    } break;
    case ControlFlowOpcode::kLoopEnd: {
      ParsedLoopEndInstruction instr;
      ParseControlFlowLoopEnd(cf.loop_end, cf_index_, instr);
      ProcessLoopEndInstruction(instr);
    } break;
    case ControlFlowOpcode::kCondCall: {
      ParsedCallInstruction instr;
      ParseControlFlowCondCall(cf.cond_call, cf_index_, instr);
      ProcessCallInstruction(instr);
    } break;
    case ControlFlowOpcode::kReturn: {
      ParsedReturnInstruction instr;
      ParseControlFlowReturn(cf.ret, cf_index_, instr);
      ProcessReturnInstruction(instr);
    } break;
    case ControlFlowOpcode::kCondJmp: {
      ParsedJumpInstruction instr;
      ParseControlFlowCondJmp(cf.cond_jmp, cf_index_, instr);
      ProcessJumpInstruction(instr);
    } break;
    case ControlFlowOpcode::kAlloc: {
      ParsedAllocInstruction instr;
      ParseControlFlowAlloc(cf.alloc, cf_index_, is_vertex_shader(), instr);
      const std::vector<Shader::ControlFlowMemExportInfo>& cf_memexport_info =
          current_shader().cf_memexport_info();
      ProcessAllocInstruction(instr,
                              instr.dword_index < cf_memexport_info.size()
                                  ? cf_memexport_info[instr.dword_index]
                                        .eM_potentially_written_before
                                  : 0);
    } break;
    case ControlFlowOpcode::kMarkVsFetchDone:
      break;
    default:
      assert_unhandled_case(cf.opcode);
      break;
  }
  // TODO(benvanik): return if (DoesControlFlowOpcodeEndShader(cf.opcode()))?
}

void ParseControlFlowExec(const ControlFlowExecInstruction& cf,
                          uint32_t cf_index, ParsedExecInstruction& instr) {
  instr.dword_index = cf_index;
  instr.opcode = cf.opcode();
  instr.opcode_name =
      cf.opcode() == ControlFlowOpcode::kExecEnd ? "exece" : "exec";
  instr.instruction_address = cf.address();
  instr.instruction_count = cf.count();
  instr.type = ParsedExecInstruction::Type::kUnconditional;
  instr.is_end = cf.opcode() == ControlFlowOpcode::kExecEnd;
  instr.is_predicate_clean = cf.is_predicate_clean();
  instr.is_yield = cf.is_yield();
  instr.sequence = cf.sequence();
}

void ParseControlFlowCondExec(const ControlFlowCondExecInstruction& cf,
                              uint32_t cf_index, ParsedExecInstruction& instr) {
  instr.dword_index = cf_index;
  instr.opcode = cf.opcode();
  instr.opcode_name = "cexec";
  switch (cf.opcode()) {
    case ControlFlowOpcode::kCondExecEnd:
    case ControlFlowOpcode::kCondExecPredCleanEnd:
      instr.opcode_name = "cexece";
      instr.is_end = true;
      break;
    default:
      break;
  }
  instr.instruction_address = cf.address();
  instr.instruction_count = cf.count();
  instr.type = ParsedExecInstruction::Type::kConditional;
  instr.bool_constant_index = cf.bool_address();
  instr.condition = cf.condition();
  switch (cf.opcode()) {
    case ControlFlowOpcode::kCondExec:
    case ControlFlowOpcode::kCondExecEnd:
      instr.is_predicate_clean = false;
      break;
    default:
      break;
  }
  instr.is_yield = cf.is_yield();
  instr.sequence = cf.sequence();
}

void ParseControlFlowCondExecPred(const ControlFlowCondExecPredInstruction& cf,
                                  uint32_t cf_index,
                                  ParsedExecInstruction& instr) {
  instr.dword_index = cf_index;
  instr.opcode = cf.opcode();
  instr.opcode_name =
      cf.opcode() == ControlFlowOpcode::kCondExecPredEnd ? "exece" : "exec";
  instr.instruction_address = cf.address();
  instr.instruction_count = cf.count();
  instr.type = ParsedExecInstruction::Type::kPredicated;
  instr.condition = cf.condition();
  instr.is_end = cf.opcode() == ControlFlowOpcode::kCondExecPredEnd;
  instr.is_predicate_clean = cf.is_predicate_clean();
  instr.is_yield = cf.is_yield();
  instr.sequence = cf.sequence();
}

void ParseControlFlowLoopStart(const ControlFlowLoopStartInstruction& cf,
                               uint32_t cf_index,
                               ParsedLoopStartInstruction& instr) {
  instr.dword_index = cf_index;
  instr.loop_constant_index = cf.loop_id();
  instr.is_repeat = cf.is_repeat();
  instr.loop_skip_address = cf.address();
}

void ParseControlFlowLoopEnd(const ControlFlowLoopEndInstruction& cf,
                             uint32_t cf_index,
                             ParsedLoopEndInstruction& instr) {
  instr.dword_index = cf_index;
  instr.is_predicated_break = cf.is_predicated_break();
  instr.predicate_condition = cf.condition();
  instr.loop_constant_index = cf.loop_id();
  instr.loop_body_address = cf.address();
}

void ParseControlFlowCondCall(const ControlFlowCondCallInstruction& cf,
                              uint32_t cf_index, ParsedCallInstruction& instr) {
  instr.dword_index = cf_index;
  instr.target_address = cf.address();
  if (cf.is_unconditional()) {
    instr.type = ParsedCallInstruction::Type::kUnconditional;
  } else if (cf.is_predicated()) {
    instr.type = ParsedCallInstruction::Type::kPredicated;
    instr.condition = cf.condition();
  } else {
    instr.type = ParsedCallInstruction::Type::kConditional;
    instr.bool_constant_index = cf.bool_address();
    instr.condition = cf.condition();
  }
}

void ParseControlFlowReturn(const ControlFlowReturnInstruction& cf,
                            uint32_t cf_index, ParsedReturnInstruction& instr) {
  instr.dword_index = cf_index;
}

void ParseControlFlowCondJmp(const ControlFlowCondJmpInstruction& cf,
                             uint32_t cf_index, ParsedJumpInstruction& instr) {
  instr.dword_index = cf_index;
  instr.target_address = cf.address();
  if (cf.is_unconditional()) {
    instr.type = ParsedJumpInstruction::Type::kUnconditional;
  } else if (cf.is_predicated()) {
    instr.type = ParsedJumpInstruction::Type::kPredicated;
    instr.condition = cf.condition();
  } else {
    instr.type = ParsedJumpInstruction::Type::kConditional;
    instr.bool_constant_index = cf.bool_address();
    instr.condition = cf.condition();
  }
}

void ParseControlFlowAlloc(const ControlFlowAllocInstruction& cf,
                           uint32_t cf_index, bool is_vertex_shader,
                           ParsedAllocInstruction& instr) {
  instr.dword_index = cf_index;
  instr.type = cf.alloc_type();
  instr.count = cf.size();
  instr.is_vertex_shader = is_vertex_shader;
}

void ShaderTranslator::TranslateExecInstructions(
    const ParsedExecInstruction& instr) {
  ProcessExecInstructionBegin(instr);

  const std::vector<Shader::ControlFlowMemExportInfo>& cf_memexport_info =
      current_shader().cf_memexport_info();
  uint8_t eM_potentially_written_before =
      instr.dword_index < cf_memexport_info.size()
          ? cf_memexport_info[instr.dword_index].eM_potentially_written_before
          : 0;

  const uint32_t* ucode_dwords = current_shader().ucode_data().data();
  uint32_t sequence = instr.sequence;
  for (uint32_t instr_offset = instr.instruction_address;
       instr_offset < instr.instruction_address + instr.instruction_count;
       ++instr_offset, sequence >>= 2) {
    instruction_address_ = instr_offset;
    const uint32_t* op_ptr = ucode_dwords + instr_offset * 3;
    if (sequence & 0b01) {
      auto& op = *reinterpret_cast<const FetchInstruction*>(op_ptr);
      if (op.opcode() == FetchOpcode::kVertexFetch) {
        const VertexFetchInstruction& vfetch_op = op.vertex_fetch();
        ParsedVertexFetchInstruction vfetch_instr;
        if (ParseVertexFetchInstruction(vfetch_op, previous_vfetch_full_,
                                        vfetch_instr)) {
          previous_vfetch_full_ = vfetch_op;
        }
        ProcessVertexFetchInstruction(vfetch_instr);
      } else {
        ParsedTextureFetchInstruction tfetch_instr;
        ParseTextureFetchInstruction(op.texture_fetch(), tfetch_instr);
        ProcessTextureFetchInstruction(tfetch_instr);
      }
    } else {
      auto& op = *reinterpret_cast<const AluInstruction*>(op_ptr);
      ParsedAluInstruction alu_instr;
      ParseAluInstruction(op, current_shader().type(), alu_instr);
      ProcessAluInstruction(alu_instr, eM_potentially_written_before);
      if (alu_instr.vector_and_constant_result.storage_target ==
              InstructionStorageTarget::kExportData &&
          alu_instr.vector_and_constant_result.GetUsedWriteMask()) {
        eM_potentially_written_before |=
            uint8_t(1) << alu_instr.vector_and_constant_result.storage_index;
      }
      if (alu_instr.scalar_result.storage_target ==
              InstructionStorageTarget::kExportData &&
          alu_instr.scalar_result.GetUsedWriteMask()) {
        eM_potentially_written_before |=
            uint8_t(1) << alu_instr.scalar_result.storage_index;
      }
    }
  }

  ProcessExecInstructionEnd(instr);
}

static void ParseFetchInstructionResult(uint32_t dest, uint32_t swizzle,
                                        bool is_relative,
                                        InstructionResult& result) {
  result.storage_target = InstructionStorageTarget::kRegister;
  result.storage_index = dest;
  result.is_clamped = false;
  result.storage_addressing_mode =
      is_relative ? InstructionStorageAddressingMode::kLoopRelative
                  : InstructionStorageAddressingMode::kAbsolute;
  result.original_write_mask = 0b1111;
  for (int i = 0; i < 4; ++i) {
    SwizzleSource component_source = SwizzleSource::k0;
    ucode::FetchDestinationSwizzle component_swizzle =
        ucode::GetFetchDestinationComponentSwizzle(swizzle, i);
    switch (component_swizzle) {
      case ucode::FetchDestinationSwizzle::kX:
        component_source = SwizzleSource::kX;
        break;
      case ucode::FetchDestinationSwizzle::kY:
        component_source = SwizzleSource::kY;
        break;
      case ucode::FetchDestinationSwizzle::kZ:
        component_source = SwizzleSource::kZ;
        break;
      case ucode::FetchDestinationSwizzle::kW:
        component_source = SwizzleSource::kW;
        break;
      case ucode::FetchDestinationSwizzle::k1:
        component_source = SwizzleSource::k1;
        break;
      case ucode::FetchDestinationSwizzle::kKeep:
        result.original_write_mask &= ~(UINT32_C(1) << i);
        break;
      default:
        // ucode::FetchDestinationSwizzle::k0 or the invalid swizzle 6.
        // TODO(Triang3l): Find the correct handling of the invalid swizzle 6.
        assert_true(component_swizzle == ucode::FetchDestinationSwizzle::k0);
        component_source = SwizzleSource::k0;
        break;
    }
    result.components[i] = component_source;
  }
}

bool ParseVertexFetchInstruction(const VertexFetchInstruction& op,
                                 const VertexFetchInstruction& previous_full_op,
                                 ParsedVertexFetchInstruction& instr) {
  instr.opcode = FetchOpcode::kVertexFetch;
  instr.opcode_name = op.is_mini_fetch() ? "vfetch_mini" : "vfetch_full";
  instr.is_mini_fetch = op.is_mini_fetch();
  instr.is_predicated = op.is_predicated();
  instr.predicate_condition = op.predicate_condition();

  ParseFetchInstructionResult(op.dest(), op.dest_swizzle(),
                              op.is_dest_relative(), instr.result);

  // Reuse previous vfetch_full if this is a mini.
  const auto& full_op = op.is_mini_fetch() ? previous_full_op : op;
  auto& src_op = instr.operands[instr.operand_count++];
  src_op.storage_source = InstructionStorageSource::kRegister;
  src_op.storage_index = full_op.src();
  src_op.storage_addressing_mode =
      full_op.is_src_relative()
          ? InstructionStorageAddressingMode::kLoopRelative
          : InstructionStorageAddressingMode::kAbsolute;
  src_op.is_negated = false;
  src_op.is_absolute_value = false;
  src_op.component_count = 1;
  uint32_t swizzle = full_op.src_swizzle();
  for (uint32_t j = 0; j < src_op.component_count; ++j, swizzle >>= 2) {
    src_op.components[j] = GetSwizzleFromComponentIndex(swizzle & 0x3);
  }

  auto& const_op = instr.operands[instr.operand_count++];
  const_op.storage_source = InstructionStorageSource::kVertexFetchConstant;
  const_op.storage_index = full_op.fetch_constant_index();

  instr.attributes.data_format = op.data_format();
  instr.attributes.offset = op.offset();
  instr.attributes.stride = full_op.stride();
  instr.attributes.exp_adjust = op.exp_adjust();
  instr.attributes.prefetch_count = op.prefetch_count();
  instr.attributes.is_index_rounded = full_op.is_index_rounded();
  instr.attributes.is_signed = op.is_signed();
  instr.attributes.is_integer = !op.is_normalized();
  instr.attributes.signed_rf_mode = op.signed_rf_mode();

  return !op.is_mini_fetch();
}

void ParseTextureFetchInstruction(const TextureFetchInstruction& op,
                                  ParsedTextureFetchInstruction& instr) {
  struct TextureFetchOpcodeInfo {
    const char* name;
    bool has_dest;
    bool has_const;
    bool has_attributes;
    uint32_t override_component_count;
  } opcode_info;
  switch (op.opcode()) {
    case FetchOpcode::kTextureFetch: {
      static const char* kNames[] = {"tfetch1D", "tfetch2D", "tfetch3D",
                                     "tfetchCube"};
      opcode_info = {kNames[static_cast<int>(op.dimension())], true, true, true,
                     0};
    } break;
    case FetchOpcode::kGetTextureBorderColorFrac: {
      static const char* kNames[] = {"getBCF1D", "getBCF2D", "getBCF3D",
                                     "getBCFCube"};
      opcode_info = {kNames[static_cast<int>(op.dimension())], true, true, true,
                     0};
    } break;
    case FetchOpcode::kGetTextureComputedLod: {
      static const char* kNames[] = {"getCompTexLOD1D", "getCompTexLOD2D",
                                     "getCompTexLOD3D", "getCompTexLODCube"};
      opcode_info = {kNames[static_cast<int>(op.dimension())], true, true, true,
                     0};
    } break;
    case FetchOpcode::kGetTextureGradients:
      opcode_info = {"getGradients", true, true, true, 2};
      break;
    case FetchOpcode::kGetTextureWeights: {
      static const char* kNames[] = {"getWeights1D", "getWeights2D",
                                     "getWeights3D", "getWeightsCube"};
      opcode_info = {kNames[static_cast<int>(op.dimension())], true, true, true,
                     0};
    } break;
    case FetchOpcode::kSetTextureLod:
      opcode_info = {"setTexLOD", false, false, false, 1};
      break;
    case FetchOpcode::kSetTextureGradientsHorz:
      opcode_info = {"setGradientH", false, false, false, 3};
      break;
    case FetchOpcode::kSetTextureGradientsVert:
      opcode_info = {"setGradientV", false, false, false, 3};
      break;
    default:
      assert_unhandled_case(fetch_opcode);
      return;
  }

  instr.opcode = op.opcode();
  instr.opcode_name = opcode_info.name;
  instr.dimension = op.dimension();
  instr.is_predicated = op.is_predicated();
  instr.predicate_condition = op.predicate_condition();

  if (opcode_info.has_dest) {
    ParseFetchInstructionResult(op.dest(), op.dest_swizzle(),
                                op.is_dest_relative(), instr.result);
  } else {
    instr.result.storage_target = InstructionStorageTarget::kNone;
  }

  auto& src_op = instr.operands[instr.operand_count++];
  src_op.storage_source = InstructionStorageSource::kRegister;
  src_op.storage_index = op.src();
  src_op.storage_addressing_mode =
      op.is_src_relative() ? InstructionStorageAddressingMode::kLoopRelative
                           : InstructionStorageAddressingMode::kAbsolute;
  src_op.is_negated = false;
  src_op.is_absolute_value = false;
  src_op.component_count =
      opcode_info.override_component_count
          ? opcode_info.override_component_count
          : xenos::GetFetchOpDimensionComponentCount(op.dimension());
  // getBCF goes with a tfetch and needs the same coordinates.
  if ((op.opcode() == FetchOpcode::kTextureFetch ||
       op.opcode() == FetchOpcode::kGetTextureBorderColorFrac) &&
      op.dimension() == xenos::FetchOpDimension::k1D) {
    uint32_t src_swizzle = op.src_swizzle();
    uint32_t src_select_x = src_swizzle & 0x3;
    if (((src_swizzle >> 2) & 0x3) != src_select_x ||
        ((src_swizzle >> 4) & 0x3) != src_select_x) {
      // 1D may provide XY for a 2D fetch constant. 545407D4's UI shader does
      // this, and it seems like we have to support it, even if it doesn't
      // make sense on paper.
      src_op.component_count = 2;
    }
  }
  uint32_t swizzle = op.src_swizzle();
  for (uint32_t j = 0; j < src_op.component_count; ++j, swizzle >>= 2) {
    src_op.components[j] = GetSwizzleFromComponentIndex(swizzle & 0x3);
  }

  if (opcode_info.has_const) {
    auto& const_op = instr.operands[instr.operand_count++];
    const_op.storage_source = InstructionStorageSource::kTextureFetchConstant;
    const_op.storage_index = op.fetch_constant_index();
  }

  if (opcode_info.has_attributes) {
    instr.attributes.fetch_valid_only = op.fetch_valid_only();
    instr.attributes.unnormalized_coordinates = op.unnormalized_coordinates();
    instr.attributes.mag_filter = op.mag_filter();
    instr.attributes.min_filter = op.min_filter();
    instr.attributes.mip_filter = op.mip_filter();
    instr.attributes.aniso_filter = op.aniso_filter();
    instr.attributes.vol_mag_filter = op.vol_mag_filter();
    instr.attributes.vol_min_filter = op.vol_min_filter();
    instr.attributes.use_computed_lod = op.use_computed_lod();
    instr.attributes.use_register_lod = op.use_register_lod();
    instr.attributes.use_register_gradients = op.use_register_gradients();
    instr.attributes.lod_bias = op.lod_bias();
    instr.attributes.offset_x = op.offset_x();
    instr.attributes.offset_y = op.offset_y();
    instr.attributes.offset_z = op.offset_z();
  }
}

uint32_t ParsedTextureFetchInstruction::GetNonZeroResultComponents() const {
  uint32_t components = 0b0000;
  switch (opcode) {
    case FetchOpcode::kTextureFetch:
    case FetchOpcode::kGetTextureGradients:
    case FetchOpcode::kGetTextureBorderColorFrac:
      components = 0b1111;
      break;
    case FetchOpcode::kGetTextureComputedLod:
      // Not checking if the MipFilter is basemap because XNA doesn't accept
      // MipFilter for getCompTexLOD.
      components = 0b0001;
      break;
    case FetchOpcode::kGetTextureWeights:
      // FIXME(Triang3l): Not caring about mag/min filters currently for
      // simplicity. It's very unlikely that this instruction is ever seriously
      // used to retrieve weights of zero though.
      switch (dimension) {
        case xenos::FetchOpDimension::k1D:
          components = 0b1001;
          break;
        case xenos::FetchOpDimension::k2D:
        case xenos::FetchOpDimension::kCube:
          // TODO(Triang3l): Is the depth lerp factor always 0 for cube maps?
          components = 0b1011;
          break;
        case xenos::FetchOpDimension::k3DOrStacked:
          components = 0b1111;
          break;
      }
      if (attributes.mip_filter == xenos::TextureFilter::kBaseMap ||
          attributes.mip_filter == xenos::TextureFilter::kPoint) {
        components &= ~uint32_t(0b1000);
      }
      break;
    case FetchOpcode::kSetTextureLod:
    case FetchOpcode::kSetTextureGradientsHorz:
    case FetchOpcode::kSetTextureGradientsVert:
      components = 0b0000;
      break;
    default:
      assert_unhandled_case(opcode);
  }
  return result.GetUsedResultComponents() & components;
}

static void ParseAluInstructionOperand(const AluInstruction& op, uint32_t i,
                                       uint32_t swizzle_component_count,
                                       InstructionOperand& out_op,
                                       uint32_t scalar_second_component = 0) {
  out_op.is_negated = op.src_negate(i);
  uint32_t reg = op.src_reg(i);
  if (op.src_is_temp(i)) {
    out_op.storage_source = InstructionStorageSource::kRegister;
    out_op.storage_index = AluInstruction::src_temp_reg(reg);
    out_op.is_absolute_value = AluInstruction::is_src_temp_value_absolute(reg);
    out_op.storage_addressing_mode =
        AluInstruction::is_src_temp_relative(reg)
            ? InstructionStorageAddressingMode::kLoopRelative
            : InstructionStorageAddressingMode::kAbsolute;
  } else {
    out_op.storage_source = InstructionStorageSource::kConstantFloat;
    out_op.storage_index = reg;
    if (op.src_const_is_addressed(i)) {
      if (op.is_const_address_register_relative()) {
        out_op.storage_addressing_mode =
            InstructionStorageAddressingMode::kAddressRegisterRelative;
      } else {
        out_op.storage_addressing_mode =
            InstructionStorageAddressingMode::kLoopRelative;
      }
    } else {
      out_op.storage_addressing_mode =
          InstructionStorageAddressingMode::kAbsolute;
    }
    out_op.is_absolute_value = op.abs_constants();
  }
  out_op.component_count = swizzle_component_count;
  uint32_t swizzle = op.src_swizzle(i);
  if (swizzle_component_count == 1) {
    // Scalar `a` (W).
    out_op.components[0] = GetSwizzledAluSourceComponent(swizzle, 3);
  } else if (swizzle_component_count == 2) {
    // Scalar left-hand `a` (W) and right-hand `b` (X or Z).
    out_op.components[0] = GetSwizzledAluSourceComponent(swizzle, 3);
    out_op.components[1] =
        GetSwizzledAluSourceComponent(swizzle, scalar_second_component);
  } else if (swizzle_component_count == 3) {
    assert_always();
  } else if (swizzle_component_count == 4) {
    for (uint32_t j = 0; j < swizzle_component_count; ++j) {
      out_op.components[j] = GetSwizzledAluSourceComponent(swizzle, j);
    }
  }
}

bool ParsedAluInstruction::IsVectorOpDefaultNop() const {
  if (vector_opcode != ucode::AluVectorOpcode::kMax ||
      vector_and_constant_result.original_write_mask ||
      vector_and_constant_result.is_clamped ||
      vector_operands[0].storage_source !=
          InstructionStorageSource::kRegister ||
      vector_operands[0].storage_index != 0 ||
      vector_operands[0].storage_addressing_mode !=
          InstructionStorageAddressingMode::kAbsolute ||
      vector_operands[0].is_negated || vector_operands[0].is_absolute_value ||
      !vector_operands[0].IsStandardSwizzle() ||
      vector_operands[1].storage_source !=
          InstructionStorageSource::kRegister ||
      vector_operands[1].storage_index != 0 ||
      vector_operands[1].storage_addressing_mode !=
          InstructionStorageAddressingMode::kAbsolute ||
      vector_operands[1].is_negated || vector_operands[1].is_absolute_value ||
      !vector_operands[1].IsStandardSwizzle()) {
    return false;
  }
  if (vector_and_constant_result.storage_target ==
      InstructionStorageTarget::kRegister) {
    if (vector_and_constant_result.storage_index != 0 ||
        vector_and_constant_result.storage_addressing_mode !=
            InstructionStorageAddressingMode::kAbsolute) {
      return false;
    }
  } else {
    // In case both vector and scalar operations are nop, still need to write
    // somewhere that it's an export, not mov r0._, r0 + retain_prev r0._.
    // Accurate round trip is possible only if the target is o0 or oC0, because
    // if the total write mask is empty, the XNA assembler forces the
    // destination to be o0/oC0, but this doesn't really matter in this case.
    if (IsScalarOpDefaultNop()) {
      return false;
    }
  }
  return true;
}

void ParseAluInstruction(const AluInstruction& op,
                         xenos::ShaderType shader_type,
                         ParsedAluInstruction& instr) {
  instr.is_predicated = op.is_predicated();
  instr.predicate_condition = op.predicate_condition();

  bool is_export = op.is_export();

  InstructionStorageTarget storage_target = InstructionStorageTarget::kRegister;
  uint32_t storage_index_export = 0;
  if (is_export) {
    storage_target = InstructionStorageTarget::kNone;
    // Both vector and scalar operation export to vector_dest.
    ExportRegister export_register = ExportRegister(op.vector_dest());
    if (export_register == ExportRegister::kExportAddress) {
      storage_target = InstructionStorageTarget::kExportAddress;
    } else if (export_register >= ExportRegister::kExportData0 &&
               export_register <= ExportRegister::kExportData4) {
      storage_target = InstructionStorageTarget::kExportData;
      storage_index_export =
          uint32_t(export_register) - uint32_t(ExportRegister::kExportData0);
    } else if (shader_type == xenos::ShaderType::kVertex) {
      if (export_register >= ExportRegister::kVSInterpolator0 &&
          export_register <= ExportRegister::kVSInterpolator15) {
        storage_target = InstructionStorageTarget::kInterpolator;
        storage_index_export = uint32_t(export_register) -
                               uint32_t(ExportRegister::kVSInterpolator0);
      } else if (export_register == ExportRegister::kVSPosition) {
        storage_target = InstructionStorageTarget::kPosition;
      } else if (export_register ==
                 ExportRegister::kVSPointSizeEdgeFlagKillVertex) {
        storage_target = InstructionStorageTarget::kPointSizeEdgeFlagKillVertex;
      }
    } else if (shader_type == xenos::ShaderType::kPixel) {
      if (export_register >= ExportRegister::kPSColor0 &&
          export_register <= ExportRegister::kPSColor3) {
        storage_target = InstructionStorageTarget::kColor;
        storage_index_export =
            uint32_t(export_register) - uint32_t(ExportRegister::kPSColor0);
      } else if (export_register == ExportRegister::kPSDepth) {
        storage_target = InstructionStorageTarget::kDepth;
      }
    }
    if (storage_target == InstructionStorageTarget::kNone) {
      assert_always();
      XELOGE(
          "ShaderTranslator::ParseAluInstruction: Unsupported write to export "
          "{}",
          uint32_t(export_register));
    }
  }

  // Vector operation and constant 0/1 writes.

  ucode::AluVectorOpcode vector_opcode = op.vector_opcode();
  instr.vector_opcode = vector_opcode;
  const ucode::AluVectorOpcodeInfo& vector_opcode_info =
      ucode::GetAluVectorOpcodeInfo(vector_opcode);
  instr.vector_opcode_name = vector_opcode_info.name;

  instr.vector_and_constant_result.storage_target = storage_target;
  instr.vector_and_constant_result.storage_addressing_mode =
      InstructionStorageAddressingMode::kAbsolute;
  if (is_export) {
    instr.vector_and_constant_result.storage_index = storage_index_export;
  } else {
    instr.vector_and_constant_result.storage_index = op.vector_dest();
    if (op.is_vector_dest_relative()) {
      instr.vector_and_constant_result.storage_addressing_mode =
          InstructionStorageAddressingMode::kLoopRelative;
    }
  }
  instr.vector_and_constant_result.is_clamped = op.vector_clamp();
  uint32_t constant_0_mask = op.GetConstant0WriteMask();
  uint32_t constant_1_mask = op.GetConstant1WriteMask();
  instr.vector_and_constant_result.original_write_mask =
      op.GetVectorOpResultWriteMask() | constant_0_mask | constant_1_mask;
  for (uint32_t i = 0; i < 4; ++i) {
    SwizzleSource component = GetSwizzleFromComponentIndex(i);
    if (constant_0_mask & (1 << i)) {
      component = SwizzleSource::k0;
    } else if (constant_1_mask & (1 << i)) {
      component = SwizzleSource::k1;
    }
    instr.vector_and_constant_result.components[i] = component;
  }

  instr.vector_operand_count = vector_opcode_info.GetOperandCount();
  for (uint32_t i = 0; i < instr.vector_operand_count; ++i) {
    InstructionOperand& vector_operand = instr.vector_operands[i];
    ParseAluInstructionOperand(op, i + 1, 4, vector_operand);
  }

  // Scalar operation.

  ucode::AluScalarOpcode scalar_opcode = op.scalar_opcode();
  instr.scalar_opcode = scalar_opcode;
  const ucode::AluScalarOpcodeInfo& scalar_opcode_info =
      ucode::GetAluScalarOpcodeInfo(scalar_opcode);
  instr.scalar_opcode_name = scalar_opcode_info.name;

  instr.scalar_result.storage_target = storage_target;
  instr.scalar_result.storage_addressing_mode =
      InstructionStorageAddressingMode::kAbsolute;
  if (is_export) {
    instr.scalar_result.storage_index = storage_index_export;
  } else {
    instr.scalar_result.storage_index = op.scalar_dest();
    if (op.is_scalar_dest_relative()) {
      instr.scalar_result.storage_addressing_mode =
          InstructionStorageAddressingMode::kLoopRelative;
    }
  }
  instr.scalar_result.is_clamped = op.scalar_clamp();
  instr.scalar_result.original_write_mask = op.GetScalarOpResultWriteMask();
  for (uint32_t i = 0; i < 4; ++i) {
    instr.scalar_result.components[i] = GetSwizzleFromComponentIndex(i);
  }

  instr.scalar_operand_count = scalar_opcode_info.operand_count;
  if (instr.scalar_operand_count) {
    if (instr.scalar_operand_count == 1) {
      // The scalar operation shares source 3 with the vector operation. If the
      // vector operation uses source 3, the scalar `b` component is Z;
      // otherwise it is X.
      ParseAluInstructionOperand(
          op, 3, scalar_opcode_info.single_operand_is_two_component ? 2 : 1,
          instr.scalar_operands[0],
          vector_opcode_info.GetOperandCount() == 3 ? 2 : 0);
    } else {
      // Constant and temporary register.

      bool src3_negate = op.src_negate(3);
      uint32_t src3_swizzle = op.src_swizzle(3);

      // Left-hand constant operand (`a` - W swizzle).
      InstructionOperand& const_op = instr.scalar_operands[0];
      const_op.is_negated = src3_negate;
      const_op.is_absolute_value = op.abs_constants();
      const_op.storage_source = InstructionStorageSource::kConstantFloat;
      const_op.storage_index = op.src_reg(3);
      if (op.src_const_is_addressed(3)) {
        if (op.is_const_address_register_relative()) {
          const_op.storage_addressing_mode =
              InstructionStorageAddressingMode::kAddressRegisterRelative;
        } else {
          const_op.storage_addressing_mode =
              InstructionStorageAddressingMode::kLoopRelative;
        }
      } else {
        const_op.storage_addressing_mode =
            InstructionStorageAddressingMode::kAbsolute;
      }
      const_op.component_count = 1;
      const_op.components[0] = GetSwizzledAluSourceComponent(src3_swizzle, 3);

      // Right-hand temporary register operand (`b` - X swizzle).
      InstructionOperand& temp_op = instr.scalar_operands[1];
      temp_op.is_negated = src3_negate;
      temp_op.is_absolute_value = op.abs_constants();
      temp_op.storage_source = InstructionStorageSource::kRegister;
      temp_op.storage_index = op.scalar_const_reg_op_src_temp_reg();
      temp_op.storage_addressing_mode =
          InstructionStorageAddressingMode::kAbsolute;
      temp_op.component_count = 1;
      temp_op.components[0] = GetSwizzledAluSourceComponent(src3_swizzle, 0);
    }
  }
}

bool ParsedAluInstruction::IsScalarOpDefaultNop() const {
  if (scalar_opcode != ucode::AluScalarOpcode::kRetainPrev ||
      scalar_result.original_write_mask || scalar_result.is_clamped) {
    return false;
  }
  if (scalar_result.storage_target == InstructionStorageTarget::kRegister) {
    if (scalar_result.storage_index != 0 ||
        scalar_result.storage_addressing_mode !=
            InstructionStorageAddressingMode::kAbsolute) {
      return false;
    }
  }
  // For exports, if both are nop, the vector operation will be kept to state in
  // the microcode that the destination in the microcode is an export.
  return true;
}

bool ParsedAluInstruction::IsNop() const {
  return scalar_opcode == ucode::AluScalarOpcode::kRetainPrev &&
         !scalar_result.GetUsedWriteMask() &&
         !vector_and_constant_result.GetUsedWriteMask() &&
         !ucode::GetAluVectorOpcodeInfo(vector_opcode).changed_state;
}

uint32_t ParsedAluInstruction::GetMemExportStreamConstant() const {
  if (vector_and_constant_result.storage_target ==
          InstructionStorageTarget::kExportAddress &&
      vector_opcode == ucode::AluVectorOpcode::kMad &&
      vector_and_constant_result.GetUsedResultComponents() == 0b1111 &&
      !vector_and_constant_result.is_clamped &&
      vector_operands[2].storage_source ==
          InstructionStorageSource::kConstantFloat &&
      vector_operands[2].storage_addressing_mode ==
          InstructionStorageAddressingMode::kAbsolute &&
      vector_operands[2].IsStandardSwizzle() &&
      !vector_operands[2].is_negated && !vector_operands[2].is_absolute_value) {
    return vector_operands[2].storage_index;
  }
  return UINT32_MAX;
}

}  // namespace gpu
}  // namespace xe
