ARM GAS  /tmp/ccHo8SAp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32g4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32g4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_msp.c **** /**
   3:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_msp.c ****   * @file         stm32g4xx_hal_msp.c
   5:Core/Src/stm32g4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g4xx_hal_msp.c ****   *
  10:Core/Src/stm32g4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32g4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32g4xx_hal_msp.c ****   *
  13:Core/Src/stm32g4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32g4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32g4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32g4xx_hal_msp.c ****   *
  17:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32g4xx_hal_msp.c ****   */
  19:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32g4xx_hal_msp.c **** 
  21:Core/Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32g4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32g4xx_hal_msp.c **** 
  24:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32g4xx_hal_msp.c **** 
  26:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32g4xx_hal_msp.c **** 
  28:Core/Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /tmp/ccHo8SAp.s 			page 2


  31:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32g4xx_hal_msp.c **** 
  33:Core/Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32g4xx_hal_msp.c **** 
  36:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32g4xx_hal_msp.c **** 
  38:Core/Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32g4xx_hal_msp.c **** 
  41:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32g4xx_hal_msp.c **** 
  43:Core/Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32g4xx_hal_msp.c **** 
  46:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32g4xx_hal_msp.c **** 
  48:Core/Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32g4xx_hal_msp.c **** 
  51:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32g4xx_hal_msp.c **** 
  53:Core/Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32g4xx_hal_msp.c **** 
  56:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32g4xx_hal_msp.c **** 
  58:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32g4xx_hal_msp.c **** 
  60:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32g4xx_hal_msp.c **** 
  62:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32g4xx_hal_msp.c ****                     /**
  64:Core/Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32g4xx_hal_msp.c ****   */
  66:Core/Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32g4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  68:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32g4xx_hal_msp.c **** 
  70:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32g4xx_hal_msp.c **** 
  72:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 72 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 72 3 view .LVU2
  43              		.loc 1 72 3 view .LVU3
ARM GAS  /tmp/ccHo8SAp.s 			page 3


  44 0004 0B4B     		ldr	r3, .L3
  45 0006 1A6E     		ldr	r2, [r3, #96]
  46 0008 42F00102 		orr	r2, r2, #1
  47 000c 1A66     		str	r2, [r3, #96]
  48              		.loc 1 72 3 view .LVU4
  49 000e 1A6E     		ldr	r2, [r3, #96]
  50 0010 02F00102 		and	r2, r2, #1
  51 0014 0092     		str	r2, [sp]
  52              		.loc 1 72 3 view .LVU5
  53 0016 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 73 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 73 3 view .LVU8
  59              		.loc 1 73 3 view .LVU9
  60 0018 9A6D     		ldr	r2, [r3, #88]
  61 001a 42F08052 		orr	r2, r2, #268435456
  62 001e 9A65     		str	r2, [r3, #88]
  63              		.loc 1 73 3 view .LVU10
  64 0020 9B6D     		ldr	r3, [r3, #88]
  65 0022 03F08053 		and	r3, r3, #268435456
  66 0026 0193     		str	r3, [sp, #4]
  67              		.loc 1 73 3 view .LVU11
  68 0028 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32g4xx_hal_msp.c **** 
  75:Core/Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32g4xx_hal_msp.c **** 
  77:Core/Src/stm32g4xx_hal_msp.c ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  78:Core/Src/stm32g4xx_hal_msp.c ****   */
  79:Core/Src/stm32g4xx_hal_msp.c ****   HAL_PWREx_DisableUCPDDeadBattery();
  71              		.loc 1 79 3 view .LVU13
  72 002a FFF7FEFF 		bl	HAL_PWREx_DisableUCPDDeadBattery
  73              	.LVL0:
  80:Core/Src/stm32g4xx_hal_msp.c **** 
  81:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32g4xx_hal_msp.c **** 
  83:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32g4xx_hal_msp.c **** }
  74              		.loc 1 84 1 is_stmt 0 view .LVU14
  75 002e 03B0     		add	sp, sp, #12
  76              	.LCFI2:
  77              		.cfi_def_cfa_offset 4
  78              		@ sp needed
  79 0030 5DF804FB 		ldr	pc, [sp], #4
  80              	.L4:
  81              		.align	2
  82              	.L3:
  83 0034 00100240 		.word	1073876992
  84              		.cfi_endproc
  85              	.LFE132:
  87              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  88              		.align	1
  89              		.global	HAL_TIM_Base_MspInit
ARM GAS  /tmp/ccHo8SAp.s 			page 4


  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	HAL_TIM_Base_MspInit:
  95              	.LVL1:
  96              	.LFB133:
  85:Core/Src/stm32g4xx_hal_msp.c **** 
  86:Core/Src/stm32g4xx_hal_msp.c **** /**
  87:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  88:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  90:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32g4xx_hal_msp.c **** */
  92:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  93:Core/Src/stm32g4xx_hal_msp.c **** {
  97              		.loc 1 93 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 8
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
  94:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 102              		.loc 1 94 3 view .LVU16
 103              		.loc 1 94 15 is_stmt 0 view .LVU17
 104 0000 0268     		ldr	r2, [r0]
 105              		.loc 1 94 5 view .LVU18
 106 0002 094B     		ldr	r3, .L12
 107 0004 9A42     		cmp	r2, r3
 108 0006 00D0     		beq	.L11
 109 0008 7047     		bx	lr
 110              	.L11:
  93:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 111              		.loc 1 93 1 view .LVU19
 112 000a 82B0     		sub	sp, sp, #8
 113              	.LCFI3:
 114              		.cfi_def_cfa_offset 8
  95:Core/Src/stm32g4xx_hal_msp.c ****   {
  96:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  97:Core/Src/stm32g4xx_hal_msp.c **** 
  98:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  99:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 115              		.loc 1 100 5 is_stmt 1 view .LVU20
 116              	.LBB4:
 117              		.loc 1 100 5 view .LVU21
 118              		.loc 1 100 5 view .LVU22
 119 000c 03F56443 		add	r3, r3, #58368
 120 0010 1A6E     		ldr	r2, [r3, #96]
 121 0012 42F40062 		orr	r2, r2, #2048
 122 0016 1A66     		str	r2, [r3, #96]
 123              		.loc 1 100 5 view .LVU23
 124 0018 1B6E     		ldr	r3, [r3, #96]
 125 001a 03F40063 		and	r3, r3, #2048
 126 001e 0193     		str	r3, [sp, #4]
 127              		.loc 1 100 5 view .LVU24
 128 0020 019B     		ldr	r3, [sp, #4]
 129              	.LBE4:
 130              		.loc 1 100 5 view .LVU25
ARM GAS  /tmp/ccHo8SAp.s 			page 5


 101:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 102:Core/Src/stm32g4xx_hal_msp.c **** 
 103:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 104:Core/Src/stm32g4xx_hal_msp.c ****   }
 105:Core/Src/stm32g4xx_hal_msp.c **** 
 106:Core/Src/stm32g4xx_hal_msp.c **** }
 131              		.loc 1 106 1 is_stmt 0 view .LVU26
 132 0022 02B0     		add	sp, sp, #8
 133              	.LCFI4:
 134              		.cfi_def_cfa_offset 0
 135              		@ sp needed
 136 0024 7047     		bx	lr
 137              	.L13:
 138 0026 00BF     		.align	2
 139              	.L12:
 140 0028 002C0140 		.word	1073818624
 141              		.cfi_endproc
 142              	.LFE133:
 144              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 145              		.align	1
 146              		.global	HAL_TIM_MspPostInit
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	HAL_TIM_MspPostInit:
 152              	.LVL2:
 153              	.LFB134:
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 108:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 109:Core/Src/stm32g4xx_hal_msp.c **** {
 154              		.loc 1 109 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 24
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		.loc 1 109 1 is_stmt 0 view .LVU28
 159 0000 00B5     		push	{lr}
 160              	.LCFI5:
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 87B0     		sub	sp, sp, #28
 164              	.LCFI6:
 165              		.cfi_def_cfa_offset 32
 110:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 166              		.loc 1 110 3 is_stmt 1 view .LVU29
 167              		.loc 1 110 20 is_stmt 0 view .LVU30
 168 0004 0023     		movs	r3, #0
 169 0006 0193     		str	r3, [sp, #4]
 170 0008 0293     		str	r3, [sp, #8]
 171 000a 0393     		str	r3, [sp, #12]
 172 000c 0493     		str	r3, [sp, #16]
 173 000e 0593     		str	r3, [sp, #20]
 111:Core/Src/stm32g4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 174              		.loc 1 111 3 is_stmt 1 view .LVU31
 175              		.loc 1 111 10 is_stmt 0 view .LVU32
 176 0010 0268     		ldr	r2, [r0]
 177              		.loc 1 111 5 view .LVU33
 178 0012 0D4B     		ldr	r3, .L18
ARM GAS  /tmp/ccHo8SAp.s 			page 6


 179 0014 9A42     		cmp	r2, r3
 180 0016 02D0     		beq	.L17
 181              	.LVL3:
 182              	.L14:
 112:Core/Src/stm32g4xx_hal_msp.c ****   {
 113:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 114:Core/Src/stm32g4xx_hal_msp.c **** 
 115:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 116:Core/Src/stm32g4xx_hal_msp.c **** 
 117:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 118:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 119:Core/Src/stm32g4xx_hal_msp.c ****     PC0     ------> TIM1_CH1
 120:Core/Src/stm32g4xx_hal_msp.c ****     */
 121:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 122:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 124:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 125:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 126:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 127:Core/Src/stm32g4xx_hal_msp.c **** 
 128:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 129:Core/Src/stm32g4xx_hal_msp.c **** 
 130:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 131:Core/Src/stm32g4xx_hal_msp.c ****   }
 132:Core/Src/stm32g4xx_hal_msp.c **** 
 133:Core/Src/stm32g4xx_hal_msp.c **** }
 183              		.loc 1 133 1 view .LVU34
 184 0018 07B0     		add	sp, sp, #28
 185              	.LCFI7:
 186              		.cfi_remember_state
 187              		.cfi_def_cfa_offset 4
 188              		@ sp needed
 189 001a 5DF804FB 		ldr	pc, [sp], #4
 190              	.LVL4:
 191              	.L17:
 192              	.LCFI8:
 193              		.cfi_restore_state
 117:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 194              		.loc 1 117 5 is_stmt 1 view .LVU35
 195              	.LBB5:
 117:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 196              		.loc 1 117 5 view .LVU36
 117:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 197              		.loc 1 117 5 view .LVU37
 198 001e 03F56443 		add	r3, r3, #58368
 199 0022 DA6C     		ldr	r2, [r3, #76]
 200 0024 42F00402 		orr	r2, r2, #4
 201 0028 DA64     		str	r2, [r3, #76]
 117:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 202              		.loc 1 117 5 view .LVU38
 203 002a DB6C     		ldr	r3, [r3, #76]
 204 002c 03F00403 		and	r3, r3, #4
 205 0030 0093     		str	r3, [sp]
 117:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 206              		.loc 1 117 5 view .LVU39
 207 0032 009B     		ldr	r3, [sp]
 208              	.LBE5:
ARM GAS  /tmp/ccHo8SAp.s 			page 7


 117:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 209              		.loc 1 117 5 view .LVU40
 121:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210              		.loc 1 121 5 view .LVU41
 121:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 211              		.loc 1 121 25 is_stmt 0 view .LVU42
 212 0034 0123     		movs	r3, #1
 213 0036 0193     		str	r3, [sp, #4]
 122:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 214              		.loc 1 122 5 is_stmt 1 view .LVU43
 122:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 122 26 is_stmt 0 view .LVU44
 216 0038 0223     		movs	r3, #2
 217 003a 0293     		str	r3, [sp, #8]
 123:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 218              		.loc 1 123 5 is_stmt 1 view .LVU45
 124:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 219              		.loc 1 124 5 view .LVU46
 125:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 220              		.loc 1 125 5 view .LVU47
 125:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 221              		.loc 1 125 31 is_stmt 0 view .LVU48
 222 003c 0593     		str	r3, [sp, #20]
 126:Core/Src/stm32g4xx_hal_msp.c **** 
 223              		.loc 1 126 5 is_stmt 1 view .LVU49
 224 003e 01A9     		add	r1, sp, #4
 225 0040 0248     		ldr	r0, .L18+4
 226              	.LVL5:
 126:Core/Src/stm32g4xx_hal_msp.c **** 
 227              		.loc 1 126 5 is_stmt 0 view .LVU50
 228 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL6:
 230              		.loc 1 133 1 view .LVU51
 231 0046 E7E7     		b	.L14
 232              	.L19:
 233              		.align	2
 234              	.L18:
 235 0048 002C0140 		.word	1073818624
 236 004c 00080048 		.word	1207961600
 237              		.cfi_endproc
 238              	.LFE134:
 240              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 241              		.align	1
 242              		.global	HAL_TIM_Base_MspDeInit
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	HAL_TIM_Base_MspDeInit:
 248              	.LVL7:
 249              	.LFB135:
 134:Core/Src/stm32g4xx_hal_msp.c **** /**
 135:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 136:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 137:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 138:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32g4xx_hal_msp.c **** */
 140:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
ARM GAS  /tmp/ccHo8SAp.s 			page 8


 141:Core/Src/stm32g4xx_hal_msp.c **** {
 250              		.loc 1 141 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 142:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 255              		.loc 1 142 3 view .LVU53
 256              		.loc 1 142 15 is_stmt 0 view .LVU54
 257 0000 0268     		ldr	r2, [r0]
 258              		.loc 1 142 5 view .LVU55
 259 0002 054B     		ldr	r3, .L23
 260 0004 9A42     		cmp	r2, r3
 261 0006 00D0     		beq	.L22
 262              	.L20:
 143:Core/Src/stm32g4xx_hal_msp.c ****   {
 144:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 145:Core/Src/stm32g4xx_hal_msp.c **** 
 146:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 147:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 148:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 149:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 150:Core/Src/stm32g4xx_hal_msp.c **** 
 151:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 152:Core/Src/stm32g4xx_hal_msp.c ****   }
 153:Core/Src/stm32g4xx_hal_msp.c **** 
 154:Core/Src/stm32g4xx_hal_msp.c **** }
 263              		.loc 1 154 1 view .LVU56
 264 0008 7047     		bx	lr
 265              	.L22:
 148:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 266              		.loc 1 148 5 is_stmt 1 view .LVU57
 267 000a 044A     		ldr	r2, .L23+4
 268 000c 136E     		ldr	r3, [r2, #96]
 269 000e 23F40063 		bic	r3, r3, #2048
 270 0012 1366     		str	r3, [r2, #96]
 271              		.loc 1 154 1 is_stmt 0 view .LVU58
 272 0014 F8E7     		b	.L20
 273              	.L24:
 274 0016 00BF     		.align	2
 275              	.L23:
 276 0018 002C0140 		.word	1073818624
 277 001c 00100240 		.word	1073876992
 278              		.cfi_endproc
 279              	.LFE135:
 281              		.text
 282              	.Letext0:
 283              		.file 2 "/home/phuccd/xpack-arm-none-eabi-gcc-12.2.1-1.2/arm-none-eabi/include/machine/_default_ty
 284              		.file 3 "/home/phuccd/xpack-arm-none-eabi-gcc-12.2.1-1.2/arm-none-eabi/include/sys/_stdint.h"
 285              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 286              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 287              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 288              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 289              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 290              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
ARM GAS  /tmp/ccHo8SAp.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32g4xx_hal_msp.c
     /tmp/ccHo8SAp.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccHo8SAp.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccHo8SAp.s:83     .text.HAL_MspInit:00000034 $d
     /tmp/ccHo8SAp.s:88     .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccHo8SAp.s:94     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccHo8SAp.s:140    .text.HAL_TIM_Base_MspInit:00000028 $d
     /tmp/ccHo8SAp.s:145    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccHo8SAp.s:151    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccHo8SAp.s:235    .text.HAL_TIM_MspPostInit:00000048 $d
     /tmp/ccHo8SAp.s:241    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccHo8SAp.s:247    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccHo8SAp.s:276    .text.HAL_TIM_Base_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
HAL_PWREx_DisableUCPDDeadBattery
HAL_GPIO_Init
