============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  08:27:15 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_70_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[0]            -       -     R     (arrival)                   8 10.2     0     0      15    (-,-) 
  g448/Y          -       A->Y  F     NAND2xp5_ASAP7_75t_SL       3  2.9    23    11      26    (-,-) 
  g444/Y          -       A->Y  R     NOR2x1_ASAP7_75t_SL         2  1.8    15     8      35    (-,-) 
  g443/Y          -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9     8     5      39    (-,-) 
  g441/Y          -       A1->Y F     AO221x1_ASAP7_75t_SL        2  1.7    12    17      56    (-,-) 
  g196/Y          -       A1->Y F     OA21x2_ASAP7_75t_SL         2  2.8    10    15      71    (-,-) 
  g51215/Y        -       B->Y  R     AOI21x1_ASAP7_75t_SL        3  2.8    19    11      82    (-,-) 
  g673/Y          -       C->Y  F     AOI211x1_ASAP7_75t_SL       1  1.5    23     8      90    (-,-) 
  g671/Y          -       A2->Y R     OAI21x1_ASAP7_75t_SL        2  1.5    16     9     100    (-,-) 
  g50456__6131/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_SL       1  0.9    14     8     108    (-,-) 
  g50443__5107/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  2.1    21    12     120    (-,-) 
  g50431__2883/Y  -       B->Y  R     AND2x4_ASAP7_75t_SL         5  6.3    12    15     135    (-,-) 
  g50426__6161/Y  -       B->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     143    (-,-) 
  g50423/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     149    (-,-) 
  g50419__1617/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     155    (-,-) 
  g50417/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_72_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[6]            -       -     R     (arrival)                  12 14.4     0     0      15    (-,-) 
  g79/Y           -       A->Y  F     NAND2x1p5_ASAP7_75t_L       2  2.0     8     5      20    (-,-) 
  fopt50815/Y     -       A->Y  R     INVx1_ASAP7_75t_SL          1  1.7    11     7      27    (-,-) 
  g429/Y          -       B2->Y F     AOI22x1_ASAP7_75t_SL        1  2.2    16     9      36    (-,-) 
  g426/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        3  2.9    17    15      52    (-,-) 
  g50580__5122/Y  -       B->Y  F     AND2x2_ASAP7_75t_SL         1  1.7     8    13      65    (-,-) 
  g50547__5122/Y  -       A1->Y R     OAI21x1_ASAP7_75t_SL        2  3.6    26    12      77    (-,-) 
  g50520__2883/Y  -       B->Y  R     XNOR2x1_ASAP7_75t_SL        1  2.2    19    14      90    (-,-) 
  g50490__5477/Y  -       B->Y  R     XNOR2x1_ASAP7_75t_SL        2  2.9    20    14     105    (-,-) 
  g50476__7482/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.9    14     8     113    (-,-) 
  g50460__5122/Y  -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  1.7    14     7     120    (-,-) 
  g50436__5477/Y  -       A->Y  R     OR2x2_ASAP7_75t_SL          1  2.6    10    14     134    (-,-) 
  g50426__6161/Y  -       A->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     9     143    (-,-) 
  g50423/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     149    (-,-) 
  g50419__1617/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     155    (-,-) 
  g50417/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_78_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[0]            -       -     R     (arrival)                   9  9.0     0     0      15    (-,-) 
  g177/Y          -       A->Y  F     NAND2x1_ASAP7_75t_SL        2  2.9    13     7      22    (-,-) 
  g155/Y          -       A->Y  R     NOR2x1_ASAP7_75t_SL         2  1.9    14     8      30    (-,-) 
  g951/Y          -       C->Y  R     OR3x1_ASAP7_75t_SL          2  2.4    14    13      43    (-,-) 
  g50574__6161/Y  -       A->Y  F     NAND2xp5_ASAP7_75t_SL       1  1.5    15     8      51    (-,-) 
  g50553__6161/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_SL       2  2.1    27    17      68    (-,-) 
  g50518__2398/Y  -       B->Y  R     XNOR2xp5_ASAP7_75t_SL       1  2.1    30    18      85    (-,-) 
  g50485__6783/Y  -       A->Y  R     XNOR2x1_ASAP7_75t_SL        2  2.9    23    17     102    (-,-) 
  g50469__1666/Y  -       A->Y  F     NAND2x1_ASAP7_75t_SL        2  2.8    20     8     110    (-,-) 
  g50460__5122/Y  -       A->Y  R     NAND2x1p5_ASAP7_75t_SL      2  1.7    14    10     120    (-,-) 
  g50436__5477/Y  -       A->Y  R     OR2x2_ASAP7_75t_SL          1  2.6    10    14     134    (-,-) 
  g50426__6161/Y  -       A->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     9     143    (-,-) 
  g50423/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     149    (-,-) 
  g50419__1617/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     155    (-,-) 
  g50417/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     165                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     150                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_75_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                  11 17.6     0     0      15    (-,-) 
  g470/Y         -       B1->Y F     AOI22x1_ASAP7_75t_L         2  2.4    16     8      24    (-,-) 
  g467/Y         -       A2->Y R     OAI22xp5_ASAP7_75t_SL       2  2.8    33    18      41    (-,-) 
  g466/Y         -       A->Y  R     XNOR2x1_ASAP7_75t_SL        1  1.5    19    16      57    (-,-) 
  g51170/Y       -       B->Y  F     XOR2x2_ASAP7_75t_SL         2  3.0    12    16      73    (-,-) 
  g50519__5526/Y -       B->Y  F     XOR2x1_ASAP7_75t_SL         2  1.8    16    14      88    (-,-) 
  fopt50829/Y    -       A->Y  R     INVx1_ASAP7_75t_SL          1  0.9     9     6      94    (-,-) 
  g50502__4733/Y -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  1.4    17     7     101    (-,-) 
  g50456__6131/Y -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    16     9     110    (-,-) 
  g50443__5107/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.1    20    11     121    (-,-) 
  g50431__2883/Y -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50427/Y       -       A->Y  R     INVx1_ASAP7_75t_SL          1  1.1     9     6     142    (-,-) 
  g50425__7098/Y -       B->Y  F     NAND2xp67_ASAP7_75t_SL      1  0.9     9     5     147    (-,-) 
  g50410__8428/Y -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.7    13     7     155    (-,-) 
  g50404__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL       1  1.0    19    11     165    (-,-) 
  temp_reg[14]/D -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0     165    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     165                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     150                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_71_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                  10 13.0     0     0      15    (-,-) 
  g646/Y         -       B1->Y F     AOI22x1_ASAP7_75t_L         1  1.0    10     6      21    (-,-) 
  g645/Y         -       A2->Y R     OAI22xp5_ASAP7_75t_SL       2  2.1    27    14      35    (-,-) 
  g644/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL          2  2.4    10    14      49    (-,-) 
  g50588__5477/Y -       A->Y  R     XOR2xp5_ASAP7_75t_SL        1  1.0    16    14      62    (-,-) 
  g50537__6260/Y -       A->Y  F     MAJIxp5_ASAP7_75t_SL        2  2.9    34    16      78    (-,-) 
  g50510__6417/Y -       C->Y  F     MAJx2_ASAP7_75t_SL          3  3.0    12    20      97    (-,-) 
  g50487__5122/Y -       B->Y  F     OR2x2_ASAP7_75t_SL          2  3.1    11    15     113    (-,-) 
  g50478__6417/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL        2  1.8    19     9     121    (-,-) 
  g50473/Y       -       A->Y  F     INVx1_ASAP7_75t_SL          1  1.0     9     5     126    (-,-) 
  g50441__6783/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL       1  1.0    22     9     136    (-,-) 
  g50424__1666/Y -       A2->Y F     AOI22xp5_ASAP7_75t_SL       1  0.9    18    10     145    (-,-) 
  g50411__5526/Y -       B->Y  R     OAI31xp33_ASAP7_75t_SL      1  0.7    18     8     153    (-,-) 
  g50404__6260/Y -       A->Y  F     NOR2xp33_ASAP7_75t_SL       1  1.0    19    12     165    (-,-) 
  temp_reg[14]/D -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0     165    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_77_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[1]            -       -     R     (arrival)                  10 13.1     0     0      15    (-,-) 
  g51237/Y        -       A->Y  F     NAND2x1_ASAP7_75t_SL        2  2.4    11     6      22    (-,-) 
  g51235/Y        -       A2->Y F     AO21x1_ASAP7_75t_SL         2  3.8    18    18      39    (-,-) 
  g466/Y          -       B->Y  F     XNOR2x1_ASAP7_75t_SL        1  1.5    15    14      52    (-,-) 
  g51170/Y        -       B->Y  R     XOR2x2_ASAP7_75t_SL         2  3.1    12    22      75    (-,-) 
  g50519__5526/Y  -       B->Y  R     XOR2x1_ASAP7_75t_SL         2  1.8    18    13      88    (-,-) 
  fopt50829/Y     -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9     9     5      92    (-,-) 
  g50502__4733/Y  -       A->Y  R     NAND2xp5_ASAP7_75t_SL       2  1.4    17     9     101    (-,-) 
  g50456__6131/Y  -       A2->Y F     AOI21xp5_ASAP7_75t_SL       1  0.9    14     6     108    (-,-) 
  g50443__5107/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  2.1    21    12     120    (-,-) 
  g50431__2883/Y  -       B->Y  R     AND2x4_ASAP7_75t_SL         5  6.3    12    15     134    (-,-) 
  g50426__6161/Y  -       B->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     143    (-,-) 
  g50423/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     148    (-,-) 
  g50419__1617/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     155    (-,-) 
  g50417/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_68_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[2]            -       -     R     (arrival)                  12 16.9     0     0      15    (-,-) 
  g78/Y           -       A->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.9     9     6      21    (-,-) 
  g77/Y           -       A2->Y R     AOI21x1_ASAP7_75t_SL        2  1.9    14     8      29    (-,-) 
  g949/Y          -       A1->Y R     OA21x2_ASAP7_75t_SL         2  2.5    10    15      44    (-,-) 
  g50596/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9     7     4      49    (-,-) 
  g50574__6161/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_SL       1  1.3    16     8      57    (-,-) 
  g50553__6161/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_SL       2  2.1    27    11      67    (-,-) 
  g50518__2398/Y  -       B->Y  R     XNOR2xp5_ASAP7_75t_SL       1  2.1    30    18      85    (-,-) 
  g50485__6783/Y  -       A->Y  R     XNOR2x1_ASAP7_75t_SL        2  2.9    23    17     102    (-,-) 
  g50469__1666/Y  -       A->Y  F     NAND2x1_ASAP7_75t_SL        2  2.8    20     8     110    (-,-) 
  g50460__5122/Y  -       A->Y  R     NAND2x1p5_ASAP7_75t_SL      2  1.7    14    10     120    (-,-) 
  g50436__5477/Y  -       A->Y  R     OR2x2_ASAP7_75t_SL          1  2.6    10    14     134    (-,-) 
  g50426__6161/Y  -       A->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     9     143    (-,-) 
  g50423/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     148    (-,-) 
  g50419__1617/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     155    (-,-) 
  g50417/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_76_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[2]            -       -     R     (arrival)                  12 18.8     0     0      15    (-,-) 
  g53/Y           -       A->Y  F     NAND2x2_ASAP7_75t_L         1  2.6     7     5      20    (-,-) 
  g51/Y           -       A->Y  R     NOR2x2_ASAP7_75t_SL         3  3.9    13     8      28    (-,-) 
  g50/Y           -       B->Y  F     AOI21x1_ASAP7_75t_SL        1  2.2    17     8      36    (-,-) 
  g426/Y          -       B->Y  F     XNOR2x1_ASAP7_75t_SL        3  2.9    17    16      51    (-,-) 
  g50580__5122/Y  -       B->Y  F     AND2x2_ASAP7_75t_SL         1  1.7     8    13      65    (-,-) 
  g50547__5122/Y  -       A1->Y R     OAI21x1_ASAP7_75t_SL        2  3.6    26    12      76    (-,-) 
  g50520__2883/Y  -       B->Y  R     XNOR2x1_ASAP7_75t_SL        1  2.2    19    14      90    (-,-) 
  g50490__5477/Y  -       B->Y  R     XNOR2x1_ASAP7_75t_SL        2  2.9    20    14     105    (-,-) 
  g50476__7482/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.9    14     8     112    (-,-) 
  g50460__5122/Y  -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  1.7    14     7     120    (-,-) 
  g50436__5477/Y  -       A->Y  R     OR2x2_ASAP7_75t_SL          1  2.6    10    14     134    (-,-) 
  g50426__6161/Y  -       A->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     9     143    (-,-) 
  g50423/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     148    (-,-) 
  g50419__1617/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     155    (-,-) 
  g50417/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_77_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[1]            -       -     R     (arrival)                  10 13.1     0     0      15    (-,-) 
  g51207/Y        -       A->Y  F     NAND2x1_ASAP7_75t_SL        2  2.7    12     7      22    (-,-) 
  g155/Y          -       B->Y  R     NOR2x1_ASAP7_75t_SL         2  1.9    14     8      30    (-,-) 
  g951/Y          -       C->Y  R     OR3x1_ASAP7_75t_SL          2  2.4    14    13      43    (-,-) 
  g50574__6161/Y  -       A->Y  F     NAND2xp5_ASAP7_75t_SL       1  1.5    15     8      50    (-,-) 
  g50553__6161/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_SL       2  2.1    27    17      67    (-,-) 
  g50518__2398/Y  -       B->Y  R     XNOR2xp5_ASAP7_75t_SL       1  2.1    30    18      85    (-,-) 
  g50485__6783/Y  -       A->Y  R     XNOR2x1_ASAP7_75t_SL        2  2.9    23    17     102    (-,-) 
  g50469__1666/Y  -       A->Y  F     NAND2x1_ASAP7_75t_SL        2  2.8    20     8     110    (-,-) 
  g50460__5122/Y  -       A->Y  R     NAND2x1p5_ASAP7_75t_SL      2  1.7    14    10     120    (-,-) 
  g50436__5477/Y  -       A->Y  R     OR2x2_ASAP7_75t_SL          1  2.6    10    14     134    (-,-) 
  g50426__6161/Y  -       A->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     9     143    (-,-) 
  g50423/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     148    (-,-) 
  g50419__1617/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     155    (-,-) 
  g50417/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=     160                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     145                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_75_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[3]            -       -     R     (arrival)                  11 17.6     0     0      15    (-,-) 
  g470/Y          -       B1->Y F     AOI22x1_ASAP7_75t_L         2  2.4    16     8      24    (-,-) 
  g467/Y          -       A2->Y R     OAI22xp5_ASAP7_75t_SL       2  2.8    33    18      41    (-,-) 
  g466/Y          -       A->Y  R     XNOR2x1_ASAP7_75t_SL        1  1.5    19    16      57    (-,-) 
  g51170/Y        -       B->Y  F     XOR2x2_ASAP7_75t_SL         2  3.0    12    16      73    (-,-) 
  g50519__5526/Y  -       B->Y  F     XOR2x1_ASAP7_75t_SL         2  1.8    16    14      88    (-,-) 
  fopt50829/Y     -       A->Y  R     INVx1_ASAP7_75t_SL          1  0.9     9     6      94    (-,-) 
  g50502__4733/Y  -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  1.4    17     7     101    (-,-) 
  g50456__6131/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    16     9     110    (-,-) 
  g50443__5107/Y  -       B->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.1    20    11     121    (-,-) 
  g50431__2883/Y  -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50426__6161/Y  -       B->Y  R     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     144    (-,-) 
  g50423/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.1     8     5     149    (-,-) 
  g50419__1617/Y  -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.5    16     7     157    (-,-) 
  g50417/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.0     6     3     160    (-,-) 
  temp_reg[12]/SI -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     160    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=     160                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     145                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_68_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[2]            -       -     R     (arrival)                  12 16.9     0     0      15    (-,-) 
  g78/Y           -       A->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.9     9     6      21    (-,-) 
  g77/Y           -       A2->Y R     AOI21x1_ASAP7_75t_SL        2  1.9    14     8      29    (-,-) 
  g949/Y          -       A1->Y R     OA21x2_ASAP7_75t_SL         2  2.5    10    15      44    (-,-) 
  g945/Y          -       B->Y  F     AOI21x1_ASAP7_75t_SL        2  1.8    19     7      51    (-,-) 
  g201/Y          -       A->Y  F     MAJx2_ASAP7_75t_SL          2  3.0    11    19      70    (-,-) 
  g200/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  2.2    17    13      84    (-,-) 
  g50491__2398/Y  -       B->Y  F     XNOR2x1_ASAP7_75t_SL        2  1.7    14    14      97    (-,-) 
  g50472__9315/Y  -       A->Y  F     AND2x2_ASAP7_75t_SL         2  1.7     8    13     110    (-,-) 
  g50448__1617/Y  -       A->Y  F     OR2x2_ASAP7_75t_SL          2  1.7     8    12     123    (-,-) 
  g50436__5477/Y  -       B->Y  F     OR2x2_ASAP7_75t_SL          1  2.6    10    14     137    (-,-) 
  g50426__6161/Y  -       A->Y  R     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     144    (-,-) 
  g50423/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.1     8     5     149    (-,-) 
  g50419__1617/Y  -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.5    16     7     157    (-,-) 
  g50417/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.0     6     3     160    (-,-) 
  temp_reg[12]/SI -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     160    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     165                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     150                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_72_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                  12 14.4     0     0      15    (-,-) 
  g242/Y         -       A->Y  F     NAND2x1_ASAP7_75t_SL        4  4.1    17     9      24    (-,-) 
  g239/Y         -       A->Y  R     NOR2x1_ASAP7_75t_SL         1  1.5    13     7      32    (-,-) 
  g128/Y         -       B->Y  F     NOR2x1_ASAP7_75t_SL         2  2.7    20    10      41    (-,-) 
  g50619__7482/Y -       B->Y  F     XNOR2x2_ASAP7_75t_L         1  1.7     9    18      59    (-,-) 
  g50537__6260/Y -       B->Y  R     MAJIxp5_ASAP7_75t_SL        2  2.9    37    18      77    (-,-) 
  g50493__8246/Y -       A->Y  F     XNOR2x2_ASAP7_75t_SL        2  2.9    12    23     101    (-,-) 
  g50471__5107/Y -       A->Y  R     NOR2x1p5_ASAP7_75t_SL       3  2.4    12     7     108    (-,-) 
  g50465/Y       -       A->Y  R     BUFx2_ASAP7_75t_SL          2  2.4     9    12     120    (-,-) 
  g50442__6260/Y -       B->Y  F     NOR3x1_ASAP7_75t_SL         2  1.7    17    10     130    (-,-) 
  g50435__5115/Y -       A->Y  F     OR2x2_ASAP7_75t_SL          2  2.2     9    14     144    (-,-) 
  g50411__5526/Y -       A1->Y R     OAI31xp33_ASAP7_75t_SL      1  0.7    18    10     153    (-,-) 
  g50404__6260/Y -       A->Y  F     NOR2xp33_ASAP7_75t_SL       1  1.0    19    12     165    (-,-) 
  temp_reg[14]/D -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0     165    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (0 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     165                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     150                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_67_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  12 16.1     0     0      15    (-,-) 
  g362/Y         -       A->Y  F     NAND2x1_ASAP7_75t_SL        1  2.2    10     6      21    (-,-) 
  g360/Y         -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  2.2    14    13      34    (-,-) 
  g359/Y         -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  1.8    12    13      47    (-,-) 
  g424/Y         -       A->Y  R     INVx1_ASAP7_75t_SL          2  2.3    14     9      56    (-,-) 
  g423/Y         -       A->Y  R     XOR2xp5_ASAP7_75t_SL        1  1.3    19    15      72    (-,-) 
  g50535__6260/Y -       A->Y  F     XOR2x2_ASAP7_75t_SL         2  3.1    12    17      89    (-,-) 
  g50485__6783/Y -       B->Y  F     XNOR2x1_ASAP7_75t_SL        2  2.9    18    15     104    (-,-) 
  g50467__2346/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL         2  2.2    18    10     114    (-,-) 
  g50446__8246/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL         1  1.5    14     8     121    (-,-) 
  g50431__2883/Y -       A->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50427/Y       -       A->Y  R     INVx1_ASAP7_75t_SL          1  1.1     9     6     142    (-,-) 
  g50425__7098/Y -       B->Y  F     NAND2xp67_ASAP7_75t_SL      1  0.9     9     5     147    (-,-) 
  g50410__8428/Y -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.7    13     7     155    (-,-) 
  g50404__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL       1  1.0    19    11     165    (-,-) 
  temp_reg[14]/D -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0     165    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     165                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     150                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_68_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                  12 16.9     0     0      15    (-,-) 
  g58/Y          -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.4    19    10      25    (-,-) 
  g72/Y          -       A1->Y R     OAI21xp5_ASAP7_75t_SL       2  2.4    27    15      40    (-,-) 
  g71/Y          -       A->Y  R     XOR2xp5_ASAP7_75t_SL        2  1.6    24    18      57    (-,-) 
  g196/Y         -       A2->Y R     OA21x2_ASAP7_75t_SL         2  2.8    11    16      73    (-,-) 
  g51215/Y       -       B->Y  F     AOI21x1_ASAP7_75t_SL        3  2.8    18     9      82    (-,-) 
  g672/Y         -       B->Y  R     NAND2xp5_ASAP7_75t_SL       1  1.8    24    12      93    (-,-) 
  g671/Y         -       B->Y  F     OAI21x1_ASAP7_75t_SL        2  1.5    14     9     102    (-,-) 
  g50456__6131/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    16     8     110    (-,-) 
  g50443__5107/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.1    20    11     121    (-,-) 
  g50431__2883/Y -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50427/Y       -       A->Y  R     INVx1_ASAP7_75t_SL          1  1.1     9     6     142    (-,-) 
  g50425__7098/Y -       B->Y  F     NAND2xp67_ASAP7_75t_SL      1  0.9     9     5     147    (-,-) 
  g50410__8428/Y -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.7    13     7     155    (-,-) 
  g50404__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL       1  1.0    19    11     165    (-,-) 
  temp_reg[14]/D -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0     165    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 15: MET (0 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     165                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     150                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_69_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                  10 11.2     0     0      15    (-,-) 
  g194/Y         -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  1.6    14     7      22    (-,-) 
  g192/Y         -       A->Y  R     INVx1_ASAP7_75t_SL          2  3.1    18    11      33    (-,-) 
  g181/Y         -       A->Y  R     XOR2xp5_ASAP7_75t_SL        2  2.9    33    22      55    (-,-) 
  g180/Y         -       C->Y  F     MAJIxp5_ASAP7_75t_SL        2  2.1    26    12      67    (-,-) 
  g50518__2398/Y -       A->Y  F     XNOR2xp5_ASAP7_75t_SL       1  2.2    25    20      88    (-,-) 
  g50485__6783/Y -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  2.9    18    16     104    (-,-) 
  g50467__2346/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL         2  2.2    18    10     114    (-,-) 
  g50446__8246/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL         1  1.5    14     8     121    (-,-) 
  g50431__2883/Y -       A->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50427/Y       -       A->Y  R     INVx1_ASAP7_75t_SL          1  1.1     9     6     142    (-,-) 
  g50425__7098/Y -       B->Y  F     NAND2xp67_ASAP7_75t_SL      1  0.9     9     5     147    (-,-) 
  g50410__8428/Y -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.7    13     7     155    (-,-) 
  g50404__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL       1  1.0    19    11     165    (-,-) 
  temp_reg[14]/D -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0     165    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 16: MET (0 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     165                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     150                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_74_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                   9 12.6     0     0      15    (-,-) 
  g471/Y         -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.3    19     9      24    (-,-) 
  g467/Y         -       A1->Y R     OAI22xp5_ASAP7_75t_SL       2  2.8    33    17      41    (-,-) 
  g466/Y         -       A->Y  R     XNOR2x1_ASAP7_75t_SL        1  1.5    19    16      57    (-,-) 
  g51170/Y       -       B->Y  F     XOR2x2_ASAP7_75t_SL         2  3.0    12    16      73    (-,-) 
  g50519__5526/Y -       B->Y  F     XOR2x1_ASAP7_75t_SL         2  1.8    16    14      88    (-,-) 
  fopt50829/Y    -       A->Y  R     INVx1_ASAP7_75t_SL          1  0.9     9     6      94    (-,-) 
  g50502__4733/Y -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  1.4    17     7     101    (-,-) 
  g50456__6131/Y -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    16     9     110    (-,-) 
  g50443__5107/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.1    20    11     121    (-,-) 
  g50431__2883/Y -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50427/Y       -       A->Y  R     INVx1_ASAP7_75t_SL          1  1.1     9     6     142    (-,-) 
  g50425__7098/Y -       B->Y  F     NAND2xp67_ASAP7_75t_SL      1  0.9     9     5     147    (-,-) 
  g50410__8428/Y -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.7    13     7     155    (-,-) 
  g50404__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL       1  1.0    19    11     165    (-,-) 
  temp_reg[14]/D -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0     165    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: MET (0 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     165                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     150                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_68_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                  12 16.9     0     0      15    (-,-) 
  g653/Y         -       A->Y  F     NAND2x1p5_ASAP7_75t_SL      3  3.1    10     6      21    (-,-) 
  g645/Y         -       B1->Y R     OAI22xp5_ASAP7_75t_SL       2  2.1    27    14      35    (-,-) 
  g644/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL          2  2.4    10    14      48    (-,-) 
  g50588__5477/Y -       A->Y  R     XOR2xp5_ASAP7_75t_SL        1  1.0    16    14      62    (-,-) 
  g50537__6260/Y -       A->Y  F     MAJIxp5_ASAP7_75t_SL        2  2.9    34    16      78    (-,-) 
  g50510__6417/Y -       C->Y  F     MAJx2_ASAP7_75t_SL          3  3.0    12    20      97    (-,-) 
  g50487__5122/Y -       B->Y  F     OR2x2_ASAP7_75t_SL          2  3.1    11    15     112    (-,-) 
  g50478__6417/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL        2  1.8    19     9     121    (-,-) 
  g50473/Y       -       A->Y  F     INVx1_ASAP7_75t_SL          1  1.0     9     5     126    (-,-) 
  g50441__6783/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL       1  1.0    22     9     136    (-,-) 
  g50424__1666/Y -       A2->Y F     AOI22xp5_ASAP7_75t_SL       1  0.9    18    10     145    (-,-) 
  g50411__5526/Y -       B->Y  R     OAI31xp33_ASAP7_75t_SL      1  0.7    18     8     153    (-,-) 
  g50404__6260/Y -       A->Y  F     NOR2xp33_ASAP7_75t_SL       1  1.0    19    12     165    (-,-) 
  temp_reg[14]/D -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0     165    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 18: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_70_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[0]            -       -     R     (arrival)                   8 10.2     0     0      15    (-,-) 
  g112/Y          -       A->Y  F     NAND2x1p5_ASAP7_75t_L       3  2.5     9     6      21    (-,-) 
  g186/Y          -       A->Y  R     NOR2xp67_ASAP7_75t_SL       1  1.5    14     9      30    (-,-) 
  g106/Y          -       B->Y  F     NOR2x1_ASAP7_75t_SL         1  1.3    16     7      36    (-,-) 
  g105/Y          -       B->Y  R     XNOR2x2_ASAP7_75t_SL        2  3.1    12    19      55    (-,-) 
  g100/Y          -       B->Y  R     XOR2xp5_ASAP7_75t_SL        1  2.2    28    18      73    (-,-) 
  g50519__5526/Y  -       A->Y  R     XOR2x1_ASAP7_75t_SL         2  1.8    18    14      87    (-,-) 
  fopt50829/Y     -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9     9     5      92    (-,-) 
  g50502__4733/Y  -       A->Y  R     NAND2xp5_ASAP7_75t_SL       2  1.4    17     9     101    (-,-) 
  g50456__6131/Y  -       A2->Y F     AOI21xp5_ASAP7_75t_SL       1  0.9    14     6     108    (-,-) 
  g50443__5107/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  2.1    21    12     120    (-,-) 
  g50431__2883/Y  -       B->Y  R     AND2x4_ASAP7_75t_SL         5  6.3    12    15     134    (-,-) 
  g50426__6161/Y  -       B->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     142    (-,-) 
  g50423/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     148    (-,-) 
  g50419__1617/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     155    (-,-) 
  g50417/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 19: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=     160                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     145                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_67_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[3]            -       -     R     (arrival)                  12 16.1     0     0      15    (-,-) 
  g362/Y          -       A->Y  F     NAND2x1_ASAP7_75t_SL        1  2.2    10     6      21    (-,-) 
  g360/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  2.2    14    13      34    (-,-) 
  g359/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  1.8    12    13      47    (-,-) 
  g424/Y          -       A->Y  R     INVx1_ASAP7_75t_SL          2  2.3    14     9      56    (-,-) 
  g423/Y          -       A->Y  R     XOR2xp5_ASAP7_75t_SL        1  1.3    19    15      72    (-,-) 
  g50535__6260/Y  -       A->Y  F     XOR2x2_ASAP7_75t_SL         2  3.1    12    17      89    (-,-) 
  g50485__6783/Y  -       B->Y  F     XNOR2x1_ASAP7_75t_SL        2  2.9    18    15     104    (-,-) 
  g50467__2346/Y  -       B->Y  R     NOR2x1_ASAP7_75t_SL         2  2.2    18    10     114    (-,-) 
  g50446__8246/Y  -       B->Y  F     NOR2x1_ASAP7_75t_SL         1  1.5    14     8     121    (-,-) 
  g50431__2883/Y  -       A->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50426__6161/Y  -       B->Y  R     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     144    (-,-) 
  g50423/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.1     8     5     149    (-,-) 
  g50419__1617/Y  -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.5    16     7     156    (-,-) 
  g50417/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.0     6     3     160    (-,-) 
  temp_reg[12]/SI -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     160    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 20: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=     160                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     145                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_66_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[4]            -       -     R     (arrival)                   9 14.8     0     0      15    (-,-) 
  g49/Y           -       A->Y  F     NAND2x1p5_ASAP7_75t_SL      3  4.6    14     8      23    (-,-) 
  g47/Y           -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  2.2    15    14      36    (-,-) 
  g46/Y           -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  2.8    18    15      51    (-,-) 
  g50552__6417/Y  -       A->Y  F     XOR2x1_ASAP7_75t_SL         2  2.4    18    16      66    (-,-) 
  g50521__4319/Y  -       A->Y  F     XNOR2xp5_ASAP7_75t_SL       1  1.3    19    16      82    (-,-) 
  g50493__8246/Y  -       B->Y  R     XNOR2x2_ASAP7_75t_SL        2  2.9    12    19     102    (-,-) 
  g50471__5107/Y  -       A->Y  F     NOR2x1p5_ASAP7_75t_SL       3  2.4    12     8     109    (-,-) 
  g50448__1617/Y  -       B->Y  F     OR2x2_ASAP7_75t_SL          2  1.7     8    14     123    (-,-) 
  g50436__5477/Y  -       B->Y  F     OR2x2_ASAP7_75t_SL          1  2.6    10    14     137    (-,-) 
  g50426__6161/Y  -       A->Y  R     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     144    (-,-) 
  g50423/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.1     8     5     149    (-,-) 
  g50419__1617/Y  -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.5    16     7     156    (-,-) 
  g50417/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.0     6     3     160    (-,-) 
  temp_reg[12]/SI -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     160    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 21: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=     160                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     145                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_68_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[2]            -       -     R     (arrival)                  12 16.9     0     0      15    (-,-) 
  g58/Y           -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.4    19    10      25    (-,-) 
  g72/Y           -       A1->Y R     OAI21xp5_ASAP7_75t_SL       2  2.4    27    15      40    (-,-) 
  g71/Y           -       A->Y  R     XOR2xp5_ASAP7_75t_SL        2  1.6    24    18      57    (-,-) 
  g196/Y          -       A2->Y R     OA21x2_ASAP7_75t_SL         2  2.8    11    16      73    (-,-) 
  g51215/Y        -       B->Y  F     AOI21x1_ASAP7_75t_SL        3  2.8    18     9      82    (-,-) 
  g672/Y          -       B->Y  R     NAND2xp5_ASAP7_75t_SL       1  1.8    24    12      93    (-,-) 
  g671/Y          -       B->Y  F     OAI21x1_ASAP7_75t_SL        2  1.5    14     9     102    (-,-) 
  g50456__6131/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    16     8     110    (-,-) 
  g50443__5107/Y  -       B->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.1    20    11     121    (-,-) 
  g50431__2883/Y  -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50426__6161/Y  -       B->Y  R     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     144    (-,-) 
  g50423/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.1     8     5     149    (-,-) 
  g50419__1617/Y  -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.5    16     7     156    (-,-) 
  g50417/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.0     6     3     160    (-,-) 
  temp_reg[12]/SI -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     160    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 22: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=     160                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     145                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_69_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[1]            -       -     R     (arrival)                  10 11.2     0     0      15    (-,-) 
  g194/Y          -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  1.6    14     7      22    (-,-) 
  g192/Y          -       A->Y  R     INVx1_ASAP7_75t_SL          2  3.1    18    11      33    (-,-) 
  g181/Y          -       A->Y  R     XOR2xp5_ASAP7_75t_SL        2  2.9    33    22      55    (-,-) 
  g180/Y          -       C->Y  F     MAJIxp5_ASAP7_75t_SL        2  2.1    26    12      67    (-,-) 
  g50518__2398/Y  -       A->Y  F     XNOR2xp5_ASAP7_75t_SL       1  2.2    25    20      88    (-,-) 
  g50485__6783/Y  -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  2.9    18    16     104    (-,-) 
  g50467__2346/Y  -       B->Y  R     NOR2x1_ASAP7_75t_SL         2  2.2    18    10     114    (-,-) 
  g50446__8246/Y  -       B->Y  F     NOR2x1_ASAP7_75t_SL         1  1.5    14     8     121    (-,-) 
  g50431__2883/Y  -       A->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50426__6161/Y  -       B->Y  R     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     144    (-,-) 
  g50423/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.1     8     5     149    (-,-) 
  g50419__1617/Y  -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.5    16     7     156    (-,-) 
  g50417/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.0     6     3     160    (-,-) 
  temp_reg[12]/SI -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     160    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 23: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=     160                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     145                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_74_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[4]            -       -     R     (arrival)                   9 12.6     0     0      15    (-,-) 
  g471/Y          -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.3    19     9      24    (-,-) 
  g467/Y          -       A1->Y R     OAI22xp5_ASAP7_75t_SL       2  2.8    33    17      41    (-,-) 
  g466/Y          -       A->Y  R     XNOR2x1_ASAP7_75t_SL        1  1.5    19    16      57    (-,-) 
  g51170/Y        -       B->Y  F     XOR2x2_ASAP7_75t_SL         2  3.0    12    16      73    (-,-) 
  g50519__5526/Y  -       B->Y  F     XOR2x1_ASAP7_75t_SL         2  1.8    16    14      88    (-,-) 
  fopt50829/Y     -       A->Y  R     INVx1_ASAP7_75t_SL          1  0.9     9     6      94    (-,-) 
  g50502__4733/Y  -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  1.4    17     7     101    (-,-) 
  g50456__6131/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    16     9     110    (-,-) 
  g50443__5107/Y  -       B->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.1    20    11     121    (-,-) 
  g50431__2883/Y  -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.3    10    15     136    (-,-) 
  g50426__6161/Y  -       B->Y  R     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     144    (-,-) 
  g50423/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.1     8     5     149    (-,-) 
  g50419__1617/Y  -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.5    16     7     156    (-,-) 
  g50417/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.0     6     3     160    (-,-) 
  temp_reg[12]/SI -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     160    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 24: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_70_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  A[0]                    -       -     R     (arrival)                   8 10.2     0     0      15    (-,-) 
  g51228/Y                -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.2     6     5      20    (-,-) 
  g51227/Y                -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  1.3    10    11      31    (-,-) 
  g51225/Y                -       B->Y  F     XOR2xp5_ASAP7_75t_SL        2  2.4    24    14      45    (-,-) 
  g50564__7482/Y          -       A->Y  F     XOR2xp5_ASAP7_75t_SL        1  1.5    20    13      58    (-,-) 
  g50539__2883/Y          -       B->Y  F     XNOR2xp5_ASAP7_75t_SL       2  1.9    24    17      75    (-,-) 
  fopt51120/Y             -       A->Y  R     INVx1_ASAP7_75t_SL          1  2.2    17    11      86    (-,-) 
  g50492__9945_dup52412/Y -       B->Y  R     XNOR2x1_ASAP7_75t_SL        2  2.9    21    14     100    (-,-) 
  g50477__51117/Y         -       B->Y  F     NAND2x1_ASAP7_75t_SL        2  1.7    14     7     107    (-,-) 
  g50443__5107/Y          -       A->Y  R     NAND2xp5_ASAP7_75t_SL       2  2.1    21    12     119    (-,-) 
  g50431__2883/Y          -       B->Y  R     AND2x4_ASAP7_75t_SL         5  6.3    12    15     134    (-,-) 
  g50426__6161/Y          -       B->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     142    (-,-) 
  g50423/Y                -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     148    (-,-) 
  g50419__1617/Y          -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     154    (-,-) 
  g50417/Y                -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI         -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 25: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_75_1 

#--------------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  B[3]               -       -     R     (arrival)                  11 17.6     0     0      15    (-,-) 
  g50737__5477_dup/Y -       A->Y  F     NAND2x2_ASAP7_75t_L         1  2.2     6     5      20    (-,-) 
  g952/Y             -       B->Y  F     XNOR2x1_ASAP7_75t_SL        1  1.5    11    12      32    (-,-) 
  g947/Y             -       A->Y  R     XNOR2x2_ASAP7_75t_SL        2  3.1    12    18      49    (-,-) 
  g943/Y             -       A->Y  R     XOR2xp5_ASAP7_75t_SL        1  1.5    21    16      65    (-,-) 
  g942/Y             -       A->Y  R     XNOR2xp5_ASAP7_75t_SL       2  1.8    25    12      77    (-,-) 
  fopt50838/Y        -       A->Y  R     BUFx2_ASAP7_75t_SL          1  2.1     9    13      90    (-,-) 
  g50490__5477/Y     -       A->Y  R     XNOR2x1_ASAP7_75t_SL        2  2.9    20    14     105    (-,-) 
  g50476__7482/Y     -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.9    14     8     112    (-,-) 
  g50460__5122/Y     -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  1.7    14     7     120    (-,-) 
  g50436__5477/Y     -       A->Y  R     OR2x2_ASAP7_75t_SL          1  2.6    10    14     134    (-,-) 
  g50426__6161/Y     -       A->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     9     142    (-,-) 
  g50423/Y           -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     148    (-,-) 
  g50419__1617/Y     -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     154    (-,-) 
  g50417/Y           -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI    -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#--------------------------------------------------------------------------------------------------------

