Global conditions:

==: reg23_w_config, reg24_w_config, reg26_w_config, reg27_w_config, reg28_w_config, reg29_w_config, reg30_w_config, reg31_w_config, reg32_w_config, reg33_w_config, reg34_w_config, reg35_w_config, reg36_w_config
==: 0, shadow_M_AXI_AWADDR, origshadow_M_AXI_AWADDR
==: 4294967295L, shadow_M_AXI_AWADDR_wire, shadow_M_AXI_AWADDR_wire_ctr, shadow_M_AXI_AWADDR_wire_or, shadow_M_AXI_AWADDR_wire_tnt, origshadow_M_AXI_AWADDR_wire, origshadow_M_AXI_AWADDR_wire_ctr, origshadow_M_AXI_AWADDR_wire_or, origshadow_M_AXI_AWADDR_wire_tnt
==: 1, delay
ARESETN one of { 0, 1 }
reg22_w_config one of { -1, 0, 2952790016L }
reg23_w_config one of { -1, 0 }
reg25_w_config one of { -1, 0, 4026580992L }
shadow_M_AXI_AWADDR_INT one of { 0, 4294967295L }

Given "0==orig(ARESETN)":

==: 0, M_AXI_AWADDR_INT, M_AXI_AWADDR_wire, reg22_w_config, reg23_w_config, reg24_w_config, reg25_w_config, reg26_w_config, reg27_w_config, reg28_w_config, reg29_w_config, reg30_w_config, reg31_w_config, reg32_w_config, reg33_w_config, reg34_w_config, reg35_w_config, reg36_w_config, shadow_M_AXI_AWADDR, shadow_M_AXI_AWADDR_INT, shadow_M_AXI_AWADDR_wire_old, origARESETN, origM_AXI_AWADDR_INT, origreg22_w_config, origreg23_w_config, origreg24_w_config, origreg25_w_config, origreg26_w_config, origreg27_w_config, origreg28_w_config, origreg29_w_config, origreg30_w_config, origreg31_w_config, origreg32_w_config, origreg33_w_config, origreg34_w_config, origreg35_w_config, origreg36_w_config, origshadow_M_AXI_AWADDR, origshadow_M_AXI_AWADDR_INT, origshadow_M_AXI_AWADDR_wire_old
==: delay, origdelay

Given "not(0==orig(ARESETN))":

==: delay, origARESETN

Given "0==orig(M_AXI_AWADDR_wire)":

==: 1, ARESETN, delay, origdelay
==: 0, M_AXI_AWADDR_INT, reg23_w_config, reg24_w_config, reg26_w_config, reg27_w_config, reg28_w_config, reg29_w_config, reg30_w_config, reg31_w_config, reg32_w_config, reg33_w_config, reg34_w_config, reg35_w_config, reg36_w_config, shadow_M_AXI_AWADDR, shadow_M_AXI_AWADDR_INT, origM_AXI_AWADDR_INT, origM_AXI_AWADDR_wire, origreg23_w_config, origreg24_w_config, origreg26_w_config, origreg27_w_config, origreg28_w_config, origreg29_w_config, origreg30_w_config, origreg31_w_config, origreg32_w_config, origreg33_w_config, origreg34_w_config, origreg35_w_config, origreg36_w_config, origshadow_M_AXI_AWADDR, origshadow_M_AXI_AWADDR_INT, origshadow_M_AXI_AWADDR_wire_old
reg22_w_config one of { 0, 2952790016L }
reg25_w_config one of { 0, 4026580992L }
origARESETN one of { 0, 1 }
origreg22_w_config one of { 0, 2952790016L }
origreg25_w_config one of { 0, 4026580992L }

Given "not(0==orig(M_AXI_AWADDR_wire))":

==: 0, M_AXI_AWADDR_INT % origM_AXI_AWADDR_wire, reg23_w_config % origM_AXI_AWADDR_wire, shadow_M_AXI_AWADDR, origreg23_w_config % origM_AXI_AWADDR_wire, origshadow_M_AXI_AWADDR
==: origreg23_w_config, origreg24_w_config, origreg26_w_config, origreg27_w_config, origreg28_w_config, origreg29_w_config, origreg30_w_config, origreg31_w_config, origreg32_w_config, origreg33_w_config, origreg34_w_config, origreg35_w_config, origreg36_w_config
origARESETN one of { 0, 1 }
origreg22_w_config one of { -1, 0, 2952790016L }
origreg23_w_config one of { -1, 0 }
origreg25_w_config one of { -1, 0, 4026580992L }
origshadow_M_AXI_AWADDR_INT one of { 0, 4294967295L }
origdelay one of { 0, 1 }

Given "0==orig(M_AXI_AWADDR_INT)":

==: 0, reg23_w_config, reg24_w_config, reg26_w_config, reg27_w_config, reg28_w_config, reg29_w_config, reg30_w_config, reg31_w_config, reg32_w_config, reg33_w_config, reg34_w_config, reg35_w_config, reg36_w_config, shadow_M_AXI_AWADDR, origM_AXI_AWADDR_INT, origreg23_w_config, origreg24_w_config, origreg26_w_config, origreg27_w_config, origreg28_w_config, origreg29_w_config, origreg30_w_config, origreg31_w_config, origreg32_w_config, origreg33_w_config, origreg34_w_config, origreg35_w_config, origreg36_w_config, origshadow_M_AXI_AWADDR
==: 1, delay, origdelay
reg22_w_config one of { 0, 2952790016L }
reg25_w_config one of { 0, 4026580992L }
origARESETN one of { 0, 1 }
origreg22_w_config one of { 0, 2952790016L }
origreg25_w_config one of { 0, 4026580992L }
origshadow_M_AXI_AWADDR_INT one of { 0, 4294967295L }

Given "not(0==orig(M_AXI_AWADDR_INT))":

==: 0, M_AXI_AWADDR_INT % origM_AXI_AWADDR_wire, reg22_w_config % origreg22_w_config, reg23_w_config % origM_AXI_AWADDR_INT, reg23_w_config % origM_AXI_AWADDR_wire, reg25_w_config % origreg25_w_config, shadow_M_AXI_AWADDR, origreg23_w_config % origM_AXI_AWADDR_INT, origreg23_w_config % origM_AXI_AWADDR_wire, origshadow_M_AXI_AWADDR
==: 4294967295L, shadow_M_AXI_AWADDR_wire, shadow_M_AXI_AWADDR_wire_ctr, shadow_M_AXI_AWADDR_wire_or, shadow_M_AXI_AWADDR_wire_tnt, origshadow_M_AXI_AWADDR_INT, origshadow_M_AXI_AWADDR_wire, origshadow_M_AXI_AWADDR_wire_ctr, origshadow_M_AXI_AWADDR_wire_or, origshadow_M_AXI_AWADDR_wire_tnt
==: 1, delay, origARESETN
==: origreg23_w_config, origreg24_w_config, origreg26_w_config, origreg27_w_config, origreg28_w_config, origreg29_w_config, origreg30_w_config, origreg31_w_config, origreg32_w_config, origreg33_w_config, origreg34_w_config, origreg35_w_config, origreg36_w_config
origreg22_w_config one of { -1, 2952790016L }
origreg23_w_config one of { -1, 0 }
origreg25_w_config one of { -1, 4026580992L }
origdelay one of { 0, 1 }

Given "0==orig(shadow_M_AXI_AWADDR)":

==: origreg23_w_config, origreg24_w_config, origreg26_w_config, origreg27_w_config, origreg28_w_config, origreg29_w_config, origreg30_w_config, origreg31_w_config, origreg32_w_config, origreg33_w_config, origreg34_w_config, origreg35_w_config, origreg36_w_config
origARESETN one of { 0, 1 }
origreg22_w_config one of { -1, 0, 2952790016L }
origreg23_w_config one of { -1, 0 }
origreg25_w_config one of { -1, 0, 4026580992L }
origshadow_M_AXI_AWADDR_INT one of { 0, 4294967295L }
origdelay one of { 0, 1 }

Given "0==orig(shadow_M_AXI_AWADDR_INT)":

==: 0, reg23_w_config, reg24_w_config, reg26_w_config, reg27_w_config, reg28_w_config, reg29_w_config, reg30_w_config, reg31_w_config, reg32_w_config, reg33_w_config, reg34_w_config, reg35_w_config, reg36_w_config, shadow_M_AXI_AWADDR, origM_AXI_AWADDR_INT, origreg23_w_config, origreg24_w_config, origreg26_w_config, origreg27_w_config, origreg28_w_config, origreg29_w_config, origreg30_w_config, origreg31_w_config, origreg32_w_config, origreg33_w_config, origreg34_w_config, origreg35_w_config, origreg36_w_config, origshadow_M_AXI_AWADDR, origshadow_M_AXI_AWADDR_INT
==: 1, delay, origdelay
reg22_w_config one of { 0, 2952790016L }
reg25_w_config one of { 0, 4026580992L }
origARESETN one of { 0, 1 }
origreg22_w_config one of { 0, 2952790016L }
origreg25_w_config one of { 0, 4026580992L }

Given "not(0==orig(shadow_M_AXI_AWADDR_INT))":

==: 0, M_AXI_AWADDR_INT % origM_AXI_AWADDR_wire, reg22_w_config % origreg22_w_config, reg23_w_config % origM_AXI_AWADDR_wire, reg25_w_config % origreg25_w_config, shadow_M_AXI_AWADDR, origreg23_w_config % origM_AXI_AWADDR_wire, origshadow_M_AXI_AWADDR
==: 4294967295L, shadow_M_AXI_AWADDR_wire, shadow_M_AXI_AWADDR_wire_ctr, shadow_M_AXI_AWADDR_wire_or, shadow_M_AXI_AWADDR_wire_tnt, origshadow_M_AXI_AWADDR_INT, origshadow_M_AXI_AWADDR_wire, origshadow_M_AXI_AWADDR_wire_ctr, origshadow_M_AXI_AWADDR_wire_or, origshadow_M_AXI_AWADDR_wire_tnt
==: 1, delay, origARESETN
==: origreg23_w_config, origreg24_w_config, origreg26_w_config, origreg27_w_config, origreg28_w_config, origreg29_w_config, origreg30_w_config, origreg31_w_config, origreg32_w_config, origreg33_w_config, origreg34_w_config, origreg35_w_config, origreg36_w_config
origreg22_w_config one of { -1, 2952790016L }
origreg23_w_config one of { -1, 0 }
origreg25_w_config one of { -1, 4026580992L }
origdelay one of { 0, 1 }

Given "not(0==orig(shadow_M_AXI_AWADDR_wire))":

==: origreg23_w_config, origreg24_w_config, origreg26_w_config, origreg27_w_config, origreg28_w_config, origreg29_w_config, origreg30_w_config, origreg31_w_config, origreg32_w_config, origreg33_w_config, origreg34_w_config, origreg35_w_config, origreg36_w_config
origARESETN one of { 0, 1 }
origreg22_w_config one of { -1, 0, 2952790016L }
origreg23_w_config one of { -1, 0 }
origreg25_w_config one of { -1, 0, 4026580992L }
origshadow_M_AXI_AWADDR_INT one of { 0, 4294967295L }
origdelay one of { 0, 1 }
