;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	ADD <0, 0
	SUB 0, 32
	ADD 100, 9
	JMP -7, #-22
	JMP -7, #-22
	ADD 12, @19
	SUB #72, @200
	JMZ 0, 0
	SLT 100, 9
	SUB <0, @2
	SLT 100, 9
	ADD @197, 106
	MOV -1, <-20
	ADD <0, 0
	SPL 0, -2
	SUB #-20, @12
	SLT <0, 0
	SPL 0, -2
	JMP @-207, @20
	SPL -207, @-120
	SPL 0, -2
	MOV @321, <-107
	SLT 12, @10
	ADD 100, 9
	DAT #-181, #-26
	MOV -1, <-26
	DAT #-181, #-26
	MOV -1, <-26
	JMP -20, <12
	CMP -207, <-120
	SUB @127, 106
	SUB 0, -2
	SUB #72, @200
	SUB @127, 106
	SUB @127, 106
	MOV @321, <-107
	MOV @321, <-107
	SUB #-20, @12
	ADD 100, 9
	ADD 100, 9
	JMN -810, <402
	MOV @121, 106
	ADD <0, 0
	SPL 800, <402
	MOV @121, 106
