<stg><name>Conv</name>


<trans_list>

<trans id="535" from="1" to="2">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="2" to="3">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="3" to="4">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="4" to="5">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="5" to="6">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="6" to="7">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="7" to="8">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="8" to="9">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="9" to="10">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="10" to="11">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="11" to="12">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="12" to="13">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="13" to="14">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="14" to="15">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="15" to="16">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="16" to="17">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="17" to="18">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="18" to="19">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="19" to="20">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="20" to="21">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="21" to="22">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="22" to="23">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="23" to="24">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="24" to="25">
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="25" to="26">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="26" to="38">
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="26" to="27">
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="27" to="28">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="28" to="29">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="29" to="30">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="30" to="31">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="31" to="32">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="32" to="33">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="33" to="34">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="34" to="35">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="35" to="36">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="36" to="37">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="37" to="26">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="38" to="39">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="39" to="40">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="40" to="41">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="41" to="42">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="42" to="43">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="43" to="44">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="44" to="45">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="45" to="46">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="46" to="47">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="47" to="48">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="48" to="49">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="49" to="50">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="50" to="51">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="51" to="52">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="52" to="53">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="53" to="24">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:0  %feature_out_precisio = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %feature_out_precision_V)

]]></Node>
<StgValue><ssdm name="feature_out_precisio"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:1  %feature_out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out_V)

]]></Node>
<StgValue><ssdm name="feature_out_V_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:2  %W_precision_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %W_precision_V)

]]></Node>
<StgValue><ssdm name="W_precision_V_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:3  %W_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W_V)

]]></Node>
<StgValue><ssdm name="W_V_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:4  %feature_in_precision = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %feature_in_precision_V)

]]></Node>
<StgValue><ssdm name="feature_in_precision"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:5  %feature_in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in_V)

]]></Node>
<StgValue><ssdm name="feature_in_V_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:6  %relu_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %relu_en_V)

]]></Node>
<StgValue><ssdm name="relu_en_V_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:7  %mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)

]]></Node>
<StgValue><ssdm name="mode_V_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:8  %Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)

]]></Node>
<StgValue><ssdm name="Sy_V_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:9  %Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)

]]></Node>
<StgValue><ssdm name="Sx_V_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)

]]></Node>
<StgValue><ssdm name="Ky_V_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:11  %Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)

]]></Node>
<StgValue><ssdm name="Kx_V_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:12  %CHout_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHout_V)

]]></Node>
<StgValue><ssdm name="CHout_V_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:13  %Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)

]]></Node>
<StgValue><ssdm name="Win_V_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:14  %Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)

]]></Node>
<StgValue><ssdm name="Hin_V_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:15  %CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)

]]></Node>
<StgValue><ssdm name="CHin_V_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:16  %tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %feature_out_V_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:18  %tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %W_V_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:20  %tmp_2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %feature_in_V_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:55  %lhs_V_cast = zext i16 %CHin_V_read to i17

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:56  %r_V_1_tr = add i17 7, %lhs_V_cast

]]></Node>
<StgValue><ssdm name="r_V_1_tr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:57  %CHin_div_K_V = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %r_V_1_tr, i32 3, i32 16)

]]></Node>
<StgValue><ssdm name="CHin_div_K_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="4">
<![CDATA[
_ifconv1:58  %lhs_V = zext i4 %feature_in_precision to i5

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="4">
<![CDATA[
_ifconv1:59  %rhs_V = zext i4 %W_precision_V_read to i5

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="4">
<![CDATA[
_ifconv1:60  %tmp_3 = zext i4 %feature_out_precisio to i5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:61  %r_V = add i5 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:62  %out_truncate_V = sub i5 %r_V, %tmp_3

]]></Node>
<StgValue><ssdm name="out_truncate_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:63  %tmp_13_cast = zext i8 %Kx_V_read to i9

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:64  %r_V_3_tr = add i9 -1, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="r_V_3_tr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:65  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_3_tr, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:66  %p_neg1 = sub i9 1, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:67  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg1, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:68  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_3_tr, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:69  %tmp_9 = sub i8 0, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:70  %pad_x_V = select i1 %tmp_5, i8 %tmp_9, i8 %tmp_8

]]></Node>
<StgValue><ssdm name="pad_x_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:71  %tmp_24_cast = zext i8 %Ky_V_read to i9

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:72  %r_V_4_tr = add i9 -1, %tmp_24_cast

]]></Node>
<StgValue><ssdm name="r_V_4_tr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:73  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_4_tr, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:74  %p_neg2 = sub i9 1, %tmp_24_cast

]]></Node>
<StgValue><ssdm name="p_neg2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:75  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg2, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:76  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_4_tr, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:77  %tmp_13 = sub i8 0, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:78  %pad_y_V = select i1 %tmp_6, i8 %tmp_13, i8 %tmp_12

]]></Node>
<StgValue><ssdm name="pad_y_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:79  %p_1 = select i1 %mode_V_read, i8 %pad_x_V, i8 0

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:80  %p_2 = select i1 %mode_V_read, i8 %pad_y_V, i8 0

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv1:81  %r_V_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_1, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="9">
<![CDATA[
_ifconv1:82  %r_V_5_cast = zext i9 %r_V_5 to i17

]]></Node>
<StgValue><ssdm name="r_V_5_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:83  %lhs_V_5_cast = zext i16 %Win_V_read to i17

]]></Node>
<StgValue><ssdm name="lhs_V_5_cast"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:84  %r_V_6 = add i17 %lhs_V_5_cast, %r_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="17">
<![CDATA[
_ifconv1:85  %r_V_6_cast = zext i17 %r_V_6 to i18

]]></Node>
<StgValue><ssdm name="r_V_6_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="8">
<![CDATA[
_ifconv1:86  %rhs_V_3_cast = zext i8 %Kx_V_read to i18

]]></Node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv1:87  %r_V_7 = sub i18 %r_V_6_cast, %rhs_V_3_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="19" op_0_bw="18">
<![CDATA[
_ifconv1:88  %r_V_7_cast = sext i18 %r_V_7 to i19

]]></Node>
<StgValue><ssdm name="r_V_7_cast"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="8">
<![CDATA[
_ifconv1:89  %tmp_1_tr = zext i8 %Sx_V_read to i19

]]></Node>
<StgValue><ssdm name="tmp_1_tr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="23" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv1:93  %r_V_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_2, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="9">
<![CDATA[
_ifconv1:94  %r_V_9_cast = zext i9 %r_V_9 to i17

]]></Node>
<StgValue><ssdm name="r_V_9_cast"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:95  %lhs_V_7_cast = zext i16 %Hin_V_read to i17

]]></Node>
<StgValue><ssdm name="lhs_V_7_cast"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:96  %r_V_s = add i17 %lhs_V_7_cast, %r_V_9_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="17">
<![CDATA[
_ifconv1:97  %r_V_cast = zext i17 %r_V_s to i18

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="8">
<![CDATA[
_ifconv1:98  %rhs_V_6_cast = zext i8 %Ky_V_read to i18

]]></Node>
<StgValue><ssdm name="rhs_V_6_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv1:99  %r_V_1 = sub i18 %r_V_cast, %rhs_V_6_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="19" op_0_bw="18">
<![CDATA[
_ifconv1:100  %r_V_1_cast = sext i18 %r_V_1 to i19

]]></Node>
<StgValue><ssdm name="r_V_1_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="19" op_0_bw="8">
<![CDATA[
_ifconv1:101  %tmp_4_tr = zext i8 %Sy_V_read to i19

]]></Node>
<StgValue><ssdm name="tmp_4_tr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="23" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="119" st_id="2" stage="22" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="22" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="21" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="21" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="123" st_id="4" stage="20" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="20" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="125" st_id="5" stage="19" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="19" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="18" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="18" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="17" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="17" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="16" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="16" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="15" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="15" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="14" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="14" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="137" st_id="11" stage="13" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="13" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="139" st_id="12" stage="12" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="12" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="11" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="11" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="143" st_id="14" stage="10" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="10" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="9" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="9" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="8" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="8" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="149" st_id="17" stage="7" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="7" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="151" st_id="18" stage="6" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="6" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="153" st_id="19" stage="5" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="5" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="155" st_id="20" stage="4" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="4" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="157" st_id="21" stage="3" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="3" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="159" st_id="22" stage="2" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="2" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="46" op_0_bw="28">
<![CDATA[
_ifconv1:17  %tmp_cast = zext i28 %tmp to i46

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="46" op_0_bw="28">
<![CDATA[
_ifconv1:19  %tmp_6_cast = zext i28 %tmp_1 to i46

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="47" op_0_bw="28">
<![CDATA[
_ifconv1:21  %tmp_11_cast = zext i28 %tmp_2 to i47

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
_ifconv1:22  call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem), !map !193

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv1:23  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv1:24  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !205

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv1:25  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv1:26  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHout_V), !map !213

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv1:27  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !217

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv1:28  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !221

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv1:29  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv1:30  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !229

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv1:31  call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !233

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv1:32  call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu_en_V), !map !237

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv1:33  call void (...)* @_ssdm_op_SpecBitsMap(i4 %feature_in_precision_V), !map !241

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv1:34  call void (...)* @_ssdm_op_SpecBitsMap(i4 %W_precision_V), !map !245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv1:35  call void (...)* @_ssdm_op_SpecBitsMap(i4 %feature_out_precision_V), !map !249

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv1:36  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:37  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:38  call void (...)* @_ssdm_op_SpecInterface(i4 %feature_out_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:39  call void (...)* @_ssdm_op_SpecInterface(i4 %feature_in_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:40  call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:41  call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:42  call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:43  call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:44  call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:45  call void (...)* @_ssdm_op_SpecInterface(i4 %W_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:46  call void (...)* @_ssdm_op_SpecInterface(i1 %relu_en_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:47  call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:48  call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:49  call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:50  call void (...)* @_ssdm_op_SpecInterface(i16 %CHout_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:51  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:52  call void (...)* @_ssdm_op_SpecInterface(i32 %W_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:53  call void (...)* @_ssdm_op_SpecInterface(i128* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:54  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:90  %tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:91  %tmp_15 = trunc i19 %tmp_14 to i16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:92  %Wout_V = add i16 1, %tmp_15

]]></Node>
<StgValue><ssdm name="Wout_V"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:102  %tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:103  %tmp_17 = trunc i19 %tmp_16 to i16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:104  %Hout_V = add i16 1, %tmp_17

]]></Node>
<StgValue><ssdm name="Hout_V"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:105  %tmp_s = zext i8 %p_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:106  %tmp_7 = zext i8 %p_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="14">
<![CDATA[
_ifconv1:107  %rhs_V_12_cast1_cast = zext i14 %CHin_div_K_V to i22

]]></Node>
<StgValue><ssdm name="rhs_V_12_cast1_cast"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="14">
<![CDATA[
_ifconv1:108  %rhs_V_12_cast_cast = zext i14 %CHin_div_K_V to i30

]]></Node>
<StgValue><ssdm name="rhs_V_12_cast_cast"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="40" op_0_bw="5">
<![CDATA[
_ifconv1:109  %tmp_10 = zext i5 %out_truncate_V to i40

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:110  %rhs_V_2_cast1 = zext i16 %Wout_V to i32

]]></Node>
<StgValue><ssdm name="rhs_V_2_cast1"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="29" op_0_bw="16">
<![CDATA[
_ifconv1:111  %rhs_V_2_cast_cast = zext i16 %Wout_V to i29

]]></Node>
<StgValue><ssdm name="rhs_V_2_cast_cast"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="45" op_0_bw="16">
<![CDATA[
_ifconv1:112  %rhs_V_5_cast = zext i16 %Hout_V to i45

]]></Node>
<StgValue><ssdm name="rhs_V_5_cast"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:113  %tmp_18 = zext i8 %Sy_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="212" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:114  %tmp_19 = zext i8 %Sx_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="213" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:115  %rhs_V_1 = zext i16 %Win_V_read to i32

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="214" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="16">
<![CDATA[
_ifconv1:116  %rhs_V_8_cast = zext i16 %Hin_V_read to i30

]]></Node>
<StgValue><ssdm name="rhs_V_8_cast"/></StgValue>
</operation>

<operation id="215" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="45" op_0_bw="16">
<![CDATA[
_ifconv1:117  %rhs_V_9_cast = zext i16 %Win_V_read to i45

]]></Node>
<StgValue><ssdm name="rhs_V_9_cast"/></StgValue>
</operation>

<operation id="216" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="30" op_0_bw="8">
<![CDATA[
_ifconv1:118  %rhs_V_10_cast1_cast = zext i8 %Kx_V_read to i30

]]></Node>
<StgValue><ssdm name="rhs_V_10_cast1_cast"/></StgValue>
</operation>

<operation id="217" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="38" op_0_bw="8">
<![CDATA[
_ifconv1:119  %rhs_V_10_cast_cast = zext i8 %Kx_V_read to i38

]]></Node>
<StgValue><ssdm name="rhs_V_10_cast_cast"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="45" op_0_bw="8">
<![CDATA[
_ifconv1:120  %rhs_V_11_cast = zext i8 %Ky_V_read to i45

]]></Node>
<StgValue><ssdm name="rhs_V_11_cast"/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="21" op_0_bw="14">
<![CDATA[
_ifconv1:121  %tmp_20 = zext i14 %CHin_div_K_V to i21

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="220" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="22" op_0_bw="8">
<![CDATA[
_ifconv1:122  %cast = zext i8 %Kx_V_read to i22

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv1:123  %bound = mul i22 %cast, %rhs_V_12_cast1_cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="30" op_0_bw="8">
<![CDATA[
_ifconv1:124  %cast2 = zext i8 %Ky_V_read to i30

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="22">
<![CDATA[
_ifconv1:125  %cast3 = zext i22 %bound to i30

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv1:126  %bound4 = mul i30 %cast2, %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:127  %cast4 = zext i16 %Hout_V to i32

]]></Node>
<StgValue><ssdm name="cast4"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:128  %bound1 = mul i32 %cast4, %rhs_V_2_cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="48" op_0_bw="16">
<![CDATA[
_ifconv1:129  %cast5 = zext i16 %CHout_V_read to i48

]]></Node>
<StgValue><ssdm name="cast5"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="32">
<![CDATA[
_ifconv1:130  %cast6 = zext i32 %bound1 to i48

]]></Node>
<StgValue><ssdm name="cast6"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv1:131  %bound2 = mul i48 %cast5, %cast6

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:132  %exitcond2_mid = icmp eq i16 %Wout_V, 0

]]></Node>
<StgValue><ssdm name="exitcond2_mid"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:133  %exitcond3_mid = icmp eq i14 %CHin_div_K_V, 0

]]></Node>
<StgValue><ssdm name="exitcond3_mid"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:134  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten1 = phi i48 [ 0, %_ifconv1 ], [ %indvar_flatten_next2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %i_op_assign_s = phi i16 [ 0, %_ifconv1 ], [ %r_V_4_mid2_v_v_v_v_v, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten2 = phi i32 [ 0, %_ifconv1 ], [ %indvar_flatten_next1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:3  %i_op_assign_6 = phi i16 [ 0, %_ifconv1 ], [ %i_op_assign_6_mid2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:4  %i_op_assign_8 = phi i16 [ 0, %_ifconv1 ], [ %j, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="16">
<![CDATA[
:5  %i_op_assign_8_cast = zext i16 %i_op_assign_6 to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_8_cast"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %r_V_8 = mul i32 %i_op_assign_8_cast, %rhs_V_2_cast1

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
:7  %exitcond_flatten2 = icmp eq i48 %indvar_flatten1, %bound2

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:8  %indvar_flatten_next2 = add i48 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond_flatten2, label %3, label %.reset54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset54:1  %exitcond_flatten = icmp eq i32 %indvar_flatten2, %bound1

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset54:3  %cout = add i16 1, %i_op_assign_s

]]></Node>
<StgValue><ssdm name="cout"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset54:4  %r_V_4_mid2_v_v_v_v_v = select i1 %exitcond_flatten, i16 %cout, i16 %i_op_assign_s

]]></Node>
<StgValue><ssdm name="r_V_4_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset54:5  %tmp_22 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %r_V_4_mid2_v_v_v_v_v, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="29" op_0_bw="13">
<![CDATA[
.reset54:6  %r_V_4_mid2_v_v_v_cas = zext i13 %tmp_22 to i29

]]></Node>
<StgValue><ssdm name="r_V_4_mid2_v_v_v_cas"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.reset54:7  %r_V_4_mid2_v_v = mul i29 %rhs_V_2_cast_cast, %r_V_4_mid2_v_v_v_cas

]]></Node>
<StgValue><ssdm name="r_V_4_mid2_v_v"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="45" op_0_bw="29">
<![CDATA[
.reset54:8  %r_V_4_mid2_v = zext i29 %r_V_4_mid2_v_v to i45

]]></Node>
<StgValue><ssdm name="r_V_4_mid2_v"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.reset54:9  %r_V_4_mid2 = mul i45 %rhs_V_5_cast, %r_V_4_mid2_v

]]></Node>
<StgValue><ssdm name="r_V_4_mid2"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="16">
<![CDATA[
.reset54:10  %tmp_24 = trunc i16 %r_V_4_mid2_v_v_v_v_v to i3

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="30" op_0_bw="16">
<![CDATA[
.reset54:13  %r_V_13_mid2_v_v_v_v_s = zext i16 %r_V_4_mid2_v_v_v_v_v to i30

]]></Node>
<StgValue><ssdm name="r_V_13_mid2_v_v_v_v_s"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.reset54:14  %r_V_13_mid2_v_v_v_v = mul i30 %rhs_V_12_cast_cast, %r_V_13_mid2_v_v_v_v_s

]]></Node>
<StgValue><ssdm name="r_V_13_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="38" op_0_bw="30">
<![CDATA[
.reset54:15  %r_V_13_mid2_v_v_v_ca = zext i30 %r_V_13_mid2_v_v_v_v to i38

]]></Node>
<StgValue><ssdm name="r_V_13_mid2_v_v_v_ca"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.reset54:16  %r_V_13_mid2_v_v = mul i38 %rhs_V_10_cast_cast, %r_V_13_mid2_v_v_v_ca

]]></Node>
<StgValue><ssdm name="r_V_13_mid2_v_v"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="45" op_0_bw="38">
<![CDATA[
.reset54:17  %r_V_13_mid2_v = zext i38 %r_V_13_mid2_v_v to i45

]]></Node>
<StgValue><ssdm name="r_V_13_mid2_v"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.reset54:18  %r_V_13_mid2 = mul i45 %rhs_V_11_cast, %r_V_13_mid2_v

]]></Node>
<StgValue><ssdm name="r_V_13_mid2"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset54:22  %exitcond = icmp eq i16 %i_op_assign_8, %Wout_V

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset54:23  %exitcond2_mid1 = select i1 %exitcond_flatten, i1 %exitcond2_mid, i1 %exitcond

]]></Node>
<StgValue><ssdm name="exitcond2_mid1"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset54:25  %tmp_26 = or i1 %exitcond2_mid1, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset54:26  %i_op_assign_8_mid2 = select i1 %tmp_26, i16 0, i16 %i_op_assign_8

]]></Node>
<StgValue><ssdm name="i_op_assign_8_mid2"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset54:36  %tmp_28 = mul i16 %tmp_19, %i_op_assign_8_mid2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset54:37  %tmp_29 = sub i16 %tmp_28, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset54:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset54:2  %i_op_assign_6_mid = select i1 %exitcond_flatten, i16 0, i16 %i_op_assign_6

]]></Node>
<StgValue><ssdm name="i_op_assign_6_mid"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.reset54:11  %Lo_assign_cast_mid2_s = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_24, i4 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_cast_mid2_s"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset54:12  %Hi_assign_cast_mid2_s = or i7 %Lo_assign_cast_mid2_s, 15

]]></Node>
<StgValue><ssdm name="Hi_assign_cast_mid2_s"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond2_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset54:19  %r_V_8_mid = select i1 %exitcond_flatten, i32 0, i32 %r_V_8

]]></Node>
<StgValue><ssdm name="r_V_8_mid"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond2_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset54:20  %tmp_25 = mul i16 %i_op_assign_6, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond2_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset54:21  %tmp_28_mid264_v = select i1 %exitcond_flatten, i16 0, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_28_mid264_v"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset54:24  %i = add i16 1, %i_op_assign_6_mid

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond2_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="16">
<![CDATA[
.reset54:27  %i_op_assign_8_cast_m = zext i16 %i to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_8_cast_m"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond2_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset54:28  %r_V_8_mid1 = mul i32 %rhs_V_2_cast1, %i_op_assign_8_cast_m

]]></Node>
<StgValue><ssdm name="r_V_8_mid1"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset54:29  %r_V_8_mid2 = select i1 %exitcond2_mid1, i32 %r_V_8_mid1, i32 %r_V_8_mid

]]></Node>
<StgValue><ssdm name="r_V_8_mid2"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond2_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset54:30  %tmp_27_mid1 = mul i16 %tmp_18, %i

]]></Node>
<StgValue><ssdm name="tmp_27_mid1"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset54:31  %tmp_28_mid2_v = select i1 %exitcond2_mid1, i16 %tmp_27_mid1, i16 %tmp_28_mid264_v

]]></Node>
<StgValue><ssdm name="tmp_28_mid2_v"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset54:32  %tmp_28_mid2 = sub i16 %tmp_28_mid2_v, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_28_mid2"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset54:33  %i_op_assign_6_mid2 = select i1 %exitcond2_mid1, i16 %i, i16 %i_op_assign_6_mid

]]></Node>
<StgValue><ssdm name="i_op_assign_6_mid2"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="16">
<![CDATA[
.reset54:34  %i_op_assign_10_cast = zext i16 %i_op_assign_8_mid2 to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_10_cast"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset54:35  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="16">
<![CDATA[
.reset54:38  %tmp_36_cast_mid = sext i16 %tmp_29 to i17

]]></Node>
<StgValue><ssdm name="tmp_36_cast_mid"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="16">
<![CDATA[
.reset54:39  %tmp_37_cast_mid = sext i16 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_cast_mid"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset54:40  %slt1 = icmp slt i17 %tmp_36_cast_mid, %lhs_V_5_cast

]]></Node>
<StgValue><ssdm name="slt1"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset54:41  %rev = xor i1 %slt1, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.reset54:42  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="287" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten3 = phi i30 [ 0, %.reset54 ], [ %indvar_flatten_next3, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %i_op_assign_7 = phi i8 [ 0, %.reset54 ], [ %tmp4_mid2_v_v_v_v_v_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i22 [ 0, %.reset54 ], [ %indvar_flatten_next, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %i_op_assign_9 = phi i8 [ 0, %.reset54 ], [ %i_op_assign_9_mid2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
:4  %p_0807_2 = phi i40 [ 0, %.reset54 ], [ %sum_V_7, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_0807_2"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:5  %i_op_assign = phi i14 [ 0, %.reset54 ], [ %cin, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="8">
<![CDATA[
:6  %tmp_21 = zext i8 %i_op_assign_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %h_V = add i16 %tmp_21, %tmp_28_mid2

]]></Node>
<StgValue><ssdm name="h_V"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="16">
<![CDATA[
:8  %lhs_V_1 = sext i16 %h_V to i32

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="17" op_0_bw="16">
<![CDATA[
:9  %lhs_V_10_cast = sext i16 %h_V to i17

]]></Node>
<StgValue><ssdm name="lhs_V_10_cast"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %r_V_2 = mul nsw i32 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:11  %slt = icmp slt i17 %lhs_V_10_cast, %lhs_V_7_cast

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %rev1 = xor i1 %slt, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="8">
<![CDATA[
:13  %tmp_30 = zext i8 %i_op_assign_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %w_V = add i16 %tmp_30, %tmp_29

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_31 = or i16 %w_V, %h_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="16">
<![CDATA[
:16  %tmp_36_cast = sext i16 %w_V to i17

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="16">
<![CDATA[
:17  %tmp_37_cast = sext i16 %w_V to i32

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="21" op_0_bw="8">
<![CDATA[
:18  %tmp_33 = zext i8 %i_op_assign_9 to i21

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:19  %tmp_38_cast = mul i21 %tmp_33, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:20  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:21  %slt2 = icmp slt i17 %tmp_36_cast, %lhs_V_5_cast

]]></Node>
<StgValue><ssdm name="slt2"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %rev2 = xor i1 %slt2, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %tmp2 = or i1 %rev1, %rev2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %brmerge1 = or i1 %tmp2, %tmp_34

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp3 = add i32 %r_V_2, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:26  %exitcond_flatten3 = icmp eq i30 %indvar_flatten3, %bound4

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:27  %indvar_flatten_next3 = add i30 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %exitcond_flatten3, label %_ifconv, label %.reset6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset6:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
.reset6:1  %exitcond_flatten1 = icmp eq i22 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset6:2  %i_op_assign_9_mid = select i1 %exitcond_flatten1, i8 0, i8 %i_op_assign_9

]]></Node>
<StgValue><ssdm name="i_op_assign_9_mid"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset6:3  %ii8 = add i8 %i_op_assign_7, 1

]]></Node>
<StgValue><ssdm name="ii8"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="8">
<![CDATA[
.reset6:4  %tmp_21_mid1 = zext i8 %ii8 to i16

]]></Node>
<StgValue><ssdm name="tmp_21_mid1"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset6:5  %h_V_mid1 = add i16 %tmp_21_mid1, %tmp_28_mid2

]]></Node>
<StgValue><ssdm name="h_V_mid1"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset6:6  %h_V_mid2 = select i1 %exitcond_flatten1, i16 %h_V_mid1, i16 %h_V

]]></Node>
<StgValue><ssdm name="h_V_mid2"/></StgValue>
</operation>

<operation id="323" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="16">
<![CDATA[
.reset6:7  %lhs_V_1_mid1 = sext i16 %h_V_mid1 to i32

]]></Node>
<StgValue><ssdm name="lhs_V_1_mid1"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="16">
<![CDATA[
.reset6:8  %lhs_V_10_cast_mid1 = sext i16 %h_V_mid1 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_10_cast_mid1"/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset6:9  %r_V_16_mid1 = mul nsw i32 %lhs_V_1_mid1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_16_mid1"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset6:10  %r_V_16_mid2 = select i1 %exitcond_flatten1, i32 %r_V_16_mid1, i32 %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_16_mid2"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset6:11  %slt3 = icmp slt i17 %lhs_V_10_cast_mid1, %lhs_V_7_cast

]]></Node>
<StgValue><ssdm name="slt3"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:12  %rev3 = xor i1 %slt3, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset6:13  %tmp_42_not_mid2 = select i1 %exitcond_flatten1, i1 %rev3, i1 %rev1

]]></Node>
<StgValue><ssdm name="tmp_42_not_mid2"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset6:14  %tmp4_mid2_v_v_v_v_v_s = select i1 %exitcond_flatten1, i8 %ii8, i8 %i_op_assign_7

]]></Node>
<StgValue><ssdm name="tmp4_mid2_v_v_v_v_v_s"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="22" op_0_bw="8">
<![CDATA[
.reset6:15  %tmp4_mid2_v_v_v_v_v_1 = zext i8 %tmp4_mid2_v_v_v_v_v_s to i22

]]></Node>
<StgValue><ssdm name="tmp4_mid2_v_v_v_v_v_1"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.reset6:16  %tmp4_mid2_v_v_v_v = mul i22 %tmp4_mid2_v_v_v_v_v_1, %rhs_V_12_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp4_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="30" op_0_bw="22">
<![CDATA[
.reset6:17  %tmp4_mid2_v_v_v_cast = zext i22 %tmp4_mid2_v_v_v_v to i30

]]></Node>
<StgValue><ssdm name="tmp4_mid2_v_v_v_cast"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.reset6:18  %tmp4_mid2_v_v = mul i30 %tmp4_mid2_v_v_v_cast, %rhs_V_10_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp4_mid2_v_v"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="45" op_0_bw="30">
<![CDATA[
.reset6:19  %tmp4_mid2_v = zext i30 %tmp4_mid2_v_v to i45

]]></Node>
<StgValue><ssdm name="tmp4_mid2_v"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.reset6:20  %tmp4_mid2 = add i45 %r_V_13_mid2, %tmp4_mid2_v

]]></Node>
<StgValue><ssdm name="tmp4_mid2"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset6:21  %tmp_34_mid = or i16 %tmp_29, %h_V_mid1

]]></Node>
<StgValue><ssdm name="tmp_34_mid"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.reset6:22  %tmp_38_cast_mid = select i1 %exitcond_flatten1, i21 0, i21 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="tmp_38_cast_mid"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.reset6:23  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_34_mid, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:24  %tmp2_mid = or i1 %rev3, %rev

]]></Node>
<StgValue><ssdm name="tmp2_mid"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:25  %brmerge1_mid = or i1 %tmp2_mid, %tmp_63

]]></Node>
<StgValue><ssdm name="brmerge1_mid"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset6:26  %brmerge1_mid3 = select i1 %exitcond_flatten1, i1 %brmerge1_mid, i1 %brmerge1

]]></Node>
<StgValue><ssdm name="brmerge1_mid3"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset6:27  %tmp3_mid = add i32 %r_V_16_mid1, %tmp_37_cast_mid

]]></Node>
<StgValue><ssdm name="tmp3_mid"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset6:28  %tmp3_cast_mid236_v = select i1 %exitcond_flatten1, i32 %tmp3_mid, i32 %tmp3

]]></Node>
<StgValue><ssdm name="tmp3_cast_mid236_v"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset6:29  %exitcond1 = icmp eq i14 %i_op_assign, %CHin_div_K_V

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset6:30  %exitcond3_mid1 = select i1 %exitcond_flatten1, i1 %exitcond3_mid, i1 %exitcond1

]]></Node>
<StgValue><ssdm name="exitcond3_mid1"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset6:31  %jj = add i8 %i_op_assign_9_mid, 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:32  %tmp_36 = or i1 %exitcond3_mid1, %exitcond_flatten1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.reset6:33  %i_op_assign_mid2 = select i1 %tmp_36, i14 0, i14 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_mid2"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="8">
<![CDATA[
.reset6:34  %tmp_33_mid1 = zext i8 %jj to i16

]]></Node>
<StgValue><ssdm name="tmp_33_mid1"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset6:35  %w_V_mid1 = add i16 %tmp_33_mid1, %tmp_29

]]></Node>
<StgValue><ssdm name="w_V_mid1"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset6:36  %tmp_34_mid1 = or i16 %w_V_mid1, %h_V_mid2

]]></Node>
<StgValue><ssdm name="tmp_34_mid1"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="16">
<![CDATA[
.reset6:37  %tmp_36_cast_mid1 = sext i16 %w_V_mid1 to i17

]]></Node>
<StgValue><ssdm name="tmp_36_cast_mid1"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="16">
<![CDATA[
.reset6:38  %tmp_37_cast_mid1 = sext i16 %w_V_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_cast_mid1"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="21" op_0_bw="8">
<![CDATA[
.reset6:39  %tmp_38_mid1 = zext i8 %jj to i21

]]></Node>
<StgValue><ssdm name="tmp_38_mid1"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.reset6:40  %tmp_38_cast_mid1 = mul i21 %tmp_38_mid1, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_38_cast_mid1"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.reset6:41  %tmp_38_cast_mid2 = select i1 %exitcond3_mid1, i21 %tmp_38_cast_mid1, i21 %tmp_38_cast_mid

]]></Node>
<StgValue><ssdm name="tmp_38_cast_mid2"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.reset6:42  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_34_mid1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset6:43  %slt4 = icmp slt i17 %tmp_36_cast_mid1, %lhs_V_5_cast

]]></Node>
<StgValue><ssdm name="slt4"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:44  %rev4 = xor i1 %slt4, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:45  %tmp2_mid1 = or i1 %tmp_42_not_mid2, %rev4

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:46  %brmerge1_mid1 = or i1 %tmp2_mid1, %tmp_64

]]></Node>
<StgValue><ssdm name="brmerge1_mid1"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset6:47  %brmerge1_mid2 = select i1 %exitcond3_mid1, i1 %brmerge1_mid1, i1 %brmerge1_mid3

]]></Node>
<StgValue><ssdm name="brmerge1_mid2"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset6:48  %tmp3_mid1 = add i32 %r_V_16_mid2, %tmp_37_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp3_mid1"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset6:49  %tmp3_cast_mid2_v = select i1 %exitcond3_mid1, i32 %tmp3_mid1, i32 %tmp3_cast_mid236_v

]]></Node>
<StgValue><ssdm name="tmp3_cast_mid2_v"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="46" op_0_bw="32">
<![CDATA[
.reset6:50  %tmp3_cast_mid2 = sext i32 %tmp3_cast_mid2_v to i46

]]></Node>
<StgValue><ssdm name="tmp3_cast_mid2"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset6:51  %i_op_assign_9_mid2 = select i1 %exitcond3_mid1, i8 %jj, i8 %i_op_assign_9_mid

]]></Node>
<StgValue><ssdm name="i_op_assign_9_mid2"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset6:52  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset6:53  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset6:54  br i1 %brmerge1_mid2, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="30" op_0_bw="14">
<![CDATA[
:0  %lhs_V_12_cast = zext i14 %i_op_assign_mid2 to i30

]]></Node>
<StgValue><ssdm name="lhs_V_12_cast"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1  %r_V_10 = mul i30 %rhs_V_8_cast, %lhs_V_12_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="45" op_0_bw="30">
<![CDATA[
:2  %lhs_V_13_cast = zext i30 %r_V_10 to i45

]]></Node>
<StgValue><ssdm name="lhs_V_13_cast"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
:3  %r_V_11 = mul i45 %rhs_V_9_cast, %lhs_V_13_cast

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="46" op_0_bw="45">
<![CDATA[
:4  %r_V_15_cast = zext i45 %r_V_11 to i46

]]></Node>
<StgValue><ssdm name="r_V_15_cast"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:5  %tmp_38 = add i46 %r_V_15_cast, %tmp3_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="47" op_0_bw="46">
<![CDATA[
:6  %tmp_46_cast_cast = sext i46 %tmp_38 to i47

]]></Node>
<StgValue><ssdm name="tmp_46_cast_cast"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:7  %feature_in_V2_sum = add i47 %tmp_46_cast_cast, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="feature_in_V2_sum"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="21" op_0_bw="14">
<![CDATA[
:12  %tmp_48_cast = zext i14 %i_op_assign_mid2 to i21

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:13  %tmp5 = add i21 %tmp_48_cast, %tmp_38_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="45" op_0_bw="21">
<![CDATA[
:14  %tmp5_cast = zext i21 %tmp5 to i45

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
:15  %tmp_39 = add i45 %tmp4_mid2, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="46" op_0_bw="45">
<![CDATA[
:16  %tmp_51_cast_cast = zext i45 %tmp_39 to i46

]]></Node>
<StgValue><ssdm name="tmp_51_cast_cast"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:17  %W_V4_sum = add i46 %tmp_51_cast_cast, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="W_V4_sum"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader:67  %indvar_flatten_op = add i22 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader.preheader:68  %indvar_flatten_next = select i1 %exitcond_flatten1, i22 1, i22 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="47">
<![CDATA[
:8  %feature_in_V2_sum_ca = sext i47 %feature_in_V2_sum to i64

]]></Node>
<StgValue><ssdm name="feature_in_V2_sum_ca"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:9  %gmem_addr_1 = getelementptr i128* %gmem, i64 %feature_in_V2_sum_ca

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:10  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:66  %cin = add i14 1, %i_op_assign_mid2

]]></Node>
<StgValue><ssdm name="cin"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="391" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:10  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="46">
<![CDATA[
:18  %W_V4_sum_cast = zext i46 %W_V4_sum to i64

]]></Node>
<StgValue><ssdm name="W_V4_sum_cast"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:19  %gmem_addr_2 = getelementptr i128* %gmem, i64 %W_V4_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:20  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="395" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:10  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:20  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="397" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:10  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="398" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:20  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="399" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:10  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:20  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="401" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:10  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="402" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:20  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="403" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:10  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="404" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:20  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="405" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:11  %dat_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="dat_V"/></StgValue>
</operation>

<operation id="406" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:20  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="407" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:21  %wt_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="wt_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="408" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="brmerge1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  %p_Val2_2 = phi i128 [ %wt_V, %2 ], [ 0, %.reset6 ]

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="410" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %p_Val2_1 = phi i128 [ %dat_V, %2 ], [ 0, %.reset6 ]

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="128">
<![CDATA[
.preheader.preheader:2  %tmp_65 = trunc i128 %p_Val2_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="128">
<![CDATA[
.preheader.preheader:3  %tmp_66 = trunc i128 %p_Val2_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:7  %p_Result_5_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_5_1"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:8  %p_Result_6_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_1"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:9  %lhs_V_22_1 = sext i16 %p_Result_5_1 to i32

]]></Node>
<StgValue><ssdm name="lhs_V_22_1"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:10  %rhs_V_15_1 = sext i16 %p_Result_6_1 to i32

]]></Node>
<StgValue><ssdm name="rhs_V_15_1"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:11  %r_V_29_1 = mul nsw i32 %lhs_V_22_1, %rhs_V_15_1

]]></Node>
<StgValue><ssdm name="r_V_29_1"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:12  %p_Result_5_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_5_2"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:13  %p_Result_6_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_2"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:17  %p_Result_5_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_5_3"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:18  %p_Result_6_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_3"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:22  %p_Result_5_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_5_4"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:23  %p_Result_6_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_4"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:27  %p_Result_5_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_5_5"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:28  %p_Result_6_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_5"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:32  %p_Result_5_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_5_6"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:33  %p_Result_6_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_6"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:37  %p_Result_5_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_5_7"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:38  %p_Result_6_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="430" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:4  %lhs_V_s = sext i16 %tmp_65 to i32

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="431" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:5  %rhs_V_s = sext i16 %tmp_66 to i32

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="432" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %r_V_12 = mul nsw i32 %lhs_V_s, %rhs_V_s

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="433" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:14  %lhs_V_22_2 = sext i16 %p_Result_5_2 to i32

]]></Node>
<StgValue><ssdm name="lhs_V_22_2"/></StgValue>
</operation>

<operation id="434" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:15  %rhs_V_15_2 = sext i16 %p_Result_6_2 to i32

]]></Node>
<StgValue><ssdm name="rhs_V_15_2"/></StgValue>
</operation>

<operation id="435" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:16  %r_V_29_2 = mul nsw i32 %lhs_V_22_2, %rhs_V_15_2

]]></Node>
<StgValue><ssdm name="r_V_29_2"/></StgValue>
</operation>

<operation id="436" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:19  %lhs_V_22_3 = sext i16 %p_Result_5_3 to i32

]]></Node>
<StgValue><ssdm name="lhs_V_22_3"/></StgValue>
</operation>

<operation id="437" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:20  %rhs_V_15_3 = sext i16 %p_Result_6_3 to i32

]]></Node>
<StgValue><ssdm name="rhs_V_15_3"/></StgValue>
</operation>

<operation id="438" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:21  %r_V_29_3 = mul nsw i32 %lhs_V_22_3, %rhs_V_15_3

]]></Node>
<StgValue><ssdm name="r_V_29_3"/></StgValue>
</operation>

<operation id="439" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:24  %lhs_V_22_4 = sext i16 %p_Result_5_4 to i32

]]></Node>
<StgValue><ssdm name="lhs_V_22_4"/></StgValue>
</operation>

<operation id="440" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:25  %rhs_V_15_4 = sext i16 %p_Result_6_4 to i32

]]></Node>
<StgValue><ssdm name="rhs_V_15_4"/></StgValue>
</operation>

<operation id="441" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:26  %r_V_29_4 = mul nsw i32 %lhs_V_22_4, %rhs_V_15_4

]]></Node>
<StgValue><ssdm name="r_V_29_4"/></StgValue>
</operation>

<operation id="442" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:29  %lhs_V_22_5 = sext i16 %p_Result_5_5 to i32

]]></Node>
<StgValue><ssdm name="lhs_V_22_5"/></StgValue>
</operation>

<operation id="443" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:30  %rhs_V_15_5 = sext i16 %p_Result_6_5 to i32

]]></Node>
<StgValue><ssdm name="rhs_V_15_5"/></StgValue>
</operation>

<operation id="444" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:31  %r_V_29_5 = mul nsw i32 %lhs_V_22_5, %rhs_V_15_5

]]></Node>
<StgValue><ssdm name="r_V_29_5"/></StgValue>
</operation>

<operation id="445" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:34  %lhs_V_22_6 = sext i16 %p_Result_5_6 to i32

]]></Node>
<StgValue><ssdm name="lhs_V_22_6"/></StgValue>
</operation>

<operation id="446" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:35  %rhs_V_15_6 = sext i16 %p_Result_6_6 to i32

]]></Node>
<StgValue><ssdm name="rhs_V_15_6"/></StgValue>
</operation>

<operation id="447" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:36  %r_V_29_6 = mul nsw i32 %lhs_V_22_6, %rhs_V_15_6

]]></Node>
<StgValue><ssdm name="r_V_29_6"/></StgValue>
</operation>

<operation id="448" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:39  %lhs_V_22_7 = sext i16 %p_Result_5_7 to i32

]]></Node>
<StgValue><ssdm name="lhs_V_22_7"/></StgValue>
</operation>

<operation id="449" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:40  %rhs_V_15_7 = sext i16 %p_Result_6_7 to i32

]]></Node>
<StgValue><ssdm name="rhs_V_15_7"/></StgValue>
</operation>

<operation id="450" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:41  %r_V_29_7 = mul nsw i32 %lhs_V_22_7, %rhs_V_15_7

]]></Node>
<StgValue><ssdm name="r_V_29_7"/></StgValue>
</operation>

<operation id="451" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:42  %tmp_67_cast = sext i32 %r_V_12 to i33

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="452" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:43  %tmp_53_1_cast = sext i32 %r_V_29_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_53_1_cast"/></StgValue>
</operation>

<operation id="453" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_53_2_cast = sext i32 %r_V_29_2 to i33

]]></Node>
<StgValue><ssdm name="tmp_53_2_cast"/></StgValue>
</operation>

<operation id="454" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:45  %tmp_53_3_cast = sext i32 %r_V_29_3 to i33

]]></Node>
<StgValue><ssdm name="tmp_53_3_cast"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:46  %tmp_53_4_cast = sext i32 %r_V_29_4 to i33

]]></Node>
<StgValue><ssdm name="tmp_53_4_cast"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:47  %tmp_53_5_cast = sext i32 %r_V_29_5 to i33

]]></Node>
<StgValue><ssdm name="tmp_53_5_cast"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:48  %tmp_53_6_cast = sext i32 %r_V_29_6 to i33

]]></Node>
<StgValue><ssdm name="tmp_53_6_cast"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:49  %tmp_53_7_cast = sext i32 %r_V_29_7 to i33

]]></Node>
<StgValue><ssdm name="tmp_53_7_cast"/></StgValue>
</operation>

<operation id="459" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader:50  %tmp7 = add i33 %tmp_53_1_cast, %tmp_67_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="460" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="34" op_0_bw="33">
<![CDATA[
.preheader.preheader:51  %tmp7_cast = sext i33 %tmp7 to i34

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="461" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader:52  %tmp8 = add i33 %tmp_53_3_cast, %tmp_53_2_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="462" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="34" op_0_bw="33">
<![CDATA[
.preheader.preheader:53  %tmp8_cast = sext i33 %tmp8 to i34

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="463" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.preheader.preheader:54  %tmp6 = add i34 %tmp7_cast, %tmp8_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="464" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="35" op_0_bw="34">
<![CDATA[
.preheader.preheader:55  %tmp6_cast = sext i34 %tmp6 to i35

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="465" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader:56  %tmp10 = add i33 %tmp_53_5_cast, %tmp_53_4_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="466" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="34" op_0_bw="33">
<![CDATA[
.preheader.preheader:57  %tmp10_cast = sext i33 %tmp10 to i34

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="467" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader:58  %tmp11 = add i33 %tmp_53_7_cast, %tmp_53_6_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="468" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="34" op_0_bw="33">
<![CDATA[
.preheader.preheader:59  %tmp11_cast = sext i33 %tmp11 to i34

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="469" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.preheader.preheader:60  %tmp9 = add i34 %tmp10_cast, %tmp11_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="35" op_0_bw="34">
<![CDATA[
.preheader.preheader:61  %tmp9_cast = sext i34 %tmp9 to i35

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader.preheader:62  %tmp_40 = add i35 %tmp6_cast, %tmp9_cast

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="40" op_0_bw="35">
<![CDATA[
.preheader.preheader:63  %p_cast = sext i35 %tmp_40 to i40

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader.preheader:64  %sum_V_7 = add nsw i40 %p_cast, %p_0807_2

]]></Node>
<StgValue><ssdm name="sum_V_7"/></StgValue>
</operation>

<operation id="474" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:65  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="475" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:69  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="476" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp12 = add i32 %r_V_8_mid2, %i_op_assign_10_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="477" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="45" op_0_bw="32">
<![CDATA[
_ifconv:11  %tmp12_cast = zext i32 %tmp12 to i45

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
_ifconv:12  %tmp_35 = add i45 %tmp12_cast, %r_V_4_mid2

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="46" op_0_bw="45">
<![CDATA[
_ifconv:13  %tmp_40_cast_cast = zext i45 %tmp_35 to i46

]]></Node>
<StgValue><ssdm name="tmp_40_cast_cast"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ifconv:15  %feature_out_V6_sum = add i46 %tmp_40_cast_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="feature_out_V6_sum"/></StgValue>
</operation>

<operation id="481" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:45  %j = add i16 %i_op_assign_8_mid2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="482" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %indvar_flatten47_op = add i32 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten47_op"/></StgValue>
</operation>

<operation id="483" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:47  %indvar_flatten_next1 = select i1 %exitcond_flatten, i32 1, i32 %indvar_flatten47_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="484" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="46">
<![CDATA[
_ifconv:16  %feature_out_V6_sum_c = zext i46 %feature_out_V6_sum to i64

]]></Node>
<StgValue><ssdm name="feature_out_V6_sum_c"/></StgValue>
</operation>

<operation id="485" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
_ifconv:17  %gmem_addr = getelementptr i128* %gmem, i64 %feature_out_V6_sum_c

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="486" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:18  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="487" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:18  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="488" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:18  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="489" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:18  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="490" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:18  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="491" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:18  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="492" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:18  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="493" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:19  %p_Val2_s = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %gmem_addr)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="494" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ifconv:0  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_0807_2, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="495" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1  %r_V_3 = and i1 %tmp_41, %relu_en_V_read

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="496" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ifconv:2  %p_s = select i1 %r_V_3, i40 0, i40 %p_0807_2

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="497" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:3  %r_V_13 = ashr i40 %p_s, %tmp_10

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="498" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="25" op_0_bw="25" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %tmp_42 = call i25 @_ssdm_op_PartSelect.i25.i40.i32.i32(i40 %r_V_13, i32 15, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="499" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:5  %icmp = icmp sgt i25 %tmp_42, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="500" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:6  %tmp_23 = icmp slt i40 %r_V_13, -32768

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="501" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ifconv:7  %p_cast_35 = select i1 %icmp, i40 32767, i40 -32768

]]></Node>
<StgValue><ssdm name="p_cast_35"/></StgValue>
</operation>

<operation id="502" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %tmp_32 = or i1 %icmp, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ifconv:9  %p_0247_1 = select i1 %tmp_32, i40 %p_cast_35, i40 %r_V_13

]]></Node>
<StgValue><ssdm name="p_0247_1"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="128" op_0_bw="40">
<![CDATA[
_ifconv:14  %loc_V = sext i40 %p_0247_1 to i128

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:20  %tmp_43 = icmp ugt i7 %Lo_assign_cast_mid2_s, %Hi_assign_cast_mid2_s

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:21  %tmp_44 = zext i7 %Lo_assign_cast_mid2_s to i8

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:22  %tmp_45 = zext i7 %Hi_assign_cast_mid2_s to i8

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:23  %tmp_46 = xor i8 %tmp_44, 127

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:24  %tmp_47 = select i1 %tmp_43, i8 %tmp_44, i8 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="510" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:25  %tmp_48 = select i1 %tmp_43, i8 %tmp_45, i8 %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="511" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:26  %tmp_49 = select i1 %tmp_43, i8 %tmp_46, i8 %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="512" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:27  %tmp_50 = xor i8 %tmp_47, 127

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="513" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="128" op_0_bw="8">
<![CDATA[
_ifconv:28  %tmp_51 = zext i8 %tmp_49 to i128

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="514" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="128" op_0_bw="8">
<![CDATA[
_ifconv:29  %tmp_52 = zext i8 %tmp_48 to i128

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="515" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="128" op_0_bw="8">
<![CDATA[
_ifconv:30  %tmp_53 = zext i8 %tmp_50 to i128

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="516" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:31  %tmp_54 = shl i128 %loc_V, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="517" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:32  %tmp_55 = call i128 @llvm.part.select.i128(i128 %tmp_54, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="518" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ifconv:33  %tmp_56 = select i1 %tmp_43, i128 %tmp_55, i128 %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="519" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:34  %tmp_57 = shl i128 -1, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="520" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:35  %tmp_58 = lshr i128 -1, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="521" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:36  %p_demorgan = and i128 %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="522" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:37  %tmp_59 = xor i128 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="523" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:38  %tmp_60 = and i128 %p_Val2_s, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="524" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:39  %tmp_61 = and i128 %tmp_56, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="525" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:40  %p_Result_s = or i128 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="526" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:41  %gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="527" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16">
<![CDATA[
_ifconv:42  call void @_ssdm_op_Write.m_axi.i128P(i128* %gmem_addr, i128 %p_Result_s, i16 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="528" st_id="49" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ifconv:43  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="529" st_id="50" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ifconv:43  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="530" st_id="51" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ifconv:43  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="531" st_id="52" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ifconv:43  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="532" st_id="53" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ifconv:43  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="533" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:44  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="534" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:48  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
