-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/23/2024 20:25:07"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	AVGASP_Wave_Test IS
    PORT (
	adc_data : IN std_logic_vector(15 DOWNTO 0);
	adc_data_rdy : IN std_logic;
	clk : IN std_logic;
	reset : IN std_logic;
	L_sel : IN std_logic;
	avg_result : OUT std_logic_vector(15 DOWNTO 0);
	avg_rdy : OUT std_logic;
	enable_out : OUT std_logic;
	recvOut : OUT std_logic_vector(31 DOWNTO 0)
	);
END AVGASP_Wave_Test;

ARCHITECTURE structure OF AVGASP_Wave_Test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_adc_data : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_adc_data_rdy : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_L_sel : std_logic;
SIGNAL ww_avg_result : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_avg_rdy : std_logic;
SIGNAL ww_enable_out : std_logic;
SIGNAL ww_recvOut : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \adc_data[2]~input_o\ : std_logic;
SIGNAL \adc_data[1]~input_o\ : std_logic;
SIGNAL \adc_data[0]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~61_sumout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \tdma_min|slots|count[0]~3_combout\ : std_logic;
SIGNAL \tdma_min|slots|count[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|slots|count[2]~0_combout\ : std_logic;
SIGNAL \tdma_min|slots|count[3]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[0]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[0]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[0]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[0]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95_combout\ : std_logic;
SIGNAL \AVG_asp|enable~0_combout\ : std_logic;
SIGNAL \AVG_asp|enable~q\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \AVG_asp|avg_result[15]~0_combout\ : std_logic;
SIGNAL \adc_data_rdy~input_o\ : std_logic;
SIGNAL \AVG_asp|avg_result[0]~1_combout\ : std_logic;
SIGNAL \AVG_asp|Add0~62\ : std_logic;
SIGNAL \AVG_asp|Add0~57_sumout\ : std_logic;
SIGNAL \AVG_asp|Add0~58\ : std_logic;
SIGNAL \AVG_asp|Add0~1_sumout\ : std_logic;
SIGNAL \adc_data[3]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~2\ : std_logic;
SIGNAL \AVG_asp|Add0~5_sumout\ : std_logic;
SIGNAL \L_sel~input_o\ : std_logic;
SIGNAL \adc_data[4]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~6\ : std_logic;
SIGNAL \AVG_asp|Add0~9_sumout\ : std_logic;
SIGNAL \adc_data[5]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~10\ : std_logic;
SIGNAL \AVG_asp|Add0~13_sumout\ : std_logic;
SIGNAL \adc_data[6]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~14\ : std_logic;
SIGNAL \AVG_asp|Add0~17_sumout\ : std_logic;
SIGNAL \adc_data[7]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~18\ : std_logic;
SIGNAL \AVG_asp|Add0~21_sumout\ : std_logic;
SIGNAL \adc_data[8]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~22\ : std_logic;
SIGNAL \AVG_asp|Add0~25_sumout\ : std_logic;
SIGNAL \adc_data[9]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~26\ : std_logic;
SIGNAL \AVG_asp|Add0~29_sumout\ : std_logic;
SIGNAL \adc_data[10]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~30\ : std_logic;
SIGNAL \AVG_asp|Add0~33_sumout\ : std_logic;
SIGNAL \adc_data[11]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~34\ : std_logic;
SIGNAL \AVG_asp|Add0~37_sumout\ : std_logic;
SIGNAL \adc_data[12]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~38\ : std_logic;
SIGNAL \AVG_asp|Add0~41_sumout\ : std_logic;
SIGNAL \adc_data[13]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~42\ : std_logic;
SIGNAL \AVG_asp|Add0~45_sumout\ : std_logic;
SIGNAL \adc_data[14]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~46\ : std_logic;
SIGNAL \AVG_asp|Add0~49_sumout\ : std_logic;
SIGNAL \adc_data[15]~input_o\ : std_logic;
SIGNAL \AVG_asp|Add0~50\ : std_logic;
SIGNAL \AVG_asp|Add0~53_sumout\ : std_logic;
SIGNAL \AVG_asp|avg_rdy~0_combout\ : std_logic;
SIGNAL \AVG_asp|avg_rdy~q\ : std_logic;
SIGNAL \test_AVG|send.data[0]~0_combout\ : std_logic;
SIGNAL \test_AVG|send.data[0]~_wirecell_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83_combout\ : std_logic;
SIGNAL \AVG_asp|avg_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \AVG_asp|sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tdma_min|slots|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \test_AVG|send.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_adc_data[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_adc_data_rdy~input_o\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \AVG_asp|ALT_INV_sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \test_AVG|ALT_INV_send.data\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data\ : std_logic_vector(31 DOWNTO 17);
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~46_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~45_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~43_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~42_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~40_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~39_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~37_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~36_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~34_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~33_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~31_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~30_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~28_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|slots|ALT_INV_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~0_combout\ : std_logic;
SIGNAL \AVG_asp|ALT_INV_avg_result[15]~0_combout\ : std_logic;
SIGNAL \AVG_asp|ALT_INV_enable~q\ : std_logic;
SIGNAL \AVG_asp|ALT_INV_avg_rdy~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~94_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~93_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~91_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~90_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~88_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~87_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~85_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~84_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~82_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~81_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~79_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~78_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~76_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~75_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~73_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~72_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~70_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~69_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~67_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~66_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~64_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~63_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~61_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~60_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~58_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~57_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~55_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~54_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~52_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~51_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~49_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~48_combout\ : std_logic;

BEGIN

ww_adc_data <= adc_data;
ww_adc_data_rdy <= adc_data_rdy;
ww_clk <= clk;
ww_reset <= reset;
ww_L_sel <= L_sel;
avg_result <= ww_avg_result;
avg_rdy <= ww_avg_rdy;
enable_out <= ww_enable_out;
recvOut <= ww_recvOut;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \test_AVG|send.data[0]~_wirecell_combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);
\ALT_INV_adc_data[0]~input_o\ <= NOT \adc_data[0]~input_o\;
\ALT_INV_adc_data[1]~input_o\ <= NOT \adc_data[1]~input_o\;
\ALT_INV_adc_data[15]~input_o\ <= NOT \adc_data[15]~input_o\;
\ALT_INV_adc_data[14]~input_o\ <= NOT \adc_data[14]~input_o\;
\ALT_INV_adc_data[13]~input_o\ <= NOT \adc_data[13]~input_o\;
\ALT_INV_adc_data[12]~input_o\ <= NOT \adc_data[12]~input_o\;
\ALT_INV_adc_data[11]~input_o\ <= NOT \adc_data[11]~input_o\;
\ALT_INV_adc_data[10]~input_o\ <= NOT \adc_data[10]~input_o\;
\ALT_INV_adc_data[9]~input_o\ <= NOT \adc_data[9]~input_o\;
\ALT_INV_adc_data[8]~input_o\ <= NOT \adc_data[8]~input_o\;
\ALT_INV_adc_data[7]~input_o\ <= NOT \adc_data[7]~input_o\;
\ALT_INV_adc_data[6]~input_o\ <= NOT \adc_data[6]~input_o\;
\ALT_INV_adc_data[5]~input_o\ <= NOT \adc_data[5]~input_o\;
\ALT_INV_adc_data[4]~input_o\ <= NOT \adc_data[4]~input_o\;
\ALT_INV_adc_data[3]~input_o\ <= NOT \adc_data[3]~input_o\;
\ALT_INV_adc_data[2]~input_o\ <= NOT \adc_data[2]~input_o\;
\ALT_INV_adc_data_rdy~input_o\ <= NOT \adc_data_rdy~input_o\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\AVG_asp|ALT_INV_sum\(0) <= NOT \AVG_asp|sum\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\AVG_asp|ALT_INV_sum\(1) <= NOT \AVG_asp|sum\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\test_AVG|ALT_INV_send.data\(0) <= NOT \test_AVG|send.data\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31) <= NOT \tdma_min|interfaces:2:interface|recv.data\(31);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(30) <= NOT \tdma_min|interfaces:2:interface|recv.data\(30);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29) <= NOT \tdma_min|interfaces:2:interface|recv.data\(29);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28) <= NOT \tdma_min|interfaces:2:interface|recv.data\(28);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(17) <= NOT \tdma_min|interfaces:2:interface|recv.data\(17);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~46_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~45_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~43_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~42_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~40_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~39_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~37_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~36_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~34_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~33_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~31_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~30_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~28_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~27_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~25_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~24_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~22_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~21_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~19_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~18_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~16_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~15_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~13_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~12_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~10_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~9_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~7_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~6_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~4_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~3_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~5_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[0]~5_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~4_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[0]~4_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~1_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:4:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:4:interface|ack~combout\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~1_combout\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~0_combout\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:2:interface|ack~combout\;
\tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:2:interface|Equal0~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:2:interface|Equal0~0_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:6:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:6:interface|ack~combout\;
\tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:6:interface|Equal0~1_combout\;
\tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:6:interface|Equal0~0_combout\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~3_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[0]~3_combout\;
\tdma_min|interfaces:8:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:8:interface|ack~combout\;
\tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:8:interface|Equal0~1_combout\;
\tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:8:interface|Equal0~0_combout\;
\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~2_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[0]~2_combout\;
\tdma_min|interfaces:5:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:5:interface|ack~combout\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~1_combout\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~0_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:1:interface|ack~combout\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\ <= NOT \tdma_min|interfaces:1:interface|ack~1_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\ <= NOT \tdma_min|interfaces:1:interface|ack~0_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:1:interface|Equal0~0_combout\;
\tdma_min|interfaces:7:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:7:interface|ack~combout\;
\tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:7:interface|Equal0~1_combout\;
\tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:7:interface|Equal0~0_combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:3:interface|ack~combout\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~1_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~0_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\;
\tdma_min|slots|ALT_INV_count\(0) <= NOT \tdma_min|slots|count\(0);
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~1_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\;
\tdma_min|slots|ALT_INV_count\(3) <= NOT \tdma_min|slots|count\(3);
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~0_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\;
\tdma_min|slots|ALT_INV_count\(1) <= NOT \tdma_min|slots|count\(1);
\tdma_min|slots|ALT_INV_count\(2) <= NOT \tdma_min|slots|count\(2);
\AVG_asp|ALT_INV_sum\(15) <= NOT \AVG_asp|sum\(15);
\AVG_asp|ALT_INV_sum\(14) <= NOT \AVG_asp|sum\(14);
\AVG_asp|ALT_INV_sum\(13) <= NOT \AVG_asp|sum\(13);
\AVG_asp|ALT_INV_sum\(12) <= NOT \AVG_asp|sum\(12);
\AVG_asp|ALT_INV_sum\(11) <= NOT \AVG_asp|sum\(11);
\AVG_asp|ALT_INV_sum\(10) <= NOT \AVG_asp|sum\(10);
\AVG_asp|ALT_INV_sum\(9) <= NOT \AVG_asp|sum\(9);
\AVG_asp|ALT_INV_sum\(8) <= NOT \AVG_asp|sum\(8);
\AVG_asp|ALT_INV_sum\(7) <= NOT \AVG_asp|sum\(7);
\AVG_asp|ALT_INV_sum\(6) <= NOT \AVG_asp|sum\(6);
\AVG_asp|ALT_INV_sum\(5) <= NOT \AVG_asp|sum\(5);
\AVG_asp|ALT_INV_sum\(4) <= NOT \AVG_asp|sum\(4);
\AVG_asp|ALT_INV_avg_result[15]~0_combout\ <= NOT \AVG_asp|avg_result[15]~0_combout\;
\AVG_asp|ALT_INV_sum\(3) <= NOT \AVG_asp|sum\(3);
\AVG_asp|ALT_INV_sum\(2) <= NOT \AVG_asp|sum\(2);
\AVG_asp|ALT_INV_enable~q\ <= NOT \AVG_asp|enable~q\;
\AVG_asp|ALT_INV_avg_rdy~q\ <= NOT \AVG_asp|avg_rdy~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~94_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~93_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~91_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~90_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~88_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~87_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~85_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~84_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~82_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~81_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~79_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~78_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~76_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~75_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~73_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~72_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~70_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~69_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~67_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~66_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~64_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~63_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~61_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~60_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~58_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~57_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~55_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~54_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~52_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~51_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~49_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~48_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\;

\avg_result[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(0),
	devoe => ww_devoe,
	o => ww_avg_result(0));

\avg_result[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(1),
	devoe => ww_devoe,
	o => ww_avg_result(1));

\avg_result[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(2),
	devoe => ww_devoe,
	o => ww_avg_result(2));

\avg_result[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(3),
	devoe => ww_devoe,
	o => ww_avg_result(3));

\avg_result[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(4),
	devoe => ww_devoe,
	o => ww_avg_result(4));

\avg_result[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(5),
	devoe => ww_devoe,
	o => ww_avg_result(5));

\avg_result[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(6),
	devoe => ww_devoe,
	o => ww_avg_result(6));

\avg_result[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(7),
	devoe => ww_devoe,
	o => ww_avg_result(7));

\avg_result[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(8),
	devoe => ww_devoe,
	o => ww_avg_result(8));

\avg_result[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(9),
	devoe => ww_devoe,
	o => ww_avg_result(9));

\avg_result[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(10),
	devoe => ww_devoe,
	o => ww_avg_result(10));

\avg_result[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(11),
	devoe => ww_devoe,
	o => ww_avg_result(11));

\avg_result[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(12),
	devoe => ww_devoe,
	o => ww_avg_result(12));

\avg_result[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(13),
	devoe => ww_devoe,
	o => ww_avg_result(13));

\avg_result[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(14),
	devoe => ww_devoe,
	o => ww_avg_result(14));

\avg_result[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_result\(15),
	devoe => ww_devoe,
	o => ww_avg_result(15));

\avg_rdy~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|avg_rdy~q\,
	devoe => ww_devoe,
	o => ww_avg_rdy);

\enable_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AVG_asp|enable~q\,
	devoe => ww_devoe,
	o => ww_enable_out);

\recvOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(0),
	devoe => ww_devoe,
	o => ww_recvOut(0));

\recvOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(1),
	devoe => ww_devoe,
	o => ww_recvOut(1));

\recvOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(2),
	devoe => ww_devoe,
	o => ww_recvOut(2));

\recvOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(3),
	devoe => ww_devoe,
	o => ww_recvOut(3));

\recvOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(4),
	devoe => ww_devoe,
	o => ww_recvOut(4));

\recvOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(5),
	devoe => ww_devoe,
	o => ww_recvOut(5));

\recvOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(6),
	devoe => ww_devoe,
	o => ww_recvOut(6));

\recvOut[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(7),
	devoe => ww_devoe,
	o => ww_recvOut(7));

\recvOut[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(8),
	devoe => ww_devoe,
	o => ww_recvOut(8));

\recvOut[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(9),
	devoe => ww_devoe,
	o => ww_recvOut(9));

\recvOut[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(10),
	devoe => ww_devoe,
	o => ww_recvOut(10));

\recvOut[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(11),
	devoe => ww_devoe,
	o => ww_recvOut(11));

\recvOut[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(12),
	devoe => ww_devoe,
	o => ww_recvOut(12));

\recvOut[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(13),
	devoe => ww_devoe,
	o => ww_recvOut(13));

\recvOut[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(14),
	devoe => ww_devoe,
	o => ww_recvOut(14));

\recvOut[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(15),
	devoe => ww_devoe,
	o => ww_recvOut(15));

\recvOut[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(16),
	devoe => ww_devoe,
	o => ww_recvOut(16));

\recvOut[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(17),
	devoe => ww_devoe,
	o => ww_recvOut(17));

\recvOut[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(18),
	devoe => ww_devoe,
	o => ww_recvOut(18));

\recvOut[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(19),
	devoe => ww_devoe,
	o => ww_recvOut(19));

\recvOut[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(20),
	devoe => ww_devoe,
	o => ww_recvOut(20));

\recvOut[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(21),
	devoe => ww_devoe,
	o => ww_recvOut(21));

\recvOut[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(22),
	devoe => ww_devoe,
	o => ww_recvOut(22));

\recvOut[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(23),
	devoe => ww_devoe,
	o => ww_recvOut(23));

\recvOut[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(24),
	devoe => ww_devoe,
	o => ww_recvOut(24));

\recvOut[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(25),
	devoe => ww_devoe,
	o => ww_recvOut(25));

\recvOut[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(26),
	devoe => ww_devoe,
	o => ww_recvOut(26));

\recvOut[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(27),
	devoe => ww_devoe,
	o => ww_recvOut(27));

\recvOut[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(28),
	devoe => ww_devoe,
	o => ww_recvOut(28));

\recvOut[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(29),
	devoe => ww_devoe,
	o => ww_recvOut(29));

\recvOut[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(30),
	devoe => ww_devoe,
	o => ww_recvOut(30));

\recvOut[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(31),
	devoe => ww_devoe,
	o => ww_recvOut(31));

\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

\adc_data[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(2),
	o => \adc_data[2]~input_o\);

\adc_data[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(1),
	o => \adc_data[1]~input_o\);

\adc_data[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(0),
	o => \adc_data[0]~input_o\);

\AVG_asp|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~61_sumout\ = SUM(( \AVG_asp|sum\(0) ) + ( \adc_data[0]~input_o\ ) + ( !VCC ))
-- \AVG_asp|Add0~62\ = CARRY(( \AVG_asp|sum\(0) ) + ( \adc_data[0]~input_o\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(0),
	dataf => \ALT_INV_adc_data[0]~input_o\,
	cin => GND,
	sumout => \AVG_asp|Add0~61_sumout\,
	cout => \AVG_asp|Add0~62\);

\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

\tdma_min|slots|count[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[0]~3_combout\ = !\tdma_min|slots|count\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[0]~3_combout\);

\tdma_min|slots|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|slots|count[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(0));

\tdma_min|slots|count[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[1]~1_combout\ = !\tdma_min|slots|count\(1) $ (!\tdma_min|slots|count\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[1]~1_combout\);

\tdma_min|slots|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|slots|count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(1));

\tdma_min|slots|count[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[2]~0_combout\ = !\tdma_min|slots|count\(2) $ (((!\tdma_min|slots|count\(1)) # (!\tdma_min|slots|count\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010110010101100101011001010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[2]~0_combout\);

\tdma_min|slots|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|slots|count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(2));

\tdma_min|slots|count[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[3]~2_combout\ = !\tdma_min|slots|count\(3) $ (((!\tdma_min|slots|count\(2)) # ((!\tdma_min|slots|count\(1)) # (!\tdma_min|slots|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011110000011110001111000001111000111100000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[3]~2_combout\);

\tdma_min|slots|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|slots|count[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:2:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~combout\ = (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & \tdma_min|interfaces:2:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:2:interface|ack~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:2:interface|Equal0~1_combout\ & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & \tdma_min|interfaces:2:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & \tdma_min|interfaces:2:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & \tdma_min|interfaces:2:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & \tdma_min|interfaces:2:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & \tdma_min|interfaces:2:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & \tdma_min|interfaces:2:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010000000000100000100000000000010000010000000000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:2:interface|Equal0~1_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & \tdma_min|interfaces:2:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:2:interface|Equal0~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ & ( ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & 
-- \tdma_min|interfaces:2:interface|Equal0~1_combout\))) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
-- ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & 
-- ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ & 
-- ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|Equal0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:2:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:2:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:2:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:2:interface|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:6:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|ack~combout\ = (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:6:interface|ack~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ((!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ((!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ((!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ((!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ((!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ((!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001000000001000001000000000000001000001000000001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:6:interface|Equal0~1_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ((!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:6:interface|Equal0~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:3:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|ack~combout\ = (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:3:interface|ack~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:3:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:3:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:3:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:3:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:3:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:3:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010000000000100000100000000000010000010000000000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:3:interface|Equal0~1_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:3:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:3:interface|Equal0~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:7:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|ack~combout\ = (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|ack~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ((!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:7:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ((!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:7:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ((!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:7:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ((!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:7:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ((!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:7:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ((!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:7:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001000000001000001000000000000001000001000000001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:7:interface|Equal0~1_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ((!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:7:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:7:interface|Equal0~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = (!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)) 
-- ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & 
-- (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000101111111100000000111111010000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) 
-- ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & 
-- (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000101111111100000000111111010000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) 
-- ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & 
-- (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000101111111100000000111111010000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)) 
-- ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & 
-- (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000101111111100000000111111010000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) 
-- ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & 
-- (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000101111111100000000111111010000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) 
-- ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & 
-- (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000101111111100000000111111010000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) 
-- ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & 
-- (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000101111111100000000111111010000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~1_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) $ (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(1) & 
-- (!\tdma_min|slots|count\(0) $ (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) $ 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (!\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) $ 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010000000000000100010000000000100010000000000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	combout => \tdma_min|interfaces:1:interface|ack~1_combout\);

\tdma_min|interfaces:1:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~combout\ = (!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:1:interface|ack~combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # ((!\tdma_min|interfaces:1:interface|ack~1_combout\) # 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ 
-- & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ ) ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ $ (((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000010111111010000000011111111111111111111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ = !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ $ (((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000010111111010000001011111101000000101111110100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & ( (!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))))) # (\tdma_min|interfaces:1:interface|ack~combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\))) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & ( (!\tdma_min|interfaces:1:interface|ack~combout\ & ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))))) # (\tdma_min|interfaces:1:interface|ack~combout\ & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000110010111111100001000011011100001100101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( (!\tdma_min|interfaces:1:interface|ack~combout\ 
-- & ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\))) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) # (\tdma_min|interfaces:1:interface|ack~combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\))) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( (!\tdma_min|interfaces:1:interface|ack~combout\ & ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) # (\tdma_min|interfaces:1:interface|ack~combout\ & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000000110100111110001011110001110000001101001111100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (!\tdma_min|interfaces:1:interface|ack~combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)))) # 
-- (\tdma_min|interfaces:1:interface|ack~combout\ & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011111010000100001111101000010000111110100001000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~0_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:1:interface|ack~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # ((!\tdma_min|interfaces:1:interface|ack~1_combout\) # (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) # 
-- (\tdma_min|interfaces:1:interface|Equal0~0_combout\) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( (!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|ack~0_combout\ & (\tdma_min|interfaces:1:interface|ack~1_combout\ & !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000111111111111110100000010000000001111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|Equal0~0_combout\ = !\tdma_min|slots|count\(3) $ (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(3),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:1:interface|Equal0~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\) 
-- ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) 
-- ) ) ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) 
-- ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000001111110100000000111111011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:5:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|ack~combout\ = (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:5:interface|ack~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010000100000000010000000000100000000010000100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:5:interface|Equal0~1_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:5:interface|Equal0~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:4:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|ack~combout\ = (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & \tdma_min|interfaces:4:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:4:interface|ack~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010000100000000010000000000100000000010000100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:4:interface|Equal0~1_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:4:interface|Equal0~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:8:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|ack~combout\ = (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & \tdma_min|interfaces:8:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:8:interface|ack~combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:8:interface|Equal0~1_combout\ & !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:8:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:8:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & (\tdma_min|interfaces:8:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:8:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:8:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & (\tdma_min|interfaces:8:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:8:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:8:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & (\tdma_min|interfaces:8:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:8:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:8:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & (\tdma_min|interfaces:8:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:8:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:8:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & (\tdma_min|interfaces:8:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:8:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:8:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & (\tdma_min|interfaces:8:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) 
-- & (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000010000001000000000110000000001000000100000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:8:interface|Equal0~1_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:8:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:8:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & (\tdma_min|interfaces:8:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:8:interface|Equal0~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:8:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:8:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:8:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:8:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:8:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:8:interface|Equal0~0_combout\ & (\tdma_min|interfaces:8:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:8:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:0:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|ack~combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & \tdma_min|interfaces:0:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:0:interface|ack~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(3) & (!\tdma_min|slots|count\(1) $ 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:0:interface|Equal0~1_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:0:interface|Equal0~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\);

\tdma_min|interfaces:2:interface|recv.data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ = (!\tdma_min|slots|count\(0) & ((\tdma_min|slots|count\(1)) # (\tdma_min|slots|count\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100000111000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\);

\tdma_min|interfaces:2:interface|recv.data[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ = (!\tdma_min|slots|count\(1) & !\tdma_min|slots|count\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~51_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~52_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53_combout\);

\tdma_min|interfaces:2:interface|recv.data[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[0]~2_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:5:interface|ack~combout\ ) ) ) # ( !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( 
-- !\tdma_min|interfaces:1:interface|ack~combout\ ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:7:interface|ack~combout\ ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- !\tdma_min|interfaces:3:interface|ack~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|interfaces:2:interface|recv.data[0]~2_combout\);

\tdma_min|interfaces:2:interface|recv.data[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[0]~3_combout\ = (!\tdma_min|slots|count\(2) & \tdma_min|slots|count\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|interfaces:2:interface|recv.data[0]~3_combout\);

\tdma_min|interfaces:2:interface|recv.data[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[0]~4_combout\ = ( \tdma_min|interfaces:0:interface|Equal0~1_combout\ & ( (!\tdma_min|slots|count\(3) & (\tdma_min|interfaces:2:interface|recv.data[0]~3_combout\ & 
-- ((!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # (!\tdma_min|interfaces:0:interface|Equal0~0_combout\)))) ) ) # ( !\tdma_min|interfaces:0:interface|Equal0~1_combout\ & ( (!\tdma_min|slots|count\(3) & 
-- \tdma_min|interfaces:2:interface|recv.data[0]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010000000100010001000100010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(3),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~3_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:2:interface|recv.data[0]~4_combout\);

\tdma_min|interfaces:2:interface|recv.data[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[0]~5_combout\ = ( \tdma_min|interfaces:4:interface|ack~combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~4_combout\ & ( ((!\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:2:interface|ack~combout\))) 
-- # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:6:interface|ack~combout\))) # (\tdma_min|slots|count\(1)) ) ) ) # ( !\tdma_min|interfaces:4:interface|ack~combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~4_combout\ & ( 
-- (!\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:2:interface|ack~combout\)) # (\tdma_min|slots|count\(1)))) # (\tdma_min|slots|count\(2) & (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:6:interface|ack~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011010101110001101111011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:6:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~4_combout\,
	combout => \tdma_min|interfaces:2:interface|recv.data[0]~5_combout\);

\tdma_min|interfaces:2:interface|recv.data[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~3_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~5_combout\ & ( (!\tdma_min|slots|count\(3) & (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|recv.data[0]~2_combout\))) # (\tdma_min|slots|count\(3) & (((!\tdma_min|interfaces:8:interface|ack~combout\)) # (\tdma_min|slots|count\(0)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~3_combout\ & ( 
-- \tdma_min|interfaces:2:interface|recv.data[0]~5_combout\ & ( ((\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|recv.data[0]~2_combout\)) # (\tdma_min|slots|count\(3)) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~3_combout\ & ( 
-- !\tdma_min|interfaces:2:interface|recv.data[0]~5_combout\ & ( ((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:2:interface|recv.data[0]~2_combout\)) # (\tdma_min|slots|count\(3)) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~3_combout\ & ( 
-- !\tdma_min|interfaces:2:interface|recv.data[0]~5_combout\ & ( ((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:2:interface|recv.data[0]~2_combout\)) # (\tdma_min|slots|count\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111101010111010101110101011100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(3),
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~2_combout\,
	datad => \tdma_min|interfaces:8:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~3_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~5_combout\,
	combout => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\);

\tdma_min|interfaces:2:interface|recv.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(17));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~84_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~85_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86_combout\);

\tdma_min|interfaces:2:interface|recv.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(28));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~87_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~88_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89_combout\);

\tdma_min|interfaces:2:interface|recv.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(29));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~90_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~91_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92_combout\);

\tdma_min|interfaces:2:interface|recv.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(30));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~93_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~94_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95_combout\);

\tdma_min|interfaces:2:interface|recv.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(31));

\AVG_asp|enable~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|enable~0_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(31) & ( (\tdma_min|interfaces:2:interface|recv.data\(17) & (!\tdma_min|interfaces:2:interface|recv.data\(28) & (!\tdma_min|interfaces:2:interface|recv.data\(29) & 
-- \tdma_min|interfaces:2:interface|recv.data\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(17),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(30),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31),
	combout => \AVG_asp|enable~0_combout\);

\AVG_asp|enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|enable~q\);

\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

\AVG_asp|avg_result[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|avg_result[15]~0_combout\ = (\AVG_asp|enable~q\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \AVG_asp|ALT_INV_enable~q\,
	datab => \ALT_INV_reset~input_o\,
	combout => \AVG_asp|avg_result[15]~0_combout\);

\adc_data_rdy~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data_rdy,
	o => \adc_data_rdy~input_o\);

\AVG_asp|avg_result[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|avg_result[0]~1_combout\ = (\AVG_asp|enable~q\ & \adc_data_rdy~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \AVG_asp|ALT_INV_enable~q\,
	datab => \ALT_INV_adc_data_rdy~input_o\,
	combout => \AVG_asp|avg_result[0]~1_combout\);

\AVG_asp|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~61_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(0));

\AVG_asp|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~57_sumout\ = SUM(( \AVG_asp|sum\(1) ) + ( \adc_data[1]~input_o\ ) + ( \AVG_asp|Add0~62\ ))
-- \AVG_asp|Add0~58\ = CARRY(( \AVG_asp|sum\(1) ) + ( \adc_data[1]~input_o\ ) + ( \AVG_asp|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(1),
	dataf => \ALT_INV_adc_data[1]~input_o\,
	cin => \AVG_asp|Add0~62\,
	sumout => \AVG_asp|Add0~57_sumout\,
	cout => \AVG_asp|Add0~58\);

\AVG_asp|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~57_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(1));

\AVG_asp|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~1_sumout\ = SUM(( \AVG_asp|sum\(2) ) + ( \adc_data[2]~input_o\ ) + ( \AVG_asp|Add0~58\ ))
-- \AVG_asp|Add0~2\ = CARRY(( \AVG_asp|sum\(2) ) + ( \adc_data[2]~input_o\ ) + ( \AVG_asp|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(2),
	dataf => \ALT_INV_adc_data[2]~input_o\,
	cin => \AVG_asp|Add0~58\,
	sumout => \AVG_asp|Add0~1_sumout\,
	cout => \AVG_asp|Add0~2\);

\AVG_asp|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~1_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(2));

\adc_data[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(3),
	o => \adc_data[3]~input_o\);

\AVG_asp|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~5_sumout\ = SUM(( \AVG_asp|sum\(3) ) + ( \adc_data[3]~input_o\ ) + ( \AVG_asp|Add0~2\ ))
-- \AVG_asp|Add0~6\ = CARRY(( \AVG_asp|sum\(3) ) + ( \adc_data[3]~input_o\ ) + ( \AVG_asp|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(3),
	dataf => \ALT_INV_adc_data[3]~input_o\,
	cin => \AVG_asp|Add0~2\,
	sumout => \AVG_asp|Add0~5_sumout\,
	cout => \AVG_asp|Add0~6\);

\AVG_asp|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~5_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(3));

\L_sel~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_L_sel,
	o => \L_sel~input_o\);

\AVG_asp|avg_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(2),
	asdata => \AVG_asp|sum\(3),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(0));

\adc_data[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(4),
	o => \adc_data[4]~input_o\);

\AVG_asp|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~9_sumout\ = SUM(( \AVG_asp|sum\(4) ) + ( \adc_data[4]~input_o\ ) + ( \AVG_asp|Add0~6\ ))
-- \AVG_asp|Add0~10\ = CARRY(( \AVG_asp|sum\(4) ) + ( \adc_data[4]~input_o\ ) + ( \AVG_asp|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(4),
	dataf => \ALT_INV_adc_data[4]~input_o\,
	cin => \AVG_asp|Add0~6\,
	sumout => \AVG_asp|Add0~9_sumout\,
	cout => \AVG_asp|Add0~10\);

\AVG_asp|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~9_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(4));

\AVG_asp|avg_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(3),
	asdata => \AVG_asp|sum\(4),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(1));

\adc_data[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(5),
	o => \adc_data[5]~input_o\);

\AVG_asp|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~13_sumout\ = SUM(( \AVG_asp|sum\(5) ) + ( \adc_data[5]~input_o\ ) + ( \AVG_asp|Add0~10\ ))
-- \AVG_asp|Add0~14\ = CARRY(( \AVG_asp|sum\(5) ) + ( \adc_data[5]~input_o\ ) + ( \AVG_asp|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(5),
	dataf => \ALT_INV_adc_data[5]~input_o\,
	cin => \AVG_asp|Add0~10\,
	sumout => \AVG_asp|Add0~13_sumout\,
	cout => \AVG_asp|Add0~14\);

\AVG_asp|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~13_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(5));

\AVG_asp|avg_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(4),
	asdata => \AVG_asp|sum\(5),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(2));

\adc_data[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(6),
	o => \adc_data[6]~input_o\);

\AVG_asp|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~17_sumout\ = SUM(( \AVG_asp|sum\(6) ) + ( \adc_data[6]~input_o\ ) + ( \AVG_asp|Add0~14\ ))
-- \AVG_asp|Add0~18\ = CARRY(( \AVG_asp|sum\(6) ) + ( \adc_data[6]~input_o\ ) + ( \AVG_asp|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(6),
	dataf => \ALT_INV_adc_data[6]~input_o\,
	cin => \AVG_asp|Add0~14\,
	sumout => \AVG_asp|Add0~17_sumout\,
	cout => \AVG_asp|Add0~18\);

\AVG_asp|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~17_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(6));

\AVG_asp|avg_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(5),
	asdata => \AVG_asp|sum\(6),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(3));

\adc_data[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(7),
	o => \adc_data[7]~input_o\);

\AVG_asp|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~21_sumout\ = SUM(( \AVG_asp|sum\(7) ) + ( \adc_data[7]~input_o\ ) + ( \AVG_asp|Add0~18\ ))
-- \AVG_asp|Add0~22\ = CARRY(( \AVG_asp|sum\(7) ) + ( \adc_data[7]~input_o\ ) + ( \AVG_asp|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(7),
	dataf => \ALT_INV_adc_data[7]~input_o\,
	cin => \AVG_asp|Add0~18\,
	sumout => \AVG_asp|Add0~21_sumout\,
	cout => \AVG_asp|Add0~22\);

\AVG_asp|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~21_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(7));

\AVG_asp|avg_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(6),
	asdata => \AVG_asp|sum\(7),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(4));

\adc_data[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(8),
	o => \adc_data[8]~input_o\);

\AVG_asp|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~25_sumout\ = SUM(( \AVG_asp|sum\(8) ) + ( \adc_data[8]~input_o\ ) + ( \AVG_asp|Add0~22\ ))
-- \AVG_asp|Add0~26\ = CARRY(( \AVG_asp|sum\(8) ) + ( \adc_data[8]~input_o\ ) + ( \AVG_asp|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(8),
	dataf => \ALT_INV_adc_data[8]~input_o\,
	cin => \AVG_asp|Add0~22\,
	sumout => \AVG_asp|Add0~25_sumout\,
	cout => \AVG_asp|Add0~26\);

\AVG_asp|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~25_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(8));

\AVG_asp|avg_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(7),
	asdata => \AVG_asp|sum\(8),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(5));

\adc_data[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(9),
	o => \adc_data[9]~input_o\);

\AVG_asp|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~29_sumout\ = SUM(( \AVG_asp|sum\(9) ) + ( \adc_data[9]~input_o\ ) + ( \AVG_asp|Add0~26\ ))
-- \AVG_asp|Add0~30\ = CARRY(( \AVG_asp|sum\(9) ) + ( \adc_data[9]~input_o\ ) + ( \AVG_asp|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(9),
	dataf => \ALT_INV_adc_data[9]~input_o\,
	cin => \AVG_asp|Add0~26\,
	sumout => \AVG_asp|Add0~29_sumout\,
	cout => \AVG_asp|Add0~30\);

\AVG_asp|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~29_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(9));

\AVG_asp|avg_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(8),
	asdata => \AVG_asp|sum\(9),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(6));

\adc_data[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(10),
	o => \adc_data[10]~input_o\);

\AVG_asp|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~33_sumout\ = SUM(( \AVG_asp|sum\(10) ) + ( \adc_data[10]~input_o\ ) + ( \AVG_asp|Add0~30\ ))
-- \AVG_asp|Add0~34\ = CARRY(( \AVG_asp|sum\(10) ) + ( \adc_data[10]~input_o\ ) + ( \AVG_asp|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(10),
	dataf => \ALT_INV_adc_data[10]~input_o\,
	cin => \AVG_asp|Add0~30\,
	sumout => \AVG_asp|Add0~33_sumout\,
	cout => \AVG_asp|Add0~34\);

\AVG_asp|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~33_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(10));

\AVG_asp|avg_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(9),
	asdata => \AVG_asp|sum\(10),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(7));

\adc_data[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(11),
	o => \adc_data[11]~input_o\);

\AVG_asp|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~37_sumout\ = SUM(( \AVG_asp|sum\(11) ) + ( \adc_data[11]~input_o\ ) + ( \AVG_asp|Add0~34\ ))
-- \AVG_asp|Add0~38\ = CARRY(( \AVG_asp|sum\(11) ) + ( \adc_data[11]~input_o\ ) + ( \AVG_asp|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(11),
	dataf => \ALT_INV_adc_data[11]~input_o\,
	cin => \AVG_asp|Add0~34\,
	sumout => \AVG_asp|Add0~37_sumout\,
	cout => \AVG_asp|Add0~38\);

\AVG_asp|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~37_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(11));

\AVG_asp|avg_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(10),
	asdata => \AVG_asp|sum\(11),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(8));

\adc_data[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(12),
	o => \adc_data[12]~input_o\);

\AVG_asp|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~41_sumout\ = SUM(( \AVG_asp|sum\(12) ) + ( \adc_data[12]~input_o\ ) + ( \AVG_asp|Add0~38\ ))
-- \AVG_asp|Add0~42\ = CARRY(( \AVG_asp|sum\(12) ) + ( \adc_data[12]~input_o\ ) + ( \AVG_asp|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(12),
	dataf => \ALT_INV_adc_data[12]~input_o\,
	cin => \AVG_asp|Add0~38\,
	sumout => \AVG_asp|Add0~41_sumout\,
	cout => \AVG_asp|Add0~42\);

\AVG_asp|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~41_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(12));

\AVG_asp|avg_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(11),
	asdata => \AVG_asp|sum\(12),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(9));

\adc_data[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(13),
	o => \adc_data[13]~input_o\);

\AVG_asp|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~45_sumout\ = SUM(( \AVG_asp|sum\(13) ) + ( \adc_data[13]~input_o\ ) + ( \AVG_asp|Add0~42\ ))
-- \AVG_asp|Add0~46\ = CARRY(( \AVG_asp|sum\(13) ) + ( \adc_data[13]~input_o\ ) + ( \AVG_asp|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(13),
	dataf => \ALT_INV_adc_data[13]~input_o\,
	cin => \AVG_asp|Add0~42\,
	sumout => \AVG_asp|Add0~45_sumout\,
	cout => \AVG_asp|Add0~46\);

\AVG_asp|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~45_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(13));

\AVG_asp|avg_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(12),
	asdata => \AVG_asp|sum\(13),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(10));

\adc_data[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(14),
	o => \adc_data[14]~input_o\);

\AVG_asp|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~49_sumout\ = SUM(( \AVG_asp|sum\(14) ) + ( \adc_data[14]~input_o\ ) + ( \AVG_asp|Add0~46\ ))
-- \AVG_asp|Add0~50\ = CARRY(( \AVG_asp|sum\(14) ) + ( \adc_data[14]~input_o\ ) + ( \AVG_asp|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(14),
	dataf => \ALT_INV_adc_data[14]~input_o\,
	cin => \AVG_asp|Add0~46\,
	sumout => \AVG_asp|Add0~49_sumout\,
	cout => \AVG_asp|Add0~50\);

\AVG_asp|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~49_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(14));

\AVG_asp|avg_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(13),
	asdata => \AVG_asp|sum\(14),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(11));

\adc_data[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adc_data(15),
	o => \adc_data[15]~input_o\);

\AVG_asp|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|Add0~53_sumout\ = SUM(( \AVG_asp|sum\(15) ) + ( \adc_data[15]~input_o\ ) + ( \AVG_asp|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \AVG_asp|ALT_INV_sum\(15),
	dataf => \ALT_INV_adc_data[15]~input_o\,
	cin => \AVG_asp|Add0~50\,
	sumout => \AVG_asp|Add0~53_sumout\);

\AVG_asp|sum[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|Add0~53_sumout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|sum\(15));

\AVG_asp|avg_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(14),
	asdata => \AVG_asp|sum\(15),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	sload => \L_sel~input_o\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(12));

\AVG_asp|avg_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(15),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(13));

\AVG_asp|avg_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(15),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(14));

\AVG_asp|avg_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|sum\(15),
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	ena => \AVG_asp|avg_result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_result\(15));

\AVG_asp|avg_rdy~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \AVG_asp|avg_rdy~0_combout\ = (!\AVG_asp|enable~q\ & (\AVG_asp|avg_rdy~q\)) # (\AVG_asp|enable~q\ & ((\adc_data_rdy~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \AVG_asp|ALT_INV_avg_rdy~q\,
	datab => \AVG_asp|ALT_INV_enable~q\,
	datac => \ALT_INV_adc_data_rdy~input_o\,
	combout => \AVG_asp|avg_rdy~0_combout\);

\AVG_asp|avg_rdy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \AVG_asp|avg_rdy~0_combout\,
	clrn => \AVG_asp|ALT_INV_avg_result[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AVG_asp|avg_rdy~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\test_AVG|send.data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \test_AVG|send.data[0]~0_combout\ = !\test_AVG|send.data\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \test_AVG|ALT_INV_send.data\(0),
	combout => \test_AVG|send.data[0]~0_combout\);

\test_AVG|send.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \test_AVG|send.data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \test_AVG|send.data\(0));

\test_AVG|send.data[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \test_AVG|send.data[0]~_wirecell_combout\ = !\test_AVG|send.data\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \test_AVG|ALT_INV_send.data\(0),
	combout => \test_AVG|send.data[0]~_wirecell_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( (!\tdma_min|slots|count\(2) & (((!\tdma_min|slots|count\(3)) # 
-- (\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( (!\tdma_min|slots|count\(2) & (((\tdma_min|slots|count\(3) & \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))))) 
-- # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011101100011011101100010001000110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datac => \tdma_min|slots|ALT_INV_count\(3),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~0_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~1_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2_combout\);

\tdma_min|interfaces:2:interface|recv.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) 
-- # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~3_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~4_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5_combout\);

\tdma_min|interfaces:2:interface|recv.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(1));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) 
-- # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~6_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~7_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8_combout\);

\tdma_min|interfaces:2:interface|recv.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) 
-- # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~9_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~10_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11_combout\);

\tdma_min|interfaces:2:interface|recv.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) 
-- # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~12_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~13_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14_combout\);

\tdma_min|interfaces:2:interface|recv.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(4));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) 
-- # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~15_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~16_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17_combout\);

\tdma_min|interfaces:2:interface|recv.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(5));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))))) 
-- # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~18_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~19_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20_combout\);

\tdma_min|interfaces:2:interface|recv.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(6));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) 
-- # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~21_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~22_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\);

\tdma_min|interfaces:2:interface|recv.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(7));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) 
-- # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~24_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~25_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26_combout\);

\tdma_min|interfaces:2:interface|recv.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(8));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))))) 
-- # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~27_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~28_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\);

\tdma_min|interfaces:2:interface|recv.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(9));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~30_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~31_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32_combout\);

\tdma_min|interfaces:2:interface|recv.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(10));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~33_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~34_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35_combout\);

\tdma_min|interfaces:2:interface|recv.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(11));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~36_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~37_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38_combout\);

\tdma_min|interfaces:2:interface|recv.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(12));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~39_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~40_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41_combout\);

\tdma_min|interfaces:2:interface|recv.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(13));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~42_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~43_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44_combout\);

\tdma_min|interfaces:2:interface|recv.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(14));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~45_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~46_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47_combout\);

\tdma_min|interfaces:2:interface|recv.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(15));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~48_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~49_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50_combout\);

\tdma_min|interfaces:2:interface|recv.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(16));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~54_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~55_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56_combout\);

\tdma_min|interfaces:2:interface|recv.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(18));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~57_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~58_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59_combout\);

\tdma_min|interfaces:2:interface|recv.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(19));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~60_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~61_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62_combout\);

\tdma_min|interfaces:2:interface|recv.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(20));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~63_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~64_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65_combout\);

\tdma_min|interfaces:2:interface|recv.data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(21));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~66_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~67_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68_combout\);

\tdma_min|interfaces:2:interface|recv.data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(22));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~69_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~70_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71_combout\);

\tdma_min|interfaces:2:interface|recv.data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(23));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~72_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~73_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74_combout\);

\tdma_min|interfaces:2:interface|recv.data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(24));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~75_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~76_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77_combout\);

\tdma_min|interfaces:2:interface|recv.data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(25));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~78_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~79_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80_combout\);

\tdma_min|interfaces:2:interface|recv.data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(26));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:8:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clk~input_o\,
	clk1 => \clk~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(3)) # 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(3) & 
-- ((\tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))))) # (\tdma_min|slots|count\(2) & (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(3),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datad => \tdma_min|interfaces:8:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) ) # ( \tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data[0]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[0]~1_combout\ & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~81_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~82_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83_combout\);

\tdma_min|interfaces:2:interface|recv.data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(27));
END structure;


