# Licensing information can be found at LICENSE.incore
# Test generated by user - sushanth at 2021-12-31 23:36:53

#include "model_test.h" 
#include "arch_test.h"
RVTEST_ISA("RV64IMACSUZicsr_Zifencei")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN
	andi x3,x0 ,0
	andi x4,x0 ,0
	andi x31 ,x0 ,0
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4
	addi x3 ,x3 ,val
	addi x4 ,x4 ,7
	add x31 ,x3 ,x4

RVTEST_CODE_END
RVMODEL_HALT


RVTEST_DATA_BEGIN

RVTEST_DATA_END


RVMODEL_DATA_BEGIN
signature_start:
 .fill 30,4,0xdeadbeef

RVMODEL_DATA_END

