

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_33_110'
================================================================
* Date:           Thu Dec 26 18:43:19 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.391 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      166|      166|         1|          1|          1|   166|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    837|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     177|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     177|    873|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |i_41_fu_88_p2          |         +|   0|  0|   15|           8|           1|
    |and_ln820_fu_119_p2    |       and|   0|  0|  166|         166|         166|
    |icmp_ln33_fu_82_p2     |      icmp|   0|  0|   11|           8|           8|
    |p_Result_40_fu_124_p2  |      icmp|   0|  0|   62|         166|           1|
    |shl_ln820_fu_105_p2    |       shl|   0|  0|  579|           1|         166|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |p_Repl2_s_fu_130_p2    |       xor|   0|  0|    2|           1|           1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  837|         351|         345|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_29_fu_42               |   9|          2|    8|         16|
    |p_Val2_s_fu_46           |   9|          2|  166|        332|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  176|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_29_fu_42               |    8|   0|    8|          0|
    |p_Val2_s_fu_46           |  166|   0|  166|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  177|   0|  177|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_33_110|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_33_110|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_33_110|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_33_110|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_33_110|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_33_110|  return value|
|lambda_V_7         |   in|  166|     ap_none|                             lambda_V_7|        scalar|
|b_V_4              |   in|  166|     ap_none|                                  b_V_4|        scalar|
|p_Val2_out         |  out|  166|      ap_vld|                             p_Val2_out|       pointer|
|p_Val2_out_ap_vld  |  out|    1|      ap_vld|                             p_Val2_out|       pointer|
+-------------------+-----+-----+------------+---------------------------------------+--------------+

