// Seed: 1371653207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  ;
  always @(id_6 or posedge -1'b0) $unsigned(83);
  ;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1
);
  assign id_1 = id_0;
  wire [-1 : -1] id_3;
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
