// Seed: 1746929651
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 ();
  inout tri1 id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  parameter id_6 = -1;
  supply0 id_7 = 1 ? ~id_5 : 1;
  assign id_5 = id_6;
  assign id_3 = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd6,
    parameter id_2 = 32'd15,
    parameter id_4 = 32'd57
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  output wire _id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  logic ["" : 1] _id_4 = -1;
  logic [id_1 : id_2] id_5[1 : id_4] = -1;
endmodule
