; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_hardtanh_backward_mul_sigmoid_80(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %6 = shl i32 %5, 8, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 254, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = srem i32 %10, 768, !dbg !14
  %12 = sdiv i32 %10, 3072, !dbg !15
  %13 = sext i32 %10 to i64, !dbg !16
  %14 = getelementptr float, ptr addrspace(1) %0, i64 %13, !dbg !16
  %15 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %14, i1 true) #1, !dbg !17
  %16 = extractvalue { i32, i32 } %15, 0, !dbg !17
  %17 = extractvalue { i32, i32 } %15, 1, !dbg !17
  %18 = mul nsw i32 %12, 768, !dbg !18
  %19 = add nsw i32 %18, %11, !dbg !19
  %20 = sext i32 %19 to i64, !dbg !20
  %21 = getelementptr float, ptr addrspace(1) %1, i64 %20, !dbg !20
  %22 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %21, i1 true) #1, !dbg !21
  %23 = extractvalue { i32, i32 } %22, 0, !dbg !21
  %24 = extractvalue { i32, i32 } %22, 1, !dbg !21
  %25 = bitcast i32 %23 to float, !dbg !21
  %26 = bitcast i32 %24 to float, !dbg !21
  %27 = fsub float 0.000000e+00, %25, !dbg !22
  %28 = fsub float 0.000000e+00, %26, !dbg !22
  %29 = fmul float %27, 0x3FF7154760000000, !dbg !26
  %30 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %29) #1, !dbg !26
  %31 = fmul float %28, 0x3FF7154760000000, !dbg !26
  %32 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %31) #1, !dbg !26
  %33 = fadd float %30, 1.000000e+00, !dbg !27
  %34 = fadd float %32, 1.000000e+00, !dbg !27
  %35 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %33) #1, !dbg !28
  %36 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %34) #1, !dbg !28
  %37 = getelementptr i1, ptr addrspace(1) %2, i64 %13, !dbg !29
  %38 = insertelement <2 x i32> poison, i32 %16, i64 0, !dbg !17
  %39 = insertelement <2 x i32> %38, i32 %17, i64 1, !dbg !17
  %40 = bitcast <2 x i32> %39 to <2 x float>, !dbg !17
  %41 = insertelement <2 x float> poison, float %35, i64 0, !dbg !30
  %42 = insertelement <2 x float> %41, float %36, i64 1, !dbg !30
  %43 = fmul <2 x float> %42, %40, !dbg !30
  %44 = fcmp ole <2 x float> %43, zeroinitializer, !dbg !31
  %45 = fcmp oge <2 x float> %43, splat (float 6.000000e+00), !dbg !32
  %46 = or <2 x i1> %44, %45, !dbg !33
  %47 = zext <2 x i1> %46 to <2 x i8>, !dbg !34
  %48 = bitcast <2 x i8> %47 to i16, !dbg !34
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %48, ptr addrspace(1) %37, i1 true) #1, !dbg !34
  ret void, !dbg !35
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "chfwcw2lptjya7ytdxbvhml3eng2fvyvwmqrfq6aoswrhyiikouw.py", directory: "inductor_cache/hf")
!4 = !{ptr @triton_poi_fused_hardtanh_backward_mul_sigmoid_80, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_hardtanh_backward_mul_sigmoid_80, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_hardtanh_backward_mul_sigmoid_80", linkageName: "triton_poi_fused_hardtanh_backward_mul_sigmoid_80", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 19, scope: !7)
!16 = !DILocation(line: 27, column: 30, scope: !7)
!17 = !DILocation(line: 27, column: 35, scope: !7)
!18 = !DILocation(line: 28, column: 39, scope: !7)
!19 = !DILocation(line: 28, column: 35, scope: !7)
!20 = !DILocation(line: 28, column: 30, scope: !7)
!21 = !DILocation(line: 28, column: 44, scope: !7)
!22 = !DILocation(line: 47, column: 30, scope: !23, inlinedAt: !25)
!23 = distinct !DILexicalBlockFile(scope: !7, file: !24, discriminator: 0)
!24 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!25 = !DILocation(line: 29, column: 22, scope: !7)
!26 = !DILocation(line: 47, column: 29, scope: !23, inlinedAt: !25)
!27 = !DILocation(line: 47, column: 20, scope: !23, inlinedAt: !25)
!28 = !DILocation(line: 47, column: 16, scope: !23, inlinedAt: !25)
!29 = !DILocation(line: 36, column: 25, scope: !7)
!30 = !DILocation(line: 30, column: 18, scope: !7)
!31 = !DILocation(line: 32, column: 19, scope: !7)
!32 = !DILocation(line: 34, column: 19, scope: !7)
!33 = !DILocation(line: 35, column: 18, scope: !7)
!34 = !DILocation(line: 36, column: 36, scope: !7)
!35 = !DILocation(line: 36, column: 4, scope: !7)
