$date
	Wed Aug 28 10:32:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1_tb $end
$var wire 1 ! s1 $end
$var wire 1 " s0 $end
$var wire 4 # i [3:0] $end
$var wire 1 $ f $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' C $end
$var reg 1 ( D $end
$var integer 32 ) k [31:0] $end
$scope module func $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 " s0 $end
$var wire 1 ! s1 $end
$var reg 1 $ f $end
$var reg 4 * i [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011 *
b0 )
0(
0'
0&
0%
1$
b1011 #
0"
0!
$end
#10
b101 #
b101 *
1(
b1 )
#20
b1011 #
b1011 *
1'
0(
b10 )
#30
0$
b0 #
b0 *
1(
b11 )
#40
1$
b1011 #
b1011 *
1"
1&
0'
0(
b100 )
#50
0$
b101 #
b101 *
1(
b101 )
#60
1$
b1011 #
b1011 *
1'
0(
b110 )
#70
0$
b0 #
b0 *
1(
b111 )
#80
b1011 #
b1011 *
1!
1%
0"
0&
0'
0(
b1000 )
#90
1$
b101 #
b101 *
1(
b1001 )
#100
0$
b1011 #
b1011 *
1'
0(
b1010 )
#110
b0 #
b0 *
1(
b1011 )
#120
1$
b1011 #
b1011 *
1"
1&
0'
0(
b1100 )
#130
0$
b101 #
b101 *
1(
b1101 )
#140
1$
b1011 #
b1011 *
1'
0(
b1110 )
#150
0$
b0 #
b0 *
1(
b1111 )
#160
b10000 )
