<stg><name>kalman_filter_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5</name>


<trans_list>

<trans id="216" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i18 0, i18 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i13 1, i13 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.body85:0 %indvar_flatten_load = load i18 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body85:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body85:2 %icmp_ln64 = icmp_eq  i18 %indvar_flatten_load, i18 262080

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body85:3 %add_ln64 = add i18 %indvar_flatten_load, i18 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body85:4 %br_ln64 = br i1 %icmp_ln64, void %for.inc138, void %VITIS_LOOP_79_6.exitStub

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc138:0 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc138:4 %icmp_ln65 = icmp_eq  i7 %i_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc138:5 %select_ln64 = select i1 %icmp_ln65, i7 0, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
for.inc138:10 %i_3_cast177 = zext i7 %select_ln64

]]></Node>
<StgValue><ssdm name="i_3_cast177"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc138:12 %p_arr_1_V_addr = getelementptr i19 %p_arr_1_V, i64 0, i64 %i_3_cast177

]]></Node>
<StgValue><ssdm name="p_arr_1_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="6">
<![CDATA[
for.inc138:13 %p_arr_1_V_load = load i6 %p_arr_1_V_addr

]]></Node>
<StgValue><ssdm name="p_arr_1_V_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="7">
<![CDATA[
for.inc138:21 %trunc_ln70 = trunc i7 %select_ln64

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc138:28 %u_hat_arr_V_addr = getelementptr i19 %u_hat_arr_V, i64 0, i64 %i_3_cast177

]]></Node>
<StgValue><ssdm name="u_hat_arr_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc138:55 %add_ln65 = add i7 %select_ln64, i7 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc138:56 %store_ln65 = store i18 %add_ln64, i18 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc138:58 %store_ln65 = store i7 %add_ln65, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="6">
<![CDATA[
for.inc138:13 %p_arr_1_V_load = load i6 %p_arr_1_V_addr

]]></Node>
<StgValue><ssdm name="p_arr_1_V_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="19">
<![CDATA[
for.inc138:14 %sext_ln1347 = sext i19 %p_arr_1_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc138:15 %calc_temp_arr_V = add i19 %p_arr_1_V_load, i19 1

]]></Node>
<StgValue><ssdm name="calc_temp_arr_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc138:16 %ret_V = add i20 %sext_ln1347, i20 65

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="25" op_1_bw="19" op_2_bw="6">
<![CDATA[
for.inc138:17 %t_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %calc_temp_arr_V, i6 0

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="25" op_0_bw="20">
<![CDATA[
for.inc138:18 %sext_ln1303 = sext i20 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln1303"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="29" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="66" st_id="3" stage="28" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="67" st_id="4" stage="27" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="68" st_id="5" stage="26" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="69" st_id="6" stage="25" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="70" st_id="7" stage="24" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="71" st_id="8" stage="23" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="72" st_id="9" stage="22" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="73" st_id="10" stage="21" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="74" st_id="11" stage="20" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="75" st_id="12" stage="19" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="76" st_id="13" stage="18" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="77" st_id="14" stage="17" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="78" st_id="15" stage="16" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="79" st_id="16" stage="15" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="80" st_id="17" stage="14" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="81" st_id="18" stage="13" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="82" st_id="19" stage="12" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="83" st_id="20" stage="11" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="84" st_id="21" stage="10" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="85" st_id="22" stage="9" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="86" st_id="23" stage="8" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="87" st_id="24" stage="7" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="88" st_id="25" stage="6" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="89" st_id="26" stage="5" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="90" st_id="27" stage="4" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="91" st_id="28" stage="3" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="92" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc138:1 %t_load = load i13 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="93" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc138:6 %add_ln64_1 = add i13 %t_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="94" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc138:7 %select_ln64_1 = select i1 %icmp_ln65, i13 %add_ln64_1, i13 %t_load

]]></Node>
<StgValue><ssdm name="select_ln64_1"/></StgValue>
</operation>

<operation id="95" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="13">
<![CDATA[
for.inc138:8 %zext_ln64 = zext i13 %select_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="96" st_id="29" stage="2" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>

<operation id="97" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="12">
<![CDATA[
for.inc138:22 %shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i6.i12, i6 %trunc_ln70, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="98" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc138:23 %add_ln70 = add i18 %shl_ln1, i18 %zext_ln64

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="99" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="18">
<![CDATA[
for.inc138:24 %zext_ln813 = zext i18 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="100" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc138:25 %in_local_V_addr = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln813

]]></Node>
<StgValue><ssdm name="in_local_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="18">
<![CDATA[
for.inc138:26 %lhs_V = load i18 %in_local_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="102" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="6">
<![CDATA[
for.inc138:29 %rhs = load i6 %u_hat_arr_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="103" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc138:57 %store_ln65 = store i13 %select_ln64_1, i13 %t

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="104" st_id="30" stage="1" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:19 %sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303

]]></Node>
<StgValue><ssdm name="sdiv_ln1303"/></StgValue>
</operation>

<operation id="105" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19">
<![CDATA[
for.inc138:20 %k_arr_V = trunc i19 %sdiv_ln1303

]]></Node>
<StgValue><ssdm name="k_arr_V"/></StgValue>
</operation>

<operation id="106" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="18">
<![CDATA[
for.inc138:26 %lhs_V = load i18 %in_local_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="107" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="20" op_0_bw="19">
<![CDATA[
for.inc138:27 %sext_ln813 = sext i19 %lhs_V

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="108" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="6">
<![CDATA[
for.inc138:29 %rhs = load i6 %u_hat_arr_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="109" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="20" op_0_bw="19">
<![CDATA[
for.inc138:30 %sext_ln813_1 = sext i19 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="110" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc138:31 %ret_V_1 = sub i20 %sext_ln813, i20 %sext_ln813_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="111" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="39" op_0_bw="19">
<![CDATA[
for.inc138:32 %sext_ln1271 = sext i19 %k_arr_V

]]></Node>
<StgValue><ssdm name="sext_ln1271"/></StgValue>
</operation>

<operation id="112" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="39" op_0_bw="20">
<![CDATA[
for.inc138:33 %sext_ln1273 = sext i20 %ret_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="113" st_id="30" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc138:34 %r_V_2 = mul i39 %sext_ln1273, i39 %sext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="114" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="20" op_0_bw="19">
<![CDATA[
for.inc138:43 %sext_ln813_2 = sext i19 %k_arr_V

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="115" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc138:44 %ret_V_5 = sub i20 64, i20 %sext_ln813_2

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="116" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="39" op_0_bw="20">
<![CDATA[
for.inc138:45 %sext_ln1271_1 = sext i20 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1271_1"/></StgValue>
</operation>

<operation id="117" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="39" op_0_bw="19">
<![CDATA[
for.inc138:46 %sext_ln1273_1 = sext i19 %calc_temp_arr_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="118" st_id="30" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc138:47 %r_V = mul i39 %sext_ln1271_1, i39 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="119" st_id="31" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc138:34 %r_V_2 = mul i39 %sext_ln1273, i39 %sext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="120" st_id="31" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc138:47 %r_V = mul i39 %sext_ln1271_1, i39 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="121" st_id="32" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc138:34 %r_V_2 = mul i39 %sext_ln1273, i39 %sext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="122" st_id="32" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc138:47 %r_V = mul i39 %sext_ln1271_1, i39 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="145" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
VITIS_LOOP_79_6.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="123" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc138:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_64_4_VITIS_LOOP_65_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="124" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc138:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262080, i64 262080, i64 262080

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="125" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc138:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="126" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc138:11 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="127" st_id="33" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc138:34 %r_V_2 = mul i39 %sext_ln1273, i39 %sext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="128" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="25" op_1_bw="19" op_2_bw="6">
<![CDATA[
for.inc138:35 %lhs_V_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %rhs, i6 0

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="39">
<![CDATA[
for.inc138:36 %trunc_ln1347 = trunc i39 %r_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln1347"/></StgValue>
</operation>

<operation id="130" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc138:37 %ret_V_4 = add i25 %lhs_V_2, i25 %trunc_ln1347

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="131" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc138:38 %trunc_ln7 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %ret_V_4, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="132" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
for.inc138:39 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %r_V_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="133" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="1">
<![CDATA[
for.inc138:40 %zext_ln377 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="134" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc138:41 %add_ln377 = add i19 %zext_ln377, i19 %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln377"/></StgValue>
</operation>

<operation id="135" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="19" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc138:42 %store_ln70 = store i19 %add_ln377, i6 %u_hat_arr_V_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="136" st_id="33" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc138:47 %r_V = mul i39 %sext_ln1271_1, i39 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="137" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc138:48 %trunc_ln818_1 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln818_1"/></StgValue>
</operation>

<operation id="138" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
for.inc138:49 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %r_V, i32 5

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="139" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="1">
<![CDATA[
for.inc138:50 %zext_ln377_1 = zext i1 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln377_1"/></StgValue>
</operation>

<operation id="140" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc138:51 %add_ln377_1 = add i19 %zext_ln377_1, i19 %trunc_ln818_1

]]></Node>
<StgValue><ssdm name="add_ln377_1"/></StgValue>
</operation>

<operation id="141" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="19" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc138:52 %store_ln72 = store i19 %add_ln377_1, i6 %p_arr_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="142" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc138:53 %out_local_V_addr_1 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln813

]]></Node>
<StgValue><ssdm name="out_local_V_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="33" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
for.inc138:54 %store_ln74 = store i19 %add_ln377, i18 %out_local_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="144" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.inc138:59 %br_ln65 = br void %for.body85

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
