#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jun 30 16:12:34 2018
# Process ID: 8220
# Current directory: D:/ME/FPGA CD_rev2_1/deney16_dac/uygulama1/ramp_signal/ramp_signal.runs/synth_1
# Command line: vivado.exe -log ramp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ramp.tcl
# Log file: D:/ME/FPGA CD_rev2_1/deney16_dac/uygulama1/ramp_signal/ramp_signal.runs/synth_1/ramp.vds
# Journal file: D:/ME/FPGA CD_rev2_1/deney16_dac/uygulama1/ramp_signal/ramp_signal.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ramp.tcl -notrace
