

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Nov  6 21:11:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      174|      174|  1.740 us|  1.740 us|  175|  175|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                  |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_firI1_fu_190  |firI1  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_firQ1_fu_228  |firQ1  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_firI2_fu_266  |firI2  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_firQ2_fu_304  |firQ2  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    8|   15296|  18246|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    130|    -|
|Register         |        -|    -|     139|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|   15435|  18378|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      14|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U74      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|   205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U75  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |grp_firI1_fu_190                        |firI1                               |        0|   0|  3571|  4182|    0|
    |grp_firI2_fu_266                        |firI2                               |        0|   0|  3571|  4182|    0|
    |grp_firQ1_fu_228                        |firQ1                               |        0|   2|  3872|  4551|    0|
    |grp_firQ2_fu_304                        |firQ2                               |        0|   2|  3872|  4551|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        0|   8| 15296| 18246|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  42|          8|    1|          8|
    |grp_fu_342_ce      |   9|          2|    1|          2|
    |grp_fu_342_p0      |  14|          3|   32|         96|
    |grp_fu_342_p1      |  14|          3|   32|         96|
    |grp_fu_346_ce      |   9|          2|    1|          2|
    |grp_fu_346_opcode  |  14|          3|    2|          6|
    |grp_fu_346_p0      |  14|          3|   32|         96|
    |grp_fu_346_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 130|         27|  133|        402|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   7|   0|    7|          0|
    |grp_firI1_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |grp_firI2_fu_266_ap_start_reg  |   1|   0|    1|          0|
    |grp_firQ1_fu_228_ap_start_reg  |   1|   0|    1|          0|
    |grp_firQ2_fu_304_ap_start_reg  |   1|   0|    1|          0|
    |iValues_0_reg_372              |  32|   0|   32|          0|
    |iValues_1_reg_387              |  32|   0|   32|          0|
    |qValues_0_reg_377              |  32|   0|   32|          0|
    |qValues_1_reg_382              |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 139|   0|  139|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|I         |   in|   32|     ap_none|             I|        scalar|
|Q         |   in|   32|     ap_none|             Q|        scalar|
|X         |  out|   32|      ap_vld|             X|       pointer|
|X_ap_vld  |  out|    1|      ap_vld|             X|       pointer|
|Y         |  out|   32|      ap_vld|             Y|       pointer|
|Y_ap_vld  |  out|    1|      ap_vld|             Y|       pointer|
+----------+-----+-----+------------+--------------+--------------+

