

================================================================
== Vivado HLS Report for 'hw_dot_product'
================================================================
* Date:           Sun Nov 12 18:34:16 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        dot_product
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    335|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    179|
|Register         |        -|      -|     393|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     393|    514|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |grp_fu_255_p2   |     *    |      3|  0|  20|          32|          32|
    |grp_fu_261_p2   |     *    |      3|  0|  20|          32|          32|
    |out_r           |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_279_p2  |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_291_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_285_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_313_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_297_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_307_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_302_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_319_p2   |     +    |      0|  0|  32|          32|          32|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      6|  0| 335|         352|         352|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  33|          6|    4|         24|
    |a_address1  |  33|          6|    4|         24|
    |ap_NS_fsm   |  47|         10|    1|         10|
    |b_address0  |  33|          6|    4|         24|
    |b_address1  |  33|          6|    4|         24|
    +------------+----+-----------+-----+-----------+
    |Total       | 179|         34|   17|        106|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   9|   0|    9|          0|
    |reg_239          |  32|   0|   32|          0|
    |reg_243          |  32|   0|   32|          0|
    |reg_247          |  32|   0|   32|          0|
    |reg_251          |  32|   0|   32|          0|
    |reg_267          |  32|   0|   32|          0|
    |reg_271          |  32|   0|   32|          0|
    |reg_275          |  32|   0|   32|          0|
    |tmp1_reg_409     |  32|   0|   32|          0|
    |tmp2_reg_439     |  32|   0|   32|          0|
    |tmp4_reg_449     |  32|   0|   32|          0|
    |tmp_1_5_reg_414  |  32|   0|   32|          0|
    |tmp_1_9_reg_444  |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 393|   0|  393|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | hw_dot_product | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | hw_dot_product | return value |
|ap_start      |  in |    1| ap_ctrl_hs | hw_dot_product | return value |
|ap_done       | out |    1| ap_ctrl_hs | hw_dot_product | return value |
|ap_idle       | out |    1| ap_ctrl_hs | hw_dot_product | return value |
|ap_ready      | out |    1| ap_ctrl_hs | hw_dot_product | return value |
|a_address0    | out |    4|  ap_memory |        a       |     array    |
|a_ce0         | out |    1|  ap_memory |        a       |     array    |
|a_q0          |  in |   32|  ap_memory |        a       |     array    |
|a_address1    | out |    4|  ap_memory |        a       |     array    |
|a_ce1         | out |    1|  ap_memory |        a       |     array    |
|a_q1          |  in |   32|  ap_memory |        a       |     array    |
|b_address0    | out |    4|  ap_memory |        b       |     array    |
|b_ce0         | out |    1|  ap_memory |        b       |     array    |
|b_q0          |  in |   32|  ap_memory |        b       |     array    |
|b_address1    | out |    4|  ap_memory |        b       |     array    |
|b_ce1         | out |    1|  ap_memory |        b       |     array    |
|b_q1          |  in |   32|  ap_memory |        b       |     array    |
|out_r         | out |   32|   ap_vld   |      out_r     |    pointer   |
|out_r_ap_vld  | out |    1|   ap_vld   |      out_r     |    pointer   |
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [10 x i32]* %a, i64 0, i64 0" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 10 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%a_load = load i32* %a_addr, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 11 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [10 x i32]* %b, i64 0, i64 0" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 12 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%b_load = load i32* %b_addr, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 13 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [10 x i32]* %a, i64 0, i64 1" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 14 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 15 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [10 x i32]* %b, i64 0, i64 1" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 16 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 17 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%a_load = load i32* %a_addr, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 18 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%b_load = load i32* %b_addr, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 19 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 20 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 21 [1/2] (2.32ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 21 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [10 x i32]* %a, i64 0, i64 2" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 22 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 23 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [10 x i32]* %b, i64 0, i64 2" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 24 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 25 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [10 x i32]* %a, i64 0, i64 3" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 26 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 27 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [10 x i32]* %b, i64 0, i64 3" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 28 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 29 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 30 [1/1] (8.51ns)   --->   "%tmp_1 = mul nsw i32 %a_load, %b_load" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 30 'mul' 'tmp_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (8.51ns)   --->   "%tmp_1_1 = mul nsw i32 %a_load_1, %b_load_1" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 31 'mul' 'tmp_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 32 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 33 [1/2] (2.32ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 33 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 34 [1/2] (2.32ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 34 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 35 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [10 x i32]* %a, i64 0, i64 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 36 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.32ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 37 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [10 x i32]* %b, i64 0, i64 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 38 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.32ns)   --->   "%b_load_4 = load i32* %b_addr_4, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 39 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [10 x i32]* %a, i64 0, i64 5" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 40 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 41 'load' 'a_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [10 x i32]* %b, i64 0, i64 5" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 42 'getelementptr' 'b_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%b_load_5 = load i32* %b_addr_5, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 43 'load' 'b_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 44 [1/1] (8.51ns)   --->   "%tmp_1_2 = mul nsw i32 %a_load_2, %b_load_2" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 44 'mul' 'tmp_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (8.51ns)   --->   "%tmp_1_3 = mul nsw i32 %a_load_3, %b_load_3" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 45 'mul' 'tmp_1_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (2.32ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 46 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 47 [1/2] (2.32ns)   --->   "%b_load_4 = load i32* %b_addr_4, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 47 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 48 [1/2] (2.32ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 48 'load' 'a_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%b_load_5 = load i32* %b_addr_5, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 49 'load' 'b_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [10 x i32]* %a, i64 0, i64 6" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 50 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.32ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 51 'load' 'a_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [10 x i32]* %b, i64 0, i64 6" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 52 'getelementptr' 'b_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (2.32ns)   --->   "%b_load_6 = load i32* %b_addr_6, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 53 'load' 'b_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [10 x i32]* %a, i64 0, i64 7" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 54 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.32ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 55 'load' 'a_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [10 x i32]* %b, i64 0, i64 7" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 56 'getelementptr' 'b_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (2.32ns)   --->   "%b_load_7 = load i32* %b_addr_7, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 57 'load' 'b_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 58 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %tmp_1, %tmp_1_1" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 58 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 59 [1/1] (8.51ns)   --->   "%tmp_1_4 = mul nsw i32 %a_load_4, %b_load_4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 59 'mul' 'tmp_1_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (8.51ns)   --->   "%tmp_1_5 = mul nsw i32 %a_load_5, %b_load_5" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 60 'mul' 'tmp_1_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 61 'load' 'a_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 62 [1/2] (2.32ns)   --->   "%b_load_6 = load i32* %b_addr_6, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 62 'load' 'b_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 63 [1/2] (2.32ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 63 'load' 'a_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 64 [1/2] (2.32ns)   --->   "%b_load_7 = load i32* %b_addr_7, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 64 'load' 'b_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [10 x i32]* %a, i64 0, i64 8" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 65 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.32ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 66 'load' 'a_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [10 x i32]* %b, i64 0, i64 8" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 67 'getelementptr' 'b_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (2.32ns)   --->   "%b_load_8 = load i32* %b_addr_8, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 68 'load' 'b_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [10 x i32]* %a, i64 0, i64 9" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 69 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (2.32ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 70 'load' 'a_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [10 x i32]* %b, i64 0, i64 9" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 71 'getelementptr' 'b_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (2.32ns)   --->   "%b_load_9 = load i32* %b_addr_9, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 72 'load' 'b_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 73 [1/1] (8.51ns)   --->   "%tmp_1_6 = mul nsw i32 %a_load_6, %b_load_6" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 73 'mul' 'tmp_1_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (8.51ns)   --->   "%tmp_1_7 = mul nsw i32 %a_load_7, %b_load_7" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 74 'mul' 'tmp_1_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (2.32ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 75 'load' 'a_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 76 [1/2] (2.32ns)   --->   "%b_load_8 = load i32* %b_addr_8, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 76 'load' 'b_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 77 [1/2] (2.32ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 77 'load' 'a_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 78 [1/2] (2.32ns)   --->   "%b_load_9 = load i32* %b_addr_9, align 4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 78 'load' 'b_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_1_3, %tmp_1_4" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 79 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %tmp_1_2" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 80 'add' 'tmp2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 81 [1/1] (8.51ns)   --->   "%tmp_1_8 = mul nsw i32 %a_load_8, %b_load_8" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 81 'mul' 'tmp_1_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (8.51ns)   --->   "%tmp_1_9 = mul nsw i32 %a_load_9, %b_load_9" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 82 'mul' 'tmp_1_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.74>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_1_5, %tmp_1_6" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 83 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_1_8, %tmp_1_9" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 84 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp7, %tmp_1_7" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 85 'add' 'tmp6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 86 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp6, %tmp5" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 86 'add' 'tmp4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %a) nounwind, !map !7"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %b) nounwind, !map !13"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !17"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @hw_dot_product_str) nounwind"   --->   Operation 90 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 91 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 92 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%product_1_9 = add nsw i32 %tmp4, %tmp" [dot_product/source/hw_array_dot_pr.cpp:13]   --->   Operation 92 'add' 'product_1_9' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_r, i32 %product_1_9) nounwind" [dot_product/source/hw_array_dot_pr.cpp:17]   --->   Operation 93 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [dot_product/source/hw_array_dot_pr.cpp:19]   --->   Operation 94 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_addr      (getelementptr) [ 0010000000]
b_addr      (getelementptr) [ 0010000000]
a_addr_1    (getelementptr) [ 0010000000]
b_addr_1    (getelementptr) [ 0010000000]
a_load      (load         ) [ 0001000000]
b_load      (load         ) [ 0001000000]
a_load_1    (load         ) [ 0001000000]
b_load_1    (load         ) [ 0001000000]
a_addr_2    (getelementptr) [ 0001000000]
b_addr_2    (getelementptr) [ 0001000000]
a_addr_3    (getelementptr) [ 0001000000]
b_addr_3    (getelementptr) [ 0001000000]
tmp_1       (mul          ) [ 0000100000]
tmp_1_1     (mul          ) [ 0000100000]
a_load_2    (load         ) [ 0000100000]
b_load_2    (load         ) [ 0000100000]
a_load_3    (load         ) [ 0000100000]
b_load_3    (load         ) [ 0000100000]
a_addr_4    (getelementptr) [ 0000100000]
b_addr_4    (getelementptr) [ 0000100000]
a_addr_5    (getelementptr) [ 0000100000]
b_addr_5    (getelementptr) [ 0000100000]
tmp_1_2     (mul          ) [ 0000011000]
tmp_1_3     (mul          ) [ 0000011000]
a_load_4    (load         ) [ 0000010000]
b_load_4    (load         ) [ 0000010000]
a_load_5    (load         ) [ 0000010000]
b_load_5    (load         ) [ 0000010000]
a_addr_6    (getelementptr) [ 0000010000]
b_addr_6    (getelementptr) [ 0000010000]
a_addr_7    (getelementptr) [ 0000010000]
b_addr_7    (getelementptr) [ 0000010000]
tmp1        (add          ) [ 0000011111]
tmp_1_4     (mul          ) [ 0000001000]
tmp_1_5     (mul          ) [ 0000001110]
a_load_6    (load         ) [ 0000001000]
b_load_6    (load         ) [ 0000001000]
a_load_7    (load         ) [ 0000001000]
b_load_7    (load         ) [ 0000001000]
a_addr_8    (getelementptr) [ 0000001000]
b_addr_8    (getelementptr) [ 0000001000]
a_addr_9    (getelementptr) [ 0000001000]
b_addr_9    (getelementptr) [ 0000001000]
tmp_1_6     (mul          ) [ 0000000110]
tmp_1_7     (mul          ) [ 0000000110]
a_load_8    (load         ) [ 0000000100]
b_load_8    (load         ) [ 0000000100]
a_load_9    (load         ) [ 0000000100]
b_load_9    (load         ) [ 0000000100]
tmp3        (add          ) [ 0000000000]
tmp2        (add          ) [ 0000000111]
tmp_1_8     (mul          ) [ 0000000010]
tmp_1_9     (mul          ) [ 0000000010]
tmp5        (add          ) [ 0000000000]
tmp7        (add          ) [ 0000000000]
tmp6        (add          ) [ 0000000000]
tmp4        (add          ) [ 0000000001]
StgValue_87 (specbitsmap  ) [ 0000000000]
StgValue_88 (specbitsmap  ) [ 0000000000]
StgValue_89 (specbitsmap  ) [ 0000000000]
StgValue_90 (spectopmodule) [ 0000000000]
tmp         (add          ) [ 0000000000]
product_1_9 (add          ) [ 0000000000]
StgValue_93 (write        ) [ 0000000000]
StgValue_94 (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_dot_product_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="StgValue_93_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_93/9 "/>
</bind>
</comp>

<comp id="41" class="1004" name="a_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="1" slack="0"/>
<pin id="45" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="78" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="1"/>
<pin id="80" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/1 a_load_2/2 a_load_3/2 a_load_4/3 a_load_5/3 a_load_6/4 a_load_7/4 a_load_8/5 a_load_9/5 "/>
</bind>
</comp>

<comp id="55" class="1004" name="b_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="1" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="1"/>
<pin id="93" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/1 b_load_2/2 b_load_3/2 b_load_4/3 b_load_5/3 b_load_6/4 b_load_7/4 b_load_8/5 b_load_9/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="a_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="1" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="a_addr_2_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="a_addr_3_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="b_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="a_addr_4_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_4/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_addr_4_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_4/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="a_addr_5_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_5/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="b_addr_5_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_5/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="a_addr_6_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_6/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="b_addr_6_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_6/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="a_addr_7_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_7/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="b_addr_7_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_7/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="a_addr_8_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_8/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="b_addr_8_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_8/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="a_addr_9_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_9/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="b_addr_9_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_9/5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load a_load_2 a_load_4 a_load_6 a_load_8 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load b_load_2 b_load_4 b_load_6 b_load_8 "/>
</bind>
</comp>

<comp id="247" class="1005" name="reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 a_load_3 a_load_5 a_load_7 a_load_9 "/>
</bind>
</comp>

<comp id="251" class="1005" name="reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_1 b_load_3 b_load_5 b_load_7 b_load_9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/3 tmp_1_2/4 tmp_1_4/5 tmp_1_6/6 tmp_1_8/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1/3 tmp_1_3/4 tmp_1_5/5 tmp_1_7/6 tmp_1_9/7 "/>
</bind>
</comp>

<comp id="267" class="1005" name="reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_1_2 tmp_1_6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 tmp_1_3 tmp_1_7 "/>
</bind>
</comp>

<comp id="275" class="1005" name="reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_4 tmp_1_8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2"/>
<pin id="287" dir="0" index="1" bw="32" slack="1"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2"/>
<pin id="294" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="3"/>
<pin id="299" dir="0" index="1" bw="32" slack="2"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="3"/>
<pin id="321" dir="0" index="1" bw="32" slack="5"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="product_1_9_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="product_1_9/9 "/>
</bind>
</comp>

<comp id="329" class="1005" name="a_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="1"/>
<pin id="331" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="b_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="1"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="a_addr_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="b_addr_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="a_addr_2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="b_addr_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="a_addr_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="b_addr_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="a_addr_4_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="1"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_4 "/>
</bind>
</comp>

<comp id="374" class="1005" name="b_addr_4_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_4 "/>
</bind>
</comp>

<comp id="379" class="1005" name="a_addr_5_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_5 "/>
</bind>
</comp>

<comp id="384" class="1005" name="b_addr_5_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_5 "/>
</bind>
</comp>

<comp id="389" class="1005" name="a_addr_6_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_6 "/>
</bind>
</comp>

<comp id="394" class="1005" name="b_addr_6_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_6 "/>
</bind>
</comp>

<comp id="399" class="1005" name="a_addr_7_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_7 "/>
</bind>
</comp>

<comp id="404" class="1005" name="b_addr_7_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_7 "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="5"/>
<pin id="411" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_1_5_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="3"/>
<pin id="416" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_5 "/>
</bind>
</comp>

<comp id="419" class="1005" name="a_addr_8_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_8 "/>
</bind>
</comp>

<comp id="424" class="1005" name="b_addr_8_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_8 "/>
</bind>
</comp>

<comp id="429" class="1005" name="a_addr_9_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_9 "/>
</bind>
</comp>

<comp id="434" class="1005" name="b_addr_9_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_9 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="3"/>
<pin id="441" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_1_9_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_9 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp4_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="32" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="41" pin=2"/></net>

<net id="54"><net_src comp="41" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="68"><net_src comp="55" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="95" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="104" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="131" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="140" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="149" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="166"><net_src comp="158" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="202"><net_src comp="194" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="220"><net_src comp="212" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="226"><net_src comp="0" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="229"><net_src comp="221" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="242"><net_src comp="49" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="63" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="49" pin="7"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="63" pin="7"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="239" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="243" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="247" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="251" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="255" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="261" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="255" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="267" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="271" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="275" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="267" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="267" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="275" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="271" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="297" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="328"><net_src comp="323" pin="2"/><net_sink comp="34" pin=2"/></net>

<net id="332"><net_src comp="41" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="337"><net_src comp="55" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="342"><net_src comp="69" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="347"><net_src comp="82" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="352"><net_src comp="95" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="357"><net_src comp="104" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="362"><net_src comp="113" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="367"><net_src comp="122" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="372"><net_src comp="131" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="377"><net_src comp="140" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="382"><net_src comp="149" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="387"><net_src comp="158" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="392"><net_src comp="167" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="397"><net_src comp="176" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="402"><net_src comp="185" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="407"><net_src comp="194" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="412"><net_src comp="279" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="417"><net_src comp="261" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="422"><net_src comp="203" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="427"><net_src comp="212" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="432"><net_src comp="221" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="437"><net_src comp="230" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="442"><net_src comp="291" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="447"><net_src comp="261" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="452"><net_src comp="313" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="323" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {9 }
 - Input state : 
	Port: hw_dot_product : a | {1 2 3 4 5 6 }
	Port: hw_dot_product : b | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		a_load : 1
		b_load : 1
		a_load_1 : 1
		b_load_1 : 1
	State 2
		a_load_2 : 1
		b_load_2 : 1
		a_load_3 : 1
		b_load_3 : 1
	State 3
		a_load_4 : 1
		b_load_4 : 1
		a_load_5 : 1
		b_load_5 : 1
	State 4
		a_load_6 : 1
		b_load_6 : 1
		a_load_7 : 1
		b_load_7 : 1
	State 5
		a_load_8 : 1
		b_load_8 : 1
		a_load_9 : 1
		b_load_9 : 1
	State 6
		tmp2 : 1
	State 7
	State 8
		tmp6 : 1
		tmp4 : 2
	State 9
		product_1_9 : 1
		StgValue_93 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp1_fu_279       |    0    |    0    |    39   |
|          |       tmp3_fu_285       |    0    |    0    |    32   |
|          |       tmp2_fu_291       |    0    |    0    |    32   |
|          |       tmp5_fu_297       |    0    |    0    |    32   |
|    add   |       tmp7_fu_302       |    0    |    0    |    32   |
|          |       tmp6_fu_307       |    0    |    0    |    32   |
|          |       tmp4_fu_313       |    0    |    0    |    32   |
|          |        tmp_fu_319       |    0    |    0    |    32   |
|          |    product_1_9_fu_323   |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_255       |    3    |    0    |    20   |
|          |        grp_fu_261       |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_93_write_fu_34 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |    0    |   335   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|a_addr_1_reg_339|    4   |
|a_addr_2_reg_349|    4   |
|a_addr_3_reg_359|    4   |
|a_addr_4_reg_369|    4   |
|a_addr_5_reg_379|    4   |
|a_addr_6_reg_389|    4   |
|a_addr_7_reg_399|    4   |
|a_addr_8_reg_419|    4   |
|a_addr_9_reg_429|    4   |
| a_addr_reg_329 |    4   |
|b_addr_1_reg_344|    4   |
|b_addr_2_reg_354|    4   |
|b_addr_3_reg_364|    4   |
|b_addr_4_reg_374|    4   |
|b_addr_5_reg_384|    4   |
|b_addr_6_reg_394|    4   |
|b_addr_7_reg_404|    4   |
|b_addr_8_reg_424|    4   |
|b_addr_9_reg_434|    4   |
| b_addr_reg_334 |    4   |
|     reg_239    |   32   |
|     reg_243    |   32   |
|     reg_247    |   32   |
|     reg_251    |   32   |
|     reg_267    |   32   |
|     reg_271    |   32   |
|     reg_275    |   32   |
|  tmp1_reg_409  |   32   |
|  tmp2_reg_439  |   32   |
|  tmp4_reg_449  |   32   |
| tmp_1_5_reg_414|   32   |
| tmp_1_9_reg_444|   32   |
+----------------+--------+
|      Total     |   464  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |  10  |   4  |   40   ||    47   |
| grp_access_fu_49 |  p2  |  10  |   0  |    0   ||    47   |
| grp_access_fu_63 |  p0  |  10  |   4  |   40   ||    47   |
| grp_access_fu_63 |  p2  |  10  |   0  |    0   ||    47   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   80   ||  8.2032 ||   188   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   335  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   188  |
|  Register |    -   |    -   |   464  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    8   |   464  |   523  |
+-----------+--------+--------+--------+--------+
