<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Lab_2_ALU_0_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ALU</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Feb 17 00:59:20 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3a6ad3b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Lab_2_ALU_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Feb 17 00:59:20 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3a6ad3b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ALU</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Feb 17 00:59:20 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:51e31fd2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Lab_2_ALU_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Feb 17 00:59:20 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:51e31fd2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Feb 17 01:01:20 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3a6ad3b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SHAMT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ALUOp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Overflow</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Zero</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/hdl/ALU_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/src/arith_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/src/logical_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/src/shift_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/src/comparator_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Lab_2_ALU_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/hdl/ALU_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/src/arith_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/src/logical_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/src/shift_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea22/src/comparator_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Lab_2_ALU_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Lab_2_ALU_0_2.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Lab_2_ALU_0_2_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Lab_2_ALU_0_2_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Lab_2_ALU_0_2_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Lab_2_ALU_0_2_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ALU</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Lab_2_ALU_0_2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ALU_v1.0</xilinx:displayName>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa3cc3a_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2996e251_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc13963_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffb08fe_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487588cd_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bf1f7b_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a84384_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdbbac7_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f807f0_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb165bc_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7687f63e_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f615bc_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b52a68a_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b5bd8a_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eca6485_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227fe1ed_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c349dac_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5040e9e2_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3670c564_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2b002a_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56135486_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718a614a_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611644a1_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3deb8d27_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d45db06_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7d6b5c_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b723d45_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2d682e_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f65473_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f75ecc7_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ed7645_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f5c0c8_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62dc7980_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa68278_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f000a74_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84f9a36_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9c3fc_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c0434a_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfd3554_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798afe43_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf1a6c3_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6453e536_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee4878e_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d47b38_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f406ea_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4c8e1_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8269de2_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c51c42d_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9253e0_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1559dd43_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd89c12_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af136ef_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbe1da2_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae6bd4f_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c540044_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f989d1_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eec15b5_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d52419e_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3749a2_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4664ea91_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7461e983_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2e9cf2_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d4863b_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57acd9ea_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dad079e_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5000b96d_ARCHIVE_LOCATION">c:/ece1195/labs/lab2/Lab_2/ALU_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="47961c88"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fbd663e0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="dae4712f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
