17:58:41 DEBUG : Logs will be stored at 'C:/Users/a/Desktop/VitisFULL/Vitis_Final_Project/IDE.log'.
17:58:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\a\Desktop\VitisFULL\Vitis_Final_Project\temp_xsdb_launch_script.tcl
17:58:45 INFO  : Registering command handlers for Vitis TCF services
17:58:46 INFO  : Platform repository initialization has completed.
17:58:48 INFO  : XSCT server has started successfully.
17:58:48 INFO  : Successfully done setting XSCT server connection channel  
17:58:48 INFO  : plnx-install-location is set to ''
17:58:49 INFO  : Successfully done setting workspace for the tool. 
17:58:49 INFO  : Successfully done query RDI_DATADIR 
17:59:11 INFO  : Result from executing command 'getProjects': FinalProject
17:59:11 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:59:43 INFO  : Result from executing command 'getProjects': FinalProject
17:59:43 INFO  : Result from executing command 'getPlatforms': FinalProject|C:/Users/a/Desktop/VitisFULL/Vitis_Final_Project/FinalProject/export/FinalProject/FinalProject.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:00:48 INFO  : Bit file 'C:/Users/a/Desktop/VitisFULL/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
18:01:35 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:02:08 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:12 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:02:12 INFO  : 'jtag frequency' command is executed.
18:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:02:14 INFO  : Device configured successfully with "C:/Users/a/Desktop/VitisFULL/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:02:14 INFO  : Context for processor 'microblaze_0' is selected.
18:02:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/a/Desktop/VitisFULL/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:02:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:02:14 INFO  : Context for processor 'microblaze_0' is selected.
18:02:14 INFO  : System reset is completed.
18:02:17 INFO  : 'after 3000' command is executed.
18:02:17 INFO  : Context for processor 'microblaze_0' is selected.
18:02:17 INFO  : The application 'C:/Users/a/Desktop/VitisFULL/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file C:/Users/a/Desktop/VitisFULL/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/a/Desktop/VitisFULL/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/a/Desktop/VitisFULL/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:02:17 INFO  : Context for processor 'microblaze_0' is selected.
18:02:17 INFO  : 'con' command is executed.
18:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:02:17 INFO  : Launch script is exported to file 'C:\Users\a\Desktop\VitisFULL\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:41:25 INFO  : Disconnected from the channel tcfchan#2.
00:28:36 DEBUG : Logs will be stored at 'D:/HWEProjectALLFiles/Vitis_Final_Project/IDE.log'.
00:28:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\HWEProjectALLFiles\Vitis_Final_Project\temp_xsdb_launch_script.tcl
00:28:40 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


00:28:40 INFO  : Platform repository initialization has completed.
00:28:41 INFO  : XSCT server has started successfully.
00:28:41 INFO  : Successfully done setting XSCT server connection channel  
00:28:41 INFO  : plnx-install-location is set to ''
00:28:41 INFO  : Successfully done setting workspace for the tool. 
00:28:43 INFO  : Registering command handlers for Vitis TCF services
00:28:48 INFO  : Successfully done query RDI_DATADIR 
00:33:54 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:33:54 ERROR : Failed to get platform details for the project 'FinalAPP'. Cannot sync application flags.
00:34:25 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:34:25 ERROR : Failed to get platform details for the project 'FinalAPP'. Cannot sync application flags.
00:35:44 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:35:44 ERROR : Failed to get platform details for the project 'FinalAPP'. Cannot sync application flags.
00:35:49 INFO  : Result from executing command 'removePlatformRepo': 
00:36:04 INFO  : Result from executing command 'getProjects': FinalProject
00:36:04 INFO  : Result from executing command 'getPlatforms': 
00:36:04 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:36:30 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
00:36:51 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
00:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:36:56 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:01 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
00:37:01 INFO  : 'jtag frequency' command is executed.
00:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:37:04 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:37:04 INFO  : Context for processor 'microblaze_0' is selected.
00:37:04 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
00:37:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:37:04 INFO  : Context for processor 'microblaze_0' is selected.
00:37:04 INFO  : System reset is completed.
00:37:07 INFO  : 'after 3000' command is executed.
00:37:07 INFO  : Context for processor 'microblaze_0' is selected.
00:37:07 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
00:37:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

00:37:07 INFO  : Context for processor 'microblaze_0' is selected.
00:37:07 INFO  : 'con' command is executed.
00:37:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:37:07 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
00:49:23 INFO  : Result from executing command 'getProjects': FinalProject
00:49:23 INFO  : Result from executing command 'getPlatforms': FinalProject|D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/FinalProject.xpfm
00:49:24 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:49:44 INFO  : Disconnected from the channel tcfchan#3.
00:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:49:55 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:50:25 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
00:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:50:27 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:50:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:36 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
00:50:36 INFO  : 'jtag frequency' command is executed.
00:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:50:38 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:50:38 INFO  : Context for processor 'microblaze_0' is selected.
00:50:38 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
00:50:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:50:38 INFO  : Context for processor 'microblaze_0' is selected.
00:50:38 INFO  : System reset is completed.
00:50:41 INFO  : 'after 3000' command is executed.
00:50:41 INFO  : Context for processor 'microblaze_0' is selected.
00:50:41 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
00:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

00:50:41 INFO  : Context for processor 'microblaze_0' is selected.
00:50:41 INFO  : 'con' command is executed.
00:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:50:41 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
00:51:13 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
00:51:35 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
00:51:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:51:37 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:51:44 INFO  : Disconnected from the channel tcfchan#5.
00:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:45 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
00:51:45 INFO  : 'jtag frequency' command is executed.
00:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:51:47 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:51:47 INFO  : Context for processor 'microblaze_0' is selected.
00:51:47 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
00:51:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:51:47 INFO  : Context for processor 'microblaze_0' is selected.
00:51:47 INFO  : System reset is completed.
00:51:50 INFO  : 'after 3000' command is executed.
00:51:50 INFO  : Context for processor 'microblaze_0' is selected.
00:51:50 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
00:51:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

00:51:51 INFO  : Context for processor 'microblaze_0' is selected.
00:51:51 INFO  : 'con' command is executed.
00:51:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:51:51 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
00:52:12 INFO  : Result from executing command 'removePlatformRepo': 
00:52:30 INFO  : Result from executing command 'getProjects': FinalProject
00:52:30 INFO  : Result from executing command 'getPlatforms': 
00:52:30 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:53:01 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
00:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:53:03 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:53:16 INFO  : Disconnected from the channel tcfchan#6.
00:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:17 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
00:53:17 INFO  : 'jtag frequency' command is executed.
00:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:53:19 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:53:20 INFO  : Context for processor 'microblaze_0' is selected.
00:53:20 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
00:53:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:53:20 INFO  : Context for processor 'microblaze_0' is selected.
00:53:20 INFO  : System reset is completed.
00:53:23 INFO  : 'after 3000' command is executed.
00:53:23 INFO  : Context for processor 'microblaze_0' is selected.
00:53:23 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
00:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

00:53:23 INFO  : Context for processor 'microblaze_0' is selected.
00:53:23 INFO  : 'con' command is executed.
00:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:53:23 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:00:21 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:00:44 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:16:59 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:19:46 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:21:16 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:22:06 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:23:21 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:23:53 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:25:57 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:26:35 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:27:01 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:27:22 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:27:37 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:27:53 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:31:03 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:31:15 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:31:38 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
01:32:00 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
01:32:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
01:32:02 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
01:32:16 INFO  : Disconnected from the channel tcfchan#9.
01:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:17 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
01:32:17 INFO  : 'jtag frequency' command is executed.
01:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
01:32:20 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
01:32:20 INFO  : Context for processor 'microblaze_0' is selected.
01:32:20 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
01:32:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:32:20 INFO  : Context for processor 'microblaze_0' is selected.
01:32:20 INFO  : System reset is completed.
01:32:23 INFO  : 'after 3000' command is executed.
01:32:23 INFO  : Context for processor 'microblaze_0' is selected.
01:32:23 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
01:32:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

01:32:23 INFO  : Context for processor 'microblaze_0' is selected.
01:32:23 INFO  : 'con' command is executed.
01:32:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:32:23 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:33:30 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:33:42 INFO  : Disconnected from the channel tcfchan#10.
01:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:43 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
01:33:43 INFO  : 'jtag frequency' command is executed.
01:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
01:33:45 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
01:33:45 INFO  : Context for processor 'microblaze_0' is selected.
01:33:45 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
01:33:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:33:45 INFO  : Context for processor 'microblaze_0' is selected.
01:33:45 INFO  : System reset is completed.
01:33:48 INFO  : 'after 3000' command is executed.
01:33:48 INFO  : Context for processor 'microblaze_0' is selected.
01:33:48 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
01:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

01:33:48 INFO  : Context for processor 'microblaze_0' is selected.
01:33:48 INFO  : 'con' command is executed.
01:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:33:48 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:41:16 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:41:23 INFO  : Disconnected from the channel tcfchan#11.
01:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:41:24 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
01:41:24 INFO  : 'jtag frequency' command is executed.
01:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
01:41:26 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
01:41:26 INFO  : Context for processor 'microblaze_0' is selected.
01:41:26 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
01:41:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:41:26 INFO  : Context for processor 'microblaze_0' is selected.
01:41:26 INFO  : System reset is completed.
01:41:29 INFO  : 'after 3000' command is executed.
01:41:29 INFO  : Context for processor 'microblaze_0' is selected.
01:41:29 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
01:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

01:41:29 INFO  : Context for processor 'microblaze_0' is selected.
01:41:29 INFO  : 'con' command is executed.
01:41:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:41:29 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:43:20 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:43:25 INFO  : Disconnected from the channel tcfchan#12.
01:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:26 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
01:43:26 INFO  : 'jtag frequency' command is executed.
01:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
01:43:28 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
01:43:28 INFO  : Context for processor 'microblaze_0' is selected.
01:43:28 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
01:43:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:43:28 INFO  : Context for processor 'microblaze_0' is selected.
01:43:28 INFO  : System reset is completed.
01:43:31 INFO  : 'after 3000' command is executed.
01:43:31 INFO  : Context for processor 'microblaze_0' is selected.
01:43:32 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
01:43:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

01:43:32 INFO  : Context for processor 'microblaze_0' is selected.
01:43:32 INFO  : 'con' command is executed.
01:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:43:32 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:44:02 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:44:09 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:44:10 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:44:12 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:44:18 INFO  : Result from executing command 'removePlatformRepo': 
01:44:31 INFO  : Result from executing command 'getProjects': FinalProject
01:44:31 INFO  : Result from executing command 'getPlatforms': 
01:44:31 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:44:56 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:45:02 INFO  : Result from executing command 'removePlatformRepo': 
01:45:18 INFO  : Result from executing command 'getProjects': FinalProject
01:45:18 INFO  : Result from executing command 'getPlatforms': 
01:45:18 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:45:30 INFO  : Disconnected from the channel tcfchan#13.
01:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:31 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
01:45:31 INFO  : 'jtag frequency' command is executed.
01:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
01:45:33 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
01:45:33 INFO  : Context for processor 'microblaze_0' is selected.
01:45:33 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
01:45:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:45:33 INFO  : Context for processor 'microblaze_0' is selected.
01:45:33 INFO  : System reset is completed.
01:45:36 INFO  : 'after 3000' command is executed.
01:45:36 INFO  : Context for processor 'microblaze_0' is selected.
01:45:37 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
01:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

01:45:37 INFO  : Context for processor 'microblaze_0' is selected.
01:45:37 INFO  : 'con' command is executed.
01:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:45:37 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:46:42 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:46:48 INFO  : Disconnected from the channel tcfchan#18.
01:46:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:46:59 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:04 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
01:47:04 INFO  : 'jtag frequency' command is executed.
01:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
01:47:06 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
01:47:06 INFO  : Context for processor 'microblaze_0' is selected.
01:47:06 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
01:47:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:47:07 INFO  : Context for processor 'microblaze_0' is selected.
01:47:07 INFO  : System reset is completed.
01:47:10 INFO  : 'after 3000' command is executed.
01:47:10 INFO  : Context for processor 'microblaze_0' is selected.
01:47:10 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
01:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

01:47:10 INFO  : Context for processor 'microblaze_0' is selected.
01:47:10 INFO  : 'con' command is executed.
01:47:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:47:10 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:48:01 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:48:22 INFO  : Disconnected from the channel tcfchan#19.
01:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:23 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
01:48:23 INFO  : 'jtag frequency' command is executed.
01:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
01:48:26 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
01:48:26 INFO  : Context for processor 'microblaze_0' is selected.
01:48:26 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
01:48:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:48:26 INFO  : Context for processor 'microblaze_0' is selected.
01:48:26 INFO  : System reset is completed.
01:48:29 INFO  : 'after 3000' command is executed.
01:48:29 INFO  : Context for processor 'microblaze_0' is selected.
01:48:29 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
01:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

01:48:29 INFO  : Context for processor 'microblaze_0' is selected.
01:48:29 INFO  : 'con' command is executed.
01:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:48:29 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:49:40 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:49:48 INFO  : Disconnected from the channel tcfchan#20.
01:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:49 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
01:49:49 INFO  : 'jtag frequency' command is executed.
01:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
01:49:52 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
01:49:52 INFO  : Context for processor 'microblaze_0' is selected.
01:49:52 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
01:49:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:49:52 INFO  : Context for processor 'microblaze_0' is selected.
01:49:52 INFO  : System reset is completed.
01:49:55 INFO  : 'after 3000' command is executed.
01:49:55 INFO  : Context for processor 'microblaze_0' is selected.
01:49:55 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
01:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

01:49:55 INFO  : Context for processor 'microblaze_0' is selected.
01:49:55 INFO  : 'con' command is executed.
01:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:49:55 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:54:53 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
02:02:18 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
02:02:23 INFO  : Disconnected from the channel tcfchan#21.
02:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:02:33 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:39 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:02:39 INFO  : 'jtag frequency' command is executed.
02:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:02:41 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:02:41 INFO  : Context for processor 'microblaze_0' is selected.
02:02:41 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:02:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:02:41 INFO  : Context for processor 'microblaze_0' is selected.
02:02:41 INFO  : System reset is completed.
02:02:44 INFO  : 'after 3000' command is executed.
02:02:44 INFO  : Context for processor 'microblaze_0' is selected.
02:02:44 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:02:44 INFO  : Context for processor 'microblaze_0' is selected.
02:02:44 INFO  : 'con' command is executed.
02:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:02:44 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:09:33 INFO  : Disconnected from the channel tcfchan#22.
02:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:09:43 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:10:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:02 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:10:02 INFO  : 'jtag frequency' command is executed.
02:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:10:04 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:10:05 INFO  : Context for processor 'microblaze_0' is selected.
02:10:05 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:10:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:10:05 INFO  : Context for processor 'microblaze_0' is selected.
02:10:05 INFO  : System reset is completed.
02:10:08 INFO  : 'after 3000' command is executed.
02:10:08 INFO  : Context for processor 'microblaze_0' is selected.
02:10:08 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:10:08 INFO  : Context for processor 'microblaze_0' is selected.
02:10:08 INFO  : 'con' command is executed.
02:10:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:10:08 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:20:22 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
02:20:50 INFO  : Disconnected from the channel tcfchan#23.
02:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:52 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:20:52 INFO  : 'jtag frequency' command is executed.
02:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:20:54 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:20:54 INFO  : Context for processor 'microblaze_0' is selected.
02:20:54 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:20:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:20:54 INFO  : Context for processor 'microblaze_0' is selected.
02:20:54 INFO  : System reset is completed.
02:20:57 INFO  : 'after 3000' command is executed.
02:20:57 INFO  : Context for processor 'microblaze_0' is selected.
02:20:57 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:20:57 INFO  : Context for processor 'microblaze_0' is selected.
02:20:57 INFO  : 'con' command is executed.
02:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:20:57 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:22:24 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
02:22:28 INFO  : Disconnected from the channel tcfchan#24.
02:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:30 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:22:30 INFO  : 'jtag frequency' command is executed.
02:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:22:32 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:22:32 INFO  : Context for processor 'microblaze_0' is selected.
02:22:32 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:22:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:22:32 INFO  : Context for processor 'microblaze_0' is selected.
02:22:32 INFO  : System reset is completed.
02:22:35 INFO  : 'after 3000' command is executed.
02:22:35 INFO  : Context for processor 'microblaze_0' is selected.
02:22:35 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:22:35 INFO  : Context for processor 'microblaze_0' is selected.
02:22:35 INFO  : 'con' command is executed.
02:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:22:35 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:23:14 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
02:23:19 INFO  : Disconnected from the channel tcfchan#25.
02:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:23:20 INFO  : 'jtag frequency' command is executed.
02:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:23:23 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:23:23 INFO  : Context for processor 'microblaze_0' is selected.
02:23:23 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:23:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:23:23 INFO  : Context for processor 'microblaze_0' is selected.
02:23:23 INFO  : System reset is completed.
02:23:26 INFO  : 'after 3000' command is executed.
02:23:26 INFO  : Context for processor 'microblaze_0' is selected.
02:23:26 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:23:26 INFO  : Context for processor 'microblaze_0' is selected.
02:23:26 INFO  : 'con' command is executed.
02:23:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:23:26 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:23:42 INFO  : Disconnected from the channel tcfchan#26.
02:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:23:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:58 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:23:58 INFO  : 'jtag frequency' command is executed.
02:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:24:00 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:24:00 INFO  : Context for processor 'microblaze_0' is selected.
02:24:00 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:24:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:24:00 INFO  : Context for processor 'microblaze_0' is selected.
02:24:00 INFO  : System reset is completed.
02:24:03 INFO  : 'after 3000' command is executed.
02:24:03 INFO  : Context for processor 'microblaze_0' is selected.
02:24:03 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:24:03 INFO  : Context for processor 'microblaze_0' is selected.
02:24:03 INFO  : 'con' command is executed.
02:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:24:03 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:24:47 INFO  : Disconnected from the channel tcfchan#27.
02:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:48 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:24:48 INFO  : 'jtag frequency' command is executed.
02:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:24:51 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:24:51 INFO  : Context for processor 'microblaze_0' is selected.
02:24:51 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:24:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:24:51 INFO  : Context for processor 'microblaze_0' is selected.
02:24:51 INFO  : System reset is completed.
02:24:54 INFO  : 'after 3000' command is executed.
02:24:54 INFO  : Context for processor 'microblaze_0' is selected.
02:24:54 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:24:54 INFO  : Context for processor 'microblaze_0' is selected.
02:24:54 INFO  : 'con' command is executed.
02:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:24:54 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:25:10 INFO  : Disconnected from the channel tcfchan#28.
02:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:17 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:25:17 INFO  : 'jtag frequency' command is executed.
02:25:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:25:20 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:25:20 INFO  : Context for processor 'microblaze_0' is selected.
02:25:20 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:25:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:25:20 INFO  : Context for processor 'microblaze_0' is selected.
02:25:20 INFO  : System reset is completed.
02:25:23 INFO  : 'after 3000' command is executed.
02:25:23 INFO  : Context for processor 'microblaze_0' is selected.
02:25:23 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:25:23 INFO  : Context for processor 'microblaze_0' is selected.
02:25:23 INFO  : 'con' command is executed.
02:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:25:23 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:25:52 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
02:26:01 INFO  : Disconnected from the channel tcfchan#29.
02:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:26:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:19 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:26:19 INFO  : 'jtag frequency' command is executed.
02:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:26:21 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:26:21 INFO  : Context for processor 'microblaze_0' is selected.
02:26:21 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:26:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:26:21 INFO  : Context for processor 'microblaze_0' is selected.
02:26:21 INFO  : System reset is completed.
02:26:24 INFO  : 'after 3000' command is executed.
02:26:24 INFO  : Context for processor 'microblaze_0' is selected.
02:26:25 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:26:25 INFO  : Context for processor 'microblaze_0' is selected.
02:26:25 INFO  : 'con' command is executed.
02:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:26:25 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:26:47 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
02:26:53 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
02:27:03 INFO  : Disconnected from the channel tcfchan#30.
02:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:27:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:19 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:27:19 INFO  : 'jtag frequency' command is executed.
02:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:27:21 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:27:22 INFO  : Context for processor 'microblaze_0' is selected.
02:27:22 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:27:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:27:22 INFO  : Context for processor 'microblaze_0' is selected.
02:27:22 INFO  : System reset is completed.
02:27:25 INFO  : 'after 3000' command is executed.
02:27:25 INFO  : Context for processor 'microblaze_0' is selected.
02:27:25 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:27:25 INFO  : Context for processor 'microblaze_0' is selected.
02:27:25 INFO  : 'con' command is executed.
02:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:27:25 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:28:54 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
02:29:01 INFO  : Disconnected from the channel tcfchan#31.
02:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:02 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
02:29:02 INFO  : 'jtag frequency' command is executed.
02:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
02:29:04 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
02:29:04 INFO  : Context for processor 'microblaze_0' is selected.
02:29:04 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
02:29:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:29:04 INFO  : Context for processor 'microblaze_0' is selected.
02:29:04 INFO  : System reset is completed.
02:29:07 INFO  : 'after 3000' command is executed.
02:29:07 INFO  : Context for processor 'microblaze_0' is selected.
02:29:08 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
02:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

02:29:08 INFO  : Context for processor 'microblaze_0' is selected.
02:29:08 INFO  : 'con' command is executed.
02:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:29:08 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
02:50:36 INFO  : Disconnected from the channel tcfchan#32.
04:26:43 DEBUG : Logs will be stored at 'D:/HWEProjectALLFiles/Vitis_Final_Project/IDE.log'.
04:26:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\HWEProjectALLFiles\Vitis_Final_Project\temp_xsdb_launch_script.tcl
04:26:48 INFO  : Platform repository initialization has completed.
04:26:48 INFO  : XSCT server has started successfully.
04:26:48 INFO  : plnx-install-location is set to ''
04:26:49 INFO  : Registering command handlers for Vitis TCF services
04:26:53 INFO  : Successfully done setting XSCT server connection channel  
04:26:53 INFO  : Successfully done query RDI_DATADIR 
04:26:53 INFO  : Successfully done setting workspace for the tool. 
04:35:17 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
04:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:35:28 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
04:35:28 INFO  : 'jtag frequency' command is executed.
04:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
04:35:31 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
04:35:31 INFO  : Context for processor 'microblaze_0' is selected.
04:35:31 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
04:35:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:35:31 INFO  : Context for processor 'microblaze_0' is selected.
04:35:31 INFO  : System reset is completed.
04:35:34 INFO  : 'after 3000' command is executed.
04:35:34 INFO  : Context for processor 'microblaze_0' is selected.
04:35:34 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
04:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

04:35:34 INFO  : Context for processor 'microblaze_0' is selected.
04:35:34 INFO  : 'con' command is executed.
04:35:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:35:34 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
04:35:58 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
04:36:03 INFO  : Disconnected from the channel tcfchan#1.
04:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:36:04 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
04:36:04 INFO  : 'jtag frequency' command is executed.
04:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
04:36:06 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
04:36:06 INFO  : Context for processor 'microblaze_0' is selected.
04:36:07 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
04:36:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:36:07 INFO  : Context for processor 'microblaze_0' is selected.
04:36:07 INFO  : System reset is completed.
04:36:10 INFO  : 'after 3000' command is executed.
04:36:10 INFO  : Context for processor 'microblaze_0' is selected.
04:36:10 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
04:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

04:36:10 INFO  : Context for processor 'microblaze_0' is selected.
04:36:10 INFO  : 'con' command is executed.
04:36:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:36:10 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
04:37:12 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
04:37:49 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
04:41:26 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
04:41:38 INFO  : Disconnected from the channel tcfchan#2.
04:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

04:41:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
04:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:41:54 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
04:41:54 INFO  : 'jtag frequency' command is executed.
04:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
04:41:56 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
04:41:56 INFO  : Context for processor 'microblaze_0' is selected.
04:41:56 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
04:41:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:41:56 INFO  : Context for processor 'microblaze_0' is selected.
04:41:56 INFO  : System reset is completed.
04:41:59 INFO  : 'after 3000' command is executed.
04:41:59 INFO  : Context for processor 'microblaze_0' is selected.
04:41:59 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
04:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

04:41:59 INFO  : Context for processor 'microblaze_0' is selected.
04:42:00 INFO  : 'con' command is executed.
04:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:42:00 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
04:42:56 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
04:43:01 INFO  : Disconnected from the channel tcfchan#3.
04:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:43:02 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
04:43:02 INFO  : 'jtag frequency' command is executed.
04:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
04:43:04 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
04:43:04 INFO  : Context for processor 'microblaze_0' is selected.
04:43:05 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
04:43:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:43:05 INFO  : Context for processor 'microblaze_0' is selected.
04:43:05 INFO  : System reset is completed.
04:43:08 INFO  : 'after 3000' command is executed.
04:43:08 INFO  : Context for processor 'microblaze_0' is selected.
04:43:08 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
04:43:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

04:43:08 INFO  : Context for processor 'microblaze_0' is selected.
04:43:08 INFO  : 'con' command is executed.
04:43:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:43:08 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:36:15 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:37:08 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:37:16 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:37:22 INFO  : Disconnected from the channel tcfchan#4.
05:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:37:23 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:37:23 INFO  : 'jtag frequency' command is executed.
05:37:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:37:26 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:37:26 INFO  : Context for processor 'microblaze_0' is selected.
05:37:26 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:37:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:37:26 INFO  : Context for processor 'microblaze_0' is selected.
05:37:26 INFO  : System reset is completed.
05:37:29 INFO  : 'after 3000' command is executed.
05:37:29 INFO  : Context for processor 'microblaze_0' is selected.
05:37:29 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:37:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:37:29 INFO  : Context for processor 'microblaze_0' is selected.
05:37:29 INFO  : 'con' command is executed.
05:37:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:37:29 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:38:04 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:38:08 INFO  : Disconnected from the channel tcfchan#5.
05:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:38:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:38:09 INFO  : 'jtag frequency' command is executed.
05:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:38:12 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:38:12 INFO  : Context for processor 'microblaze_0' is selected.
05:38:12 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:38:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:38:12 INFO  : Context for processor 'microblaze_0' is selected.
05:38:12 INFO  : System reset is completed.
05:38:15 INFO  : 'after 3000' command is executed.
05:38:15 INFO  : Context for processor 'microblaze_0' is selected.
05:38:15 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:38:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:38:15 INFO  : Context for processor 'microblaze_0' is selected.
05:38:15 INFO  : 'con' command is executed.
05:38:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:38:15 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:38:49 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:38:57 INFO  : Disconnected from the channel tcfchan#6.
05:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:38:58 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:38:58 INFO  : 'jtag frequency' command is executed.
05:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:39:00 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:39:00 INFO  : Context for processor 'microblaze_0' is selected.
05:39:00 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:39:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:39:00 INFO  : Context for processor 'microblaze_0' is selected.
05:39:00 INFO  : System reset is completed.
05:39:03 INFO  : 'after 3000' command is executed.
05:39:03 INFO  : Context for processor 'microblaze_0' is selected.
05:39:03 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:39:04 INFO  : Context for processor 'microblaze_0' is selected.
05:39:04 INFO  : 'con' command is executed.
05:39:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:39:04 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:39:32 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:40:51 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:41:02 INFO  : Disconnected from the channel tcfchan#7.
05:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:41:03 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:41:03 INFO  : 'jtag frequency' command is executed.
05:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:41:05 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:41:05 INFO  : Context for processor 'microblaze_0' is selected.
05:41:05 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:41:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:41:05 INFO  : Context for processor 'microblaze_0' is selected.
05:41:05 INFO  : System reset is completed.
05:41:09 INFO  : 'after 3000' command is executed.
05:41:09 INFO  : Context for processor 'microblaze_0' is selected.
05:41:09 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:41:09 INFO  : Context for processor 'microblaze_0' is selected.
05:41:09 INFO  : 'con' command is executed.
05:41:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:41:09 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:44:35 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:44:42 INFO  : Disconnected from the channel tcfchan#8.
05:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:44:43 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:44:43 INFO  : 'jtag frequency' command is executed.
05:44:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:44:46 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:44:46 INFO  : Context for processor 'microblaze_0' is selected.
05:44:46 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:44:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:44:46 INFO  : Context for processor 'microblaze_0' is selected.
05:44:46 INFO  : System reset is completed.
05:44:49 INFO  : 'after 3000' command is executed.
05:44:49 INFO  : Context for processor 'microblaze_0' is selected.
05:44:49 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:44:49 INFO  : Context for processor 'microblaze_0' is selected.
05:44:49 INFO  : 'con' command is executed.
05:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:44:49 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:47:14 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:47:22 INFO  : Disconnected from the channel tcfchan#9.
05:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:47:23 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:47:23 INFO  : 'jtag frequency' command is executed.
05:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:47:25 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:47:25 INFO  : Context for processor 'microblaze_0' is selected.
05:47:26 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:47:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:47:26 INFO  : Context for processor 'microblaze_0' is selected.
05:47:26 INFO  : System reset is completed.
05:47:29 INFO  : 'after 3000' command is executed.
05:47:29 INFO  : Context for processor 'microblaze_0' is selected.
05:47:29 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:47:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:47:29 INFO  : Context for processor 'microblaze_0' is selected.
05:47:29 INFO  : 'con' command is executed.
05:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:47:29 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:47:48 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:48:04 INFO  : Disconnected from the channel tcfchan#10.
05:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:48:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
05:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:48:23 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:48:23 INFO  : 'jtag frequency' command is executed.
05:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:48:25 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:48:25 INFO  : Context for processor 'microblaze_0' is selected.
05:48:26 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:48:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:48:26 INFO  : Context for processor 'microblaze_0' is selected.
05:48:26 INFO  : System reset is completed.
05:48:29 INFO  : 'after 3000' command is executed.
05:48:29 INFO  : Context for processor 'microblaze_0' is selected.
05:48:29 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:48:29 INFO  : Context for processor 'microblaze_0' is selected.
05:48:29 INFO  : 'con' command is executed.
05:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:48:29 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:50:51 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:50:56 INFO  : Disconnected from the channel tcfchan#11.
05:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:50:57 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:50:57 INFO  : 'jtag frequency' command is executed.
05:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:50:59 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:50:59 INFO  : Context for processor 'microblaze_0' is selected.
05:51:00 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:51:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:51:00 INFO  : Context for processor 'microblaze_0' is selected.
05:51:00 INFO  : System reset is completed.
05:51:03 INFO  : 'after 3000' command is executed.
05:51:03 INFO  : Context for processor 'microblaze_0' is selected.
05:51:03 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:51:03 INFO  : Context for processor 'microblaze_0' is selected.
05:51:03 INFO  : 'con' command is executed.
05:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:51:03 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:52:10 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:52:17 INFO  : Disconnected from the channel tcfchan#12.
05:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:52:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
05:52:42 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:52:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:52:47 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:52:47 INFO  : 'jtag frequency' command is executed.
05:52:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:52:50 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:52:50 INFO  : Context for processor 'microblaze_0' is selected.
05:52:50 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:52:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:52:50 INFO  : Context for processor 'microblaze_0' is selected.
05:52:50 INFO  : System reset is completed.
05:52:53 INFO  : 'after 3000' command is executed.
05:52:53 INFO  : Context for processor 'microblaze_0' is selected.
05:52:53 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:52:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:52:53 INFO  : Context for processor 'microblaze_0' is selected.
05:52:53 INFO  : 'con' command is executed.
05:52:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:52:53 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:54:04 INFO  : Disconnected from the channel tcfchan#13.
05:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:54:05 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:54:05 INFO  : 'jtag frequency' command is executed.
05:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:54:07 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:54:07 INFO  : Context for processor 'microblaze_0' is selected.
05:54:07 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:54:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:54:07 INFO  : Context for processor 'microblaze_0' is selected.
05:54:07 INFO  : System reset is completed.
05:54:10 INFO  : 'after 3000' command is executed.
05:54:10 INFO  : Context for processor 'microblaze_0' is selected.
05:54:11 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:54:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:54:11 INFO  : Context for processor 'microblaze_0' is selected.
05:54:11 INFO  : 'con' command is executed.
05:54:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:54:11 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:56:20 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:56:33 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:59:02 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:59:08 INFO  : Disconnected from the channel tcfchan#14.
05:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:59:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
05:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:59:25 INFO  : 'jtag frequency' command is executed.
05:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
05:59:27 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
05:59:27 INFO  : Context for processor 'microblaze_0' is selected.
05:59:28 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
05:59:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:59:28 INFO  : Context for processor 'microblaze_0' is selected.
05:59:28 INFO  : System reset is completed.
05:59:31 INFO  : 'after 3000' command is executed.
05:59:31 INFO  : Context for processor 'microblaze_0' is selected.
05:59:31 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
05:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

05:59:31 INFO  : Context for processor 'microblaze_0' is selected.
05:59:31 INFO  : 'con' command is executed.
05:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:59:31 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
05:59:52 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
05:59:58 INFO  : Disconnected from the channel tcfchan#15.
05:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:59 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
05:59:59 INFO  : 'jtag frequency' command is executed.
05:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:00:01 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:00:01 INFO  : Context for processor 'microblaze_0' is selected.
06:00:02 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:00:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:00:02 INFO  : Context for processor 'microblaze_0' is selected.
06:00:02 INFO  : System reset is completed.
06:00:05 INFO  : 'after 3000' command is executed.
06:00:05 INFO  : Context for processor 'microblaze_0' is selected.
06:00:05 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:00:05 INFO  : Context for processor 'microblaze_0' is selected.
06:00:05 INFO  : 'con' command is executed.
06:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:00:05 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:01:15 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:01:19 INFO  : Disconnected from the channel tcfchan#16.
06:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:01:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:01:20 INFO  : 'jtag frequency' command is executed.
06:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:01:23 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:01:23 INFO  : Context for processor 'microblaze_0' is selected.
06:01:23 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:01:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:01:23 INFO  : Context for processor 'microblaze_0' is selected.
06:01:23 INFO  : System reset is completed.
06:01:26 INFO  : 'after 3000' command is executed.
06:01:26 INFO  : Context for processor 'microblaze_0' is selected.
06:01:26 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:01:26 INFO  : Context for processor 'microblaze_0' is selected.
06:01:26 INFO  : 'con' command is executed.
06:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:01:26 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:01:33 INFO  : Disconnected from the channel tcfchan#17.
06:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

06:01:43 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
06:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:01:49 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:01:49 INFO  : 'jtag frequency' command is executed.
06:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:01:51 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:01:51 INFO  : Context for processor 'microblaze_0' is selected.
06:01:52 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:01:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:01:52 INFO  : Context for processor 'microblaze_0' is selected.
06:01:52 INFO  : System reset is completed.
06:01:55 INFO  : 'after 3000' command is executed.
06:01:55 INFO  : Context for processor 'microblaze_0' is selected.
06:01:55 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:01:55 INFO  : Context for processor 'microblaze_0' is selected.
06:01:55 INFO  : 'con' command is executed.
06:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:01:55 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:03:45 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:03:52 INFO  : Disconnected from the channel tcfchan#18.
06:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:03:53 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:03:53 INFO  : 'jtag frequency' command is executed.
06:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:03:56 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:03:56 INFO  : Context for processor 'microblaze_0' is selected.
06:03:56 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:03:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:03:56 INFO  : Context for processor 'microblaze_0' is selected.
06:03:56 INFO  : System reset is completed.
06:03:59 INFO  : 'after 3000' command is executed.
06:03:59 INFO  : Context for processor 'microblaze_0' is selected.
06:03:59 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:03:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:03:59 INFO  : Context for processor 'microblaze_0' is selected.
06:03:59 INFO  : 'con' command is executed.
06:03:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:03:59 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:12:25 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:12:40 INFO  : Disconnected from the channel tcfchan#19.
06:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:12:41 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:12:41 INFO  : 'jtag frequency' command is executed.
06:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:12:43 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:12:43 INFO  : Context for processor 'microblaze_0' is selected.
06:12:44 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:12:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:12:44 INFO  : Context for processor 'microblaze_0' is selected.
06:12:44 INFO  : System reset is completed.
06:12:47 INFO  : 'after 3000' command is executed.
06:12:47 INFO  : Context for processor 'microblaze_0' is selected.
06:12:47 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:12:47 INFO  : Context for processor 'microblaze_0' is selected.
06:12:47 INFO  : 'con' command is executed.
06:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:12:47 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:13:57 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:14:22 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:16:35 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:16:57 INFO  : Disconnected from the channel tcfchan#20.
06:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:16:58 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:16:58 INFO  : 'jtag frequency' command is executed.
06:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:17:00 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:17:01 INFO  : Context for processor 'microblaze_0' is selected.
06:17:01 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:17:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:17:01 INFO  : Context for processor 'microblaze_0' is selected.
06:17:01 INFO  : System reset is completed.
06:17:04 INFO  : 'after 3000' command is executed.
06:17:04 INFO  : Context for processor 'microblaze_0' is selected.
06:17:04 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:17:04 INFO  : Context for processor 'microblaze_0' is selected.
06:17:04 INFO  : 'con' command is executed.
06:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:17:04 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:19:45 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:20:05 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:20:13 INFO  : Disconnected from the channel tcfchan#21.
06:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:20:14 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:20:14 INFO  : 'jtag frequency' command is executed.
06:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:20:16 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:20:16 INFO  : Context for processor 'microblaze_0' is selected.
06:20:16 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:20:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:20:16 INFO  : Context for processor 'microblaze_0' is selected.
06:20:16 INFO  : System reset is completed.
06:20:19 INFO  : 'after 3000' command is executed.
06:20:19 INFO  : Context for processor 'microblaze_0' is selected.
06:20:20 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:20:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:20:20 INFO  : Context for processor 'microblaze_0' is selected.
06:20:20 INFO  : 'con' command is executed.
06:20:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:20:20 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:21:00 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:21:10 INFO  : Disconnected from the channel tcfchan#22.
06:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:21:11 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:21:11 INFO  : 'jtag frequency' command is executed.
06:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:21:14 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:21:14 INFO  : Context for processor 'microblaze_0' is selected.
06:21:14 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:21:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:21:14 INFO  : Context for processor 'microblaze_0' is selected.
06:21:14 INFO  : System reset is completed.
06:21:17 INFO  : 'after 3000' command is executed.
06:21:17 INFO  : Context for processor 'microblaze_0' is selected.
06:21:17 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:21:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:21:17 INFO  : Context for processor 'microblaze_0' is selected.
06:21:17 INFO  : 'con' command is executed.
06:21:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:21:17 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:22:02 INFO  : Disconnected from the channel tcfchan#23.
06:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:22:03 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:22:03 INFO  : 'jtag frequency' command is executed.
06:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:22:05 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:22:05 INFO  : Context for processor 'microblaze_0' is selected.
06:22:05 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:22:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:22:05 INFO  : Context for processor 'microblaze_0' is selected.
06:22:05 INFO  : System reset is completed.
06:22:08 INFO  : 'after 3000' command is executed.
06:22:08 INFO  : Context for processor 'microblaze_0' is selected.
06:22:09 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:22:09 INFO  : Context for processor 'microblaze_0' is selected.
06:22:09 INFO  : 'con' command is executed.
06:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:22:09 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:22:23 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:22:30 INFO  : Disconnected from the channel tcfchan#24.
06:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:22:31 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:22:31 INFO  : 'jtag frequency' command is executed.
06:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:22:33 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:22:33 INFO  : Context for processor 'microblaze_0' is selected.
06:22:34 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:22:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:22:34 INFO  : Context for processor 'microblaze_0' is selected.
06:22:34 INFO  : System reset is completed.
06:22:37 INFO  : 'after 3000' command is executed.
06:22:37 INFO  : Context for processor 'microblaze_0' is selected.
06:22:37 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:22:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:22:37 INFO  : Context for processor 'microblaze_0' is selected.
06:22:37 INFO  : 'con' command is executed.
06:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:22:37 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:25:35 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:25:37 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:25:39 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:25:41 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:25:47 INFO  : Disconnected from the channel tcfchan#25.
06:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

06:25:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
06:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:26:05 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:26:05 INFO  : 'jtag frequency' command is executed.
06:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:26:08 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:26:08 INFO  : Context for processor 'microblaze_0' is selected.
06:26:08 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:26:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:26:08 INFO  : Context for processor 'microblaze_0' is selected.
06:26:08 INFO  : System reset is completed.
06:26:11 INFO  : 'after 3000' command is executed.
06:26:11 INFO  : Context for processor 'microblaze_0' is selected.
06:26:11 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:26:11 INFO  : Context for processor 'microblaze_0' is selected.
06:26:11 INFO  : 'con' command is executed.
06:26:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:26:11 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:26:24 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:26:30 INFO  : Result from executing command 'removePlatformRepo': 
06:26:41 INFO  : Result from executing command 'getProjects': FinalProject
06:26:41 INFO  : Result from executing command 'getPlatforms': 
06:26:42 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:26:48 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
06:26:55 INFO  : Disconnected from the channel tcfchan#26.
06:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:26:56 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
06:26:56 INFO  : 'jtag frequency' command is executed.
06:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
06:26:58 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
06:26:58 INFO  : Context for processor 'microblaze_0' is selected.
06:26:59 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
06:26:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:26:59 INFO  : Context for processor 'microblaze_0' is selected.
06:26:59 INFO  : System reset is completed.
06:27:02 INFO  : 'after 3000' command is executed.
06:27:02 INFO  : Context for processor 'microblaze_0' is selected.
06:27:02 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
06:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

06:27:02 INFO  : Context for processor 'microblaze_0' is selected.
06:27:02 INFO  : 'con' command is executed.
06:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:27:02 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
06:48:39 INFO  : Disconnected from the channel tcfchan#29.
16:11:01 DEBUG : Logs will be stored at 'D:/HWEProjectALLFiles/Vitis_Final_Project/IDE.log'.
16:11:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\HWEProjectALLFiles\Vitis_Final_Project\temp_xsdb_launch_script.tcl
16:11:03 INFO  : XSCT server has started successfully.
16:11:03 INFO  : plnx-install-location is set to ''
16:11:03 INFO  : Successfully done setting XSCT server connection channel  
16:11:03 INFO  : Successfully done setting workspace for the tool. 
16:11:04 INFO  : Registering command handlers for Vitis TCF services
16:11:04 INFO  : Platform repository initialization has completed.
16:11:04 INFO  : Successfully done query RDI_DATADIR 
16:15:59 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:16:17 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:16:27 INFO  : Result from executing command 'removePlatformRepo': 
16:16:38 INFO  : Result from executing command 'getProjects': FinalProject
16:16:38 INFO  : Result from executing command 'getPlatforms': 
16:16:38 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:17:11 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
16:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:17:16 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:17:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:17:25 INFO  : 'jtag frequency' command is executed.
16:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:17:27 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:17:27 INFO  : Context for processor 'microblaze_0' is selected.
16:17:27 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:17:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:17:27 INFO  : Context for processor 'microblaze_0' is selected.
16:17:27 INFO  : System reset is completed.
16:17:30 INFO  : 'after 3000' command is executed.
16:17:30 INFO  : Context for processor 'microblaze_0' is selected.
16:17:30 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:17:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:17:30 INFO  : Context for processor 'microblaze_0' is selected.
16:17:30 INFO  : 'con' command is executed.
16:17:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:17:30 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:18:03 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:18:16 INFO  : Disconnected from the channel tcfchan#3.
16:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:18:26 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:33 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:18:33 INFO  : 'jtag frequency' command is executed.
16:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:18:35 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:18:35 INFO  : Context for processor 'microblaze_0' is selected.
16:18:36 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:18:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:18:36 INFO  : Context for processor 'microblaze_0' is selected.
16:18:36 INFO  : System reset is completed.
16:18:39 INFO  : 'after 3000' command is executed.
16:18:39 INFO  : Context for processor 'microblaze_0' is selected.
16:18:39 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:18:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:18:39 INFO  : Context for processor 'microblaze_0' is selected.
16:18:39 INFO  : 'con' command is executed.
16:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:18:39 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:24:02 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:24:29 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:24:52 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
16:24:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:24:54 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:25:00 INFO  : Disconnected from the channel tcfchan#4.
16:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:01 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:25:01 INFO  : 'jtag frequency' command is executed.
16:25:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:25:03 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:25:03 INFO  : Context for processor 'microblaze_0' is selected.
16:25:03 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:25:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:25:04 INFO  : Context for processor 'microblaze_0' is selected.
16:25:04 INFO  : System reset is completed.
16:25:07 INFO  : 'after 3000' command is executed.
16:25:07 INFO  : Context for processor 'microblaze_0' is selected.
16:25:07 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:25:07 INFO  : Context for processor 'microblaze_0' is selected.
16:25:07 INFO  : 'con' command is executed.
16:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:25:07 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:25:37 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:25:43 INFO  : Disconnected from the channel tcfchan#5.
16:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:25:44 INFO  : 'jtag frequency' command is executed.
16:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:25:46 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:25:46 INFO  : Context for processor 'microblaze_0' is selected.
16:25:46 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:25:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:25:46 INFO  : Context for processor 'microblaze_0' is selected.
16:25:46 INFO  : System reset is completed.
16:25:49 INFO  : 'after 3000' command is executed.
16:25:49 INFO  : Context for processor 'microblaze_0' is selected.
16:25:50 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:25:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:25:50 INFO  : Context for processor 'microblaze_0' is selected.
16:25:50 INFO  : 'con' command is executed.
16:25:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:25:50 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:26:45 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:26:54 INFO  : Disconnected from the channel tcfchan#6.
16:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:27:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:10 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:27:10 INFO  : 'jtag frequency' command is executed.
16:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:27:12 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:27:12 INFO  : Context for processor 'microblaze_0' is selected.
16:27:12 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:27:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:27:12 INFO  : Context for processor 'microblaze_0' is selected.
16:27:12 INFO  : System reset is completed.
16:27:15 INFO  : 'after 3000' command is executed.
16:27:15 INFO  : Context for processor 'microblaze_0' is selected.
16:27:16 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:27:16 INFO  : Context for processor 'microblaze_0' is selected.
16:27:16 INFO  : 'con' command is executed.
16:27:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:27:16 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:32:48 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:32:55 INFO  : Disconnected from the channel tcfchan#7.
16:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:56 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:32:56 INFO  : 'jtag frequency' command is executed.
16:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:32:58 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:32:58 INFO  : Context for processor 'microblaze_0' is selected.
16:32:58 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:32:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:32:58 INFO  : Context for processor 'microblaze_0' is selected.
16:32:58 INFO  : System reset is completed.
16:33:01 INFO  : 'after 3000' command is executed.
16:33:01 INFO  : Context for processor 'microblaze_0' is selected.
16:33:02 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:33:02 INFO  : Context for processor 'microblaze_0' is selected.
16:33:02 INFO  : 'con' command is executed.
16:33:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:33:02 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:33:44 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:33:53 INFO  : Disconnected from the channel tcfchan#8.
16:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:54 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:33:54 INFO  : 'jtag frequency' command is executed.
16:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:33:56 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:33:56 INFO  : Context for processor 'microblaze_0' is selected.
16:33:56 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:33:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:33:56 INFO  : Context for processor 'microblaze_0' is selected.
16:33:56 INFO  : System reset is completed.
16:33:59 INFO  : 'after 3000' command is executed.
16:33:59 INFO  : Context for processor 'microblaze_0' is selected.
16:33:59 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:33:59 INFO  : Context for processor 'microblaze_0' is selected.
16:33:59 INFO  : 'con' command is executed.
16:33:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:33:59 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:36:46 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:36:52 INFO  : Disconnected from the channel tcfchan#9.
16:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:53 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:36:53 INFO  : 'jtag frequency' command is executed.
16:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:36:55 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:36:55 INFO  : Context for processor 'microblaze_0' is selected.
16:36:55 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:36:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:36:55 INFO  : Context for processor 'microblaze_0' is selected.
16:36:55 INFO  : System reset is completed.
16:36:58 INFO  : 'after 3000' command is executed.
16:36:58 INFO  : Context for processor 'microblaze_0' is selected.
16:36:59 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:36:59 INFO  : Context for processor 'microblaze_0' is selected.
16:36:59 INFO  : 'con' command is executed.
16:36:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:36:59 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:37:38 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:37:43 INFO  : Disconnected from the channel tcfchan#10.
16:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:37:44 INFO  : 'jtag frequency' command is executed.
16:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:37:46 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:37:46 INFO  : Context for processor 'microblaze_0' is selected.
16:37:46 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:37:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:37:47 INFO  : Context for processor 'microblaze_0' is selected.
16:37:47 INFO  : System reset is completed.
16:37:50 INFO  : 'after 3000' command is executed.
16:37:50 INFO  : Context for processor 'microblaze_0' is selected.
16:37:50 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:37:50 INFO  : Context for processor 'microblaze_0' is selected.
16:37:50 INFO  : 'con' command is executed.
16:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:37:50 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:38:37 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:38:43 INFO  : Disconnected from the channel tcfchan#11.
16:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:38:44 INFO  : 'jtag frequency' command is executed.
16:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:38:46 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:38:46 INFO  : Context for processor 'microblaze_0' is selected.
16:38:46 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:38:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:38:46 INFO  : Context for processor 'microblaze_0' is selected.
16:38:46 INFO  : System reset is completed.
16:38:49 INFO  : 'after 3000' command is executed.
16:38:49 INFO  : Context for processor 'microblaze_0' is selected.
16:38:49 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:38:50 INFO  : Context for processor 'microblaze_0' is selected.
16:38:50 INFO  : 'con' command is executed.
16:38:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:38:50 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:39:13 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:39:15 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:39:20 INFO  : Disconnected from the channel tcfchan#12.
16:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:21 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:39:21 INFO  : 'jtag frequency' command is executed.
16:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:39:24 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:39:24 INFO  : Context for processor 'microblaze_0' is selected.
16:39:24 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:39:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:39:24 INFO  : Context for processor 'microblaze_0' is selected.
16:39:24 INFO  : System reset is completed.
16:39:27 INFO  : 'after 3000' command is executed.
16:39:27 INFO  : Context for processor 'microblaze_0' is selected.
16:39:27 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:39:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:39:27 INFO  : Context for processor 'microblaze_0' is selected.
16:39:27 INFO  : 'con' command is executed.
16:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:39:27 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:39:59 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:40:08 INFO  : Result from executing command 'removePlatformRepo': 
16:40:18 INFO  : Result from executing command 'getProjects': FinalProject
16:40:18 INFO  : Result from executing command 'getPlatforms': 
16:40:18 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:40:32 INFO  : Disconnected from the channel tcfchan#13.
16:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:40:42 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:48 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:40:48 INFO  : 'jtag frequency' command is executed.
16:40:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:40:50 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:40:50 INFO  : Context for processor 'microblaze_0' is selected.
16:40:50 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:40:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:40:50 INFO  : Context for processor 'microblaze_0' is selected.
16:40:50 INFO  : System reset is completed.
16:40:53 INFO  : 'after 3000' command is executed.
16:40:53 INFO  : Context for processor 'microblaze_0' is selected.
16:40:54 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:40:54 INFO  : Context for processor 'microblaze_0' is selected.
16:40:54 INFO  : 'con' command is executed.
16:40:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:40:54 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:41:32 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:41:37 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:41:41 INFO  : Disconnected from the channel tcfchan#16.
16:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:42 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:41:42 INFO  : 'jtag frequency' command is executed.
16:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:41:44 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:41:44 INFO  : Context for processor 'microblaze_0' is selected.
16:41:44 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:41:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:41:44 INFO  : Context for processor 'microblaze_0' is selected.
16:41:44 INFO  : System reset is completed.
16:41:47 INFO  : 'after 3000' command is executed.
16:41:47 INFO  : Context for processor 'microblaze_0' is selected.
16:41:47 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:41:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:41:47 INFO  : Context for processor 'microblaze_0' is selected.
16:41:47 INFO  : 'con' command is executed.
16:41:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:41:47 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:42:33 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:42:40 INFO  : Disconnected from the channel tcfchan#17.
16:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:41 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:42:41 INFO  : 'jtag frequency' command is executed.
16:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:42:44 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:42:44 INFO  : Context for processor 'microblaze_0' is selected.
16:42:44 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:42:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:42:44 INFO  : Context for processor 'microblaze_0' is selected.
16:42:44 INFO  : System reset is completed.
16:42:47 INFO  : 'after 3000' command is executed.
16:42:47 INFO  : Context for processor 'microblaze_0' is selected.
16:42:47 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:42:47 INFO  : Context for processor 'microblaze_0' is selected.
16:42:47 INFO  : 'con' command is executed.
16:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:42:47 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:47:17 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:47:25 INFO  : Disconnected from the channel tcfchan#18.
16:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:26 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:47:26 INFO  : 'jtag frequency' command is executed.
16:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:47:28 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:47:28 INFO  : Context for processor 'microblaze_0' is selected.
16:47:28 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:47:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:47:28 INFO  : Context for processor 'microblaze_0' is selected.
16:47:28 INFO  : System reset is completed.
16:47:31 INFO  : 'after 3000' command is executed.
16:47:31 INFO  : Context for processor 'microblaze_0' is selected.
16:47:31 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:47:31 INFO  : Context for processor 'microblaze_0' is selected.
16:47:31 INFO  : 'con' command is executed.
16:47:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:47:31 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:48:07 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:48:12 INFO  : Disconnected from the channel tcfchan#19.
16:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:14 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:48:14 INFO  : 'jtag frequency' command is executed.
16:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:48:16 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:48:16 INFO  : Context for processor 'microblaze_0' is selected.
16:48:16 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:48:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:48:16 INFO  : Context for processor 'microblaze_0' is selected.
16:48:16 INFO  : System reset is completed.
16:48:19 INFO  : 'after 3000' command is executed.
16:48:19 INFO  : Context for processor 'microblaze_0' is selected.
16:48:19 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:48:19 INFO  : Context for processor 'microblaze_0' is selected.
16:48:19 INFO  : 'con' command is executed.
16:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:48:19 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:49:07 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:49:14 INFO  : Disconnected from the channel tcfchan#20.
16:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:49:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:49:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:31 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:49:31 INFO  : 'jtag frequency' command is executed.
16:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:49:33 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:49:33 INFO  : Context for processor 'microblaze_0' is selected.
16:49:33 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:49:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:49:33 INFO  : Context for processor 'microblaze_0' is selected.
16:49:33 INFO  : System reset is completed.
16:49:36 INFO  : 'after 3000' command is executed.
16:49:36 INFO  : Context for processor 'microblaze_0' is selected.
16:49:37 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:49:37 INFO  : Context for processor 'microblaze_0' is selected.
16:49:37 INFO  : 'con' command is executed.
16:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:49:37 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:51:26 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:51:31 INFO  : Disconnected from the channel tcfchan#21.
16:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:51:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:51:45 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:51 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:51:51 INFO  : 'jtag frequency' command is executed.
16:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:51:53 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:51:53 INFO  : Context for processor 'microblaze_0' is selected.
16:51:53 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:51:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:51:53 INFO  : Context for processor 'microblaze_0' is selected.
16:51:53 INFO  : System reset is completed.
16:51:56 INFO  : 'after 3000' command is executed.
16:51:56 INFO  : Context for processor 'microblaze_0' is selected.
16:51:56 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:51:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:51:56 INFO  : Context for processor 'microblaze_0' is selected.
16:51:56 INFO  : 'con' command is executed.
16:51:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:51:56 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
16:58:32 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
16:58:42 INFO  : Disconnected from the channel tcfchan#22.
16:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:43 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
16:58:43 INFO  : 'jtag frequency' command is executed.
16:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
16:58:45 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
16:58:45 INFO  : Context for processor 'microblaze_0' is selected.
16:58:45 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
16:58:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:58:45 INFO  : Context for processor 'microblaze_0' is selected.
16:58:45 INFO  : System reset is completed.
16:58:48 INFO  : 'after 3000' command is executed.
16:58:48 INFO  : Context for processor 'microblaze_0' is selected.
16:58:48 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
16:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

16:58:48 INFO  : Context for processor 'microblaze_0' is selected.
16:58:49 INFO  : 'con' command is executed.
16:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:58:49 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
17:00:08 INFO  : Disconnected from the channel tcfchan#23.
17:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:00:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:26 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
17:00:26 INFO  : 'jtag frequency' command is executed.
17:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
17:00:28 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
17:00:28 INFO  : Context for processor 'microblaze_0' is selected.
17:00:28 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
17:00:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:00:28 INFO  : Context for processor 'microblaze_0' is selected.
17:00:28 INFO  : System reset is completed.
17:00:31 INFO  : 'after 3000' command is executed.
17:00:31 INFO  : Context for processor 'microblaze_0' is selected.
17:00:31 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
17:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

17:00:32 INFO  : Context for processor 'microblaze_0' is selected.
17:00:32 INFO  : 'con' command is executed.
17:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:00:32 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
17:04:34 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
17:04:46 INFO  : Disconnected from the channel tcfchan#24.
17:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:47 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
17:04:47 INFO  : 'jtag frequency' command is executed.
17:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
17:04:50 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
17:04:50 INFO  : Context for processor 'microblaze_0' is selected.
17:04:50 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
17:04:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:04:50 INFO  : Context for processor 'microblaze_0' is selected.
17:04:50 INFO  : System reset is completed.
17:04:53 INFO  : 'after 3000' command is executed.
17:04:53 INFO  : Context for processor 'microblaze_0' is selected.
17:04:53 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
17:04:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

17:04:53 INFO  : Context for processor 'microblaze_0' is selected.
17:04:53 INFO  : 'con' command is executed.
17:04:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:04:53 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
17:06:48 INFO  : Disconnected from the channel tcfchan#25.
17:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:59 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:06 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
17:07:06 INFO  : 'jtag frequency' command is executed.
17:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
17:07:08 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
17:07:08 INFO  : Context for processor 'microblaze_0' is selected.
17:07:08 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
17:07:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:07:08 INFO  : Context for processor 'microblaze_0' is selected.
17:07:08 INFO  : System reset is completed.
17:07:11 INFO  : 'after 3000' command is executed.
17:07:11 INFO  : Context for processor 'microblaze_0' is selected.
17:07:11 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
17:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

17:07:11 INFO  : Context for processor 'microblaze_0' is selected.
17:07:11 INFO  : 'con' command is executed.
17:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:07:11 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
17:22:45 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
17:22:52 INFO  : Disconnected from the channel tcfchan#26.
17:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:59 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
17:22:59 INFO  : 'jtag frequency' command is executed.
17:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
17:23:02 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
17:23:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:23:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:23:05 INFO  : Context for processor 'microblaze_0' is selected.
17:23:05 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
17:23:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:23:05 INFO  : Context for processor 'microblaze_0' is selected.
17:23:05 INFO  : System reset is completed.
17:23:08 INFO  : 'after 3000' command is executed.
17:23:08 INFO  : Context for processor 'microblaze_0' is selected.
17:23:08 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
17:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

17:23:08 INFO  : Context for processor 'microblaze_0' is selected.
17:23:08 INFO  : 'con' command is executed.
17:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:23:08 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
17:23:27 INFO  : Disconnected from the channel tcfchan#27.
17:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:23:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:47 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
17:23:47 INFO  : 'jtag frequency' command is executed.
17:23:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
17:23:50 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
17:23:50 INFO  : Context for processor 'microblaze_0' is selected.
17:23:50 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
17:23:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:23:50 INFO  : Context for processor 'microblaze_0' is selected.
17:23:50 INFO  : System reset is completed.
17:23:53 INFO  : 'after 3000' command is executed.
17:23:53 INFO  : Context for processor 'microblaze_0' is selected.
17:23:53 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
17:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

17:23:53 INFO  : Context for processor 'microblaze_0' is selected.
17:23:53 INFO  : 'con' command is executed.
17:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:23:53 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
17:29:27 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
17:29:45 INFO  : Disconnected from the channel tcfchan#28.
17:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:01 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
17:30:01 INFO  : 'jtag frequency' command is executed.
17:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
17:30:03 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
17:30:03 INFO  : Context for processor 'microblaze_0' is selected.
17:30:03 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
17:30:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:30:03 INFO  : Context for processor 'microblaze_0' is selected.
17:30:03 INFO  : System reset is completed.
17:30:06 INFO  : 'after 3000' command is executed.
17:30:06 INFO  : Context for processor 'microblaze_0' is selected.
17:30:07 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
17:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

17:30:07 INFO  : Context for processor 'microblaze_0' is selected.
17:30:07 INFO  : 'con' command is executed.
17:30:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:30:07 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
17:33:47 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
17:33:49 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
17:33:54 INFO  : Disconnected from the channel tcfchan#29.
17:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:34:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:12 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
17:34:12 INFO  : 'jtag frequency' command is executed.
17:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
17:34:14 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
17:34:14 INFO  : Context for processor 'microblaze_0' is selected.
17:34:14 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
17:34:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:34:14 INFO  : Context for processor 'microblaze_0' is selected.
17:34:14 INFO  : System reset is completed.
17:34:17 INFO  : 'after 3000' command is executed.
17:34:17 INFO  : Context for processor 'microblaze_0' is selected.
17:34:18 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
17:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

17:34:18 INFO  : Context for processor 'microblaze_0' is selected.
17:34:18 INFO  : 'con' command is executed.
17:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:34:18 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:14:42 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:15:21 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:15:28 INFO  : Disconnected from the channel tcfchan#30.
18:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:29 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:15:29 INFO  : 'jtag frequency' command is executed.
18:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:15:31 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:15:31 INFO  : Context for processor 'microblaze_0' is selected.
18:15:31 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:15:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:15:31 INFO  : Context for processor 'microblaze_0' is selected.
18:15:31 INFO  : System reset is completed.
18:15:34 INFO  : 'after 3000' command is executed.
18:15:34 INFO  : Context for processor 'microblaze_0' is selected.
18:15:34 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:15:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:15:35 INFO  : Context for processor 'microblaze_0' is selected.
18:15:35 INFO  : 'con' command is executed.
18:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:15:35 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:15:59 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:16:04 INFO  : Disconnected from the channel tcfchan#31.
18:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:16:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:22 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:16:22 INFO  : 'jtag frequency' command is executed.
18:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:16:25 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:16:25 INFO  : Context for processor 'microblaze_0' is selected.
18:16:25 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:16:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:16:25 INFO  : Context for processor 'microblaze_0' is selected.
18:16:25 INFO  : System reset is completed.
18:16:28 INFO  : 'after 3000' command is executed.
18:16:28 INFO  : Context for processor 'microblaze_0' is selected.
18:16:28 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:16:28 INFO  : Context for processor 'microblaze_0' is selected.
18:16:28 INFO  : 'con' command is executed.
18:16:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:16:28 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:16:47 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:16:54 INFO  : Disconnected from the channel tcfchan#32.
18:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:55 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:16:55 INFO  : 'jtag frequency' command is executed.
18:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:16:57 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:16:57 INFO  : Context for processor 'microblaze_0' is selected.
18:16:57 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:16:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:16:57 INFO  : Context for processor 'microblaze_0' is selected.
18:16:57 INFO  : System reset is completed.
18:17:00 INFO  : 'after 3000' command is executed.
18:17:00 INFO  : Context for processor 'microblaze_0' is selected.
18:17:01 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:17:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:17:01 INFO  : Context for processor 'microblaze_0' is selected.
18:17:01 INFO  : 'con' command is executed.
18:17:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:17:01 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:17:28 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:17:36 INFO  : Disconnected from the channel tcfchan#33.
18:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:37 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:17:37 INFO  : 'jtag frequency' command is executed.
18:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:17:39 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:17:39 INFO  : Context for processor 'microblaze_0' is selected.
18:17:39 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:17:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:17:39 INFO  : Context for processor 'microblaze_0' is selected.
18:17:39 INFO  : System reset is completed.
18:17:42 INFO  : 'after 3000' command is executed.
18:17:42 INFO  : Context for processor 'microblaze_0' is selected.
18:17:43 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:17:43 INFO  : Context for processor 'microblaze_0' is selected.
18:17:43 INFO  : 'con' command is executed.
18:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:17:43 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:17:57 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:18:08 INFO  : Disconnected from the channel tcfchan#34.
18:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:18:09 INFO  : 'jtag frequency' command is executed.
18:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:18:12 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:18:12 INFO  : Context for processor 'microblaze_0' is selected.
18:18:12 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:18:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:18:12 INFO  : Context for processor 'microblaze_0' is selected.
18:18:12 INFO  : System reset is completed.
18:18:15 INFO  : 'after 3000' command is executed.
18:18:15 INFO  : Context for processor 'microblaze_0' is selected.
18:18:15 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:18:15 INFO  : Context for processor 'microblaze_0' is selected.
18:18:15 INFO  : 'con' command is executed.
18:18:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:18:15 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:18:29 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:18:40 INFO  : Disconnected from the channel tcfchan#35.
18:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:18:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:56 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:18:56 INFO  : 'jtag frequency' command is executed.
18:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:18:58 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:18:58 INFO  : Context for processor 'microblaze_0' is selected.
18:18:59 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:18:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:18:59 INFO  : Context for processor 'microblaze_0' is selected.
18:18:59 INFO  : System reset is completed.
18:19:02 INFO  : 'after 3000' command is executed.
18:19:02 INFO  : Context for processor 'microblaze_0' is selected.
18:19:02 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:19:02 INFO  : Context for processor 'microblaze_0' is selected.
18:19:02 INFO  : 'con' command is executed.
18:19:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:19:02 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:19:39 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:19:44 INFO  : Disconnected from the channel tcfchan#36.
18:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:45 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:19:45 INFO  : 'jtag frequency' command is executed.
18:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:19:47 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:19:47 INFO  : Context for processor 'microblaze_0' is selected.
18:19:47 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:19:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:19:47 INFO  : Context for processor 'microblaze_0' is selected.
18:19:47 INFO  : System reset is completed.
18:19:51 INFO  : 'after 3000' command is executed.
18:19:51 INFO  : Context for processor 'microblaze_0' is selected.
18:19:51 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:19:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:19:51 INFO  : Context for processor 'microblaze_0' is selected.
18:19:51 INFO  : 'con' command is executed.
18:19:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:19:51 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:22:18 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:23:05 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:24:05 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:24:35 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:24:41 INFO  : Disconnected from the channel tcfchan#37.
18:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:42 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:24:42 INFO  : 'jtag frequency' command is executed.
18:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:24:44 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:24:44 INFO  : Context for processor 'microblaze_0' is selected.
18:24:44 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:24:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:24:44 INFO  : Context for processor 'microblaze_0' is selected.
18:24:44 INFO  : System reset is completed.
18:24:47 INFO  : 'after 3000' command is executed.
18:24:47 INFO  : Context for processor 'microblaze_0' is selected.
18:24:47 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:24:47 INFO  : Context for processor 'microblaze_0' is selected.
18:24:47 INFO  : 'con' command is executed.
18:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:24:47 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:27:58 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:48:13 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:49:51 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:49:57 INFO  : Disconnected from the channel tcfchan#38.
18:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:58 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:49:58 INFO  : 'jtag frequency' command is executed.
18:49:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:50:00 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:50:01 INFO  : Context for processor 'microblaze_0' is selected.
18:50:01 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:50:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:50:01 INFO  : Context for processor 'microblaze_0' is selected.
18:50:01 INFO  : System reset is completed.
18:50:04 INFO  : 'after 3000' command is executed.
18:50:04 INFO  : Context for processor 'microblaze_0' is selected.
18:50:04 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:50:04 INFO  : Context for processor 'microblaze_0' is selected.
18:50:04 INFO  : 'con' command is executed.
18:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:50:04 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:51:32 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:51:48 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:51:52 INFO  : Disconnected from the channel tcfchan#39.
18:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:52:02 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:06 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:52:06 INFO  : 'jtag frequency' command is executed.
18:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:52:08 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:52:08 INFO  : Context for processor 'microblaze_0' is selected.
18:52:08 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:52:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:52:08 INFO  : Context for processor 'microblaze_0' is selected.
18:52:08 INFO  : System reset is completed.
18:52:11 INFO  : 'after 3000' command is executed.
18:52:11 INFO  : Context for processor 'microblaze_0' is selected.
18:52:12 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:52:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:52:12 INFO  : Context for processor 'microblaze_0' is selected.
18:52:12 INFO  : 'con' command is executed.
18:52:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:52:12 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:52:50 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:52:59 INFO  : Disconnected from the channel tcfchan#40.
18:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:00 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:53:00 INFO  : 'jtag frequency' command is executed.
18:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:53:02 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:53:02 INFO  : Context for processor 'microblaze_0' is selected.
18:53:02 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:53:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:53:02 INFO  : Context for processor 'microblaze_0' is selected.
18:53:02 INFO  : System reset is completed.
18:53:05 INFO  : 'after 3000' command is executed.
18:53:06 INFO  : Context for processor 'microblaze_0' is selected.
18:53:06 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:53:06 INFO  : Context for processor 'microblaze_0' is selected.
18:53:06 INFO  : 'con' command is executed.
18:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:53:06 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:54:45 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:54:50 INFO  : Disconnected from the channel tcfchan#41.
18:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:55:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:11 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:55:11 INFO  : 'jtag frequency' command is executed.
18:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:55:13 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:55:14 INFO  : Context for processor 'microblaze_0' is selected.
18:55:14 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:55:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:55:14 INFO  : Context for processor 'microblaze_0' is selected.
18:55:14 INFO  : System reset is completed.
18:55:17 INFO  : 'after 3000' command is executed.
18:55:17 INFO  : Context for processor 'microblaze_0' is selected.
18:55:17 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:55:17 INFO  : Context for processor 'microblaze_0' is selected.
18:55:17 INFO  : 'con' command is executed.
18:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:55:17 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:56:05 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:56:12 INFO  : Result from executing command 'removePlatformRepo': 
18:56:23 INFO  : Disconnected from the channel tcfchan#42.
18:56:39 INFO  : Result from executing command 'getProjects': FinalProject
18:56:40 INFO  : Result from executing command 'getPlatforms': 
18:56:40 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:56:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:56 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:56:56 INFO  : 'jtag frequency' command is executed.
18:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:56:58 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:56:58 INFO  : Context for processor 'microblaze_0' is selected.
18:56:58 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:56:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:56:58 INFO  : Context for processor 'microblaze_0' is selected.
18:56:58 INFO  : System reset is completed.
18:57:01 INFO  : 'after 3000' command is executed.
18:57:01 INFO  : Context for processor 'microblaze_0' is selected.
18:57:01 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:57:01 INFO  : Context for processor 'microblaze_0' is selected.
18:57:01 INFO  : 'con' command is executed.
18:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:57:01 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
18:58:33 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
18:58:41 INFO  : Disconnected from the channel tcfchan#45.
18:58:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:42 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
18:58:42 INFO  : 'jtag frequency' command is executed.
18:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
18:58:44 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
18:58:44 INFO  : Context for processor 'microblaze_0' is selected.
18:58:44 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
18:58:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:58:44 INFO  : Context for processor 'microblaze_0' is selected.
18:58:44 INFO  : System reset is completed.
18:58:47 INFO  : 'after 3000' command is executed.
18:58:47 INFO  : Context for processor 'microblaze_0' is selected.
18:58:47 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
18:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

18:58:47 INFO  : Context for processor 'microblaze_0' is selected.
18:58:47 INFO  : 'con' command is executed.
18:58:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:58:47 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:00:21 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:00:27 INFO  : Disconnected from the channel tcfchan#46.
19:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:28 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:00:28 INFO  : 'jtag frequency' command is executed.
19:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:00:30 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:00:30 INFO  : Context for processor 'microblaze_0' is selected.
19:00:30 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:00:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:00:30 INFO  : Context for processor 'microblaze_0' is selected.
19:00:30 INFO  : System reset is completed.
19:00:33 INFO  : 'after 3000' command is executed.
19:00:33 INFO  : Context for processor 'microblaze_0' is selected.
19:00:34 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:00:34 INFO  : Context for processor 'microblaze_0' is selected.
19:00:34 INFO  : 'con' command is executed.
19:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:00:34 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:01:32 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:01:39 INFO  : Disconnected from the channel tcfchan#47.
19:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:40 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:01:40 INFO  : 'jtag frequency' command is executed.
19:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:01:42 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:01:42 INFO  : Context for processor 'microblaze_0' is selected.
19:01:42 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:01:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:01:42 INFO  : Context for processor 'microblaze_0' is selected.
19:01:42 INFO  : System reset is completed.
19:01:45 INFO  : 'after 3000' command is executed.
19:01:45 INFO  : Context for processor 'microblaze_0' is selected.
19:01:46 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:01:46 INFO  : Context for processor 'microblaze_0' is selected.
19:01:46 INFO  : 'con' command is executed.
19:01:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:01:46 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:04:45 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:05:04 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:05:09 INFO  : Disconnected from the channel tcfchan#48.
19:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:05:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:24 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:05:24 INFO  : 'jtag frequency' command is executed.
19:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:05:26 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:05:26 INFO  : Context for processor 'microblaze_0' is selected.
19:05:26 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:05:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:05:26 INFO  : Context for processor 'microblaze_0' is selected.
19:05:26 INFO  : System reset is completed.
19:05:29 INFO  : 'after 3000' command is executed.
19:05:29 INFO  : Context for processor 'microblaze_0' is selected.
19:05:29 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:05:29 INFO  : Context for processor 'microblaze_0' is selected.
19:05:29 INFO  : 'con' command is executed.
19:05:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:05:29 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:05:54 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:06:08 INFO  : Disconnected from the channel tcfchan#49.
19:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:06:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:32 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:06:32 INFO  : 'jtag frequency' command is executed.
19:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:06:34 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:06:34 INFO  : Context for processor 'microblaze_0' is selected.
19:06:34 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:06:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:06:34 INFO  : Context for processor 'microblaze_0' is selected.
19:06:34 INFO  : System reset is completed.
19:06:37 INFO  : 'after 3000' command is executed.
19:06:37 INFO  : Context for processor 'microblaze_0' is selected.
19:06:37 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:06:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:06:37 INFO  : Context for processor 'microblaze_0' is selected.
19:06:37 INFO  : 'con' command is executed.
19:06:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:06:37 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:25:21 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:25:27 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:25:32 INFO  : Disconnected from the channel tcfchan#50.
19:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:25:42 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:43 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:25:43 INFO  : 'jtag frequency' command is executed.
19:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:25:45 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:25:45 INFO  : Context for processor 'microblaze_0' is selected.
19:25:45 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:25:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:25:45 INFO  : Context for processor 'microblaze_0' is selected.
19:25:45 INFO  : System reset is completed.
19:25:48 INFO  : 'after 3000' command is executed.
19:25:48 INFO  : Context for processor 'microblaze_0' is selected.
19:25:48 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:25:48 INFO  : Context for processor 'microblaze_0' is selected.
19:25:48 INFO  : 'con' command is executed.
19:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:25:48 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:27:23 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:27:29 INFO  : Disconnected from the channel tcfchan#51.
19:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:30 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:27:30 INFO  : 'jtag frequency' command is executed.
19:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:27:32 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:27:32 INFO  : Context for processor 'microblaze_0' is selected.
19:27:32 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:27:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:27:32 INFO  : Context for processor 'microblaze_0' is selected.
19:27:32 INFO  : System reset is completed.
19:27:35 INFO  : 'after 3000' command is executed.
19:27:35 INFO  : Context for processor 'microblaze_0' is selected.
19:27:35 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:27:35 INFO  : Context for processor 'microblaze_0' is selected.
19:27:35 INFO  : 'con' command is executed.
19:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:27:35 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:29:33 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:29:38 INFO  : Disconnected from the channel tcfchan#52.
19:29:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:39 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:29:39 INFO  : 'jtag frequency' command is executed.
19:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:29:41 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:29:41 INFO  : Context for processor 'microblaze_0' is selected.
19:29:41 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:29:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:29:41 INFO  : Context for processor 'microblaze_0' is selected.
19:29:41 INFO  : System reset is completed.
19:29:44 INFO  : 'after 3000' command is executed.
19:29:44 INFO  : Context for processor 'microblaze_0' is selected.
19:29:45 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:29:45 INFO  : Context for processor 'microblaze_0' is selected.
19:29:45 INFO  : 'con' command is executed.
19:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:29:45 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:39:44 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:42:39 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:42:44 INFO  : Disconnected from the channel tcfchan#53.
19:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:45 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:42:45 INFO  : 'jtag frequency' command is executed.
19:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:42:48 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:42:48 INFO  : Context for processor 'microblaze_0' is selected.
19:42:48 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:42:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:42:48 INFO  : Context for processor 'microblaze_0' is selected.
19:42:48 INFO  : System reset is completed.
19:42:51 INFO  : 'after 3000' command is executed.
19:42:51 INFO  : Context for processor 'microblaze_0' is selected.
19:42:51 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:42:51 INFO  : Context for processor 'microblaze_0' is selected.
19:42:51 INFO  : 'con' command is executed.
19:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:42:51 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:43:49 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:43:58 INFO  : Disconnected from the channel tcfchan#54.
19:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:44:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:44:09 INFO  : 'jtag frequency' command is executed.
19:44:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:44:11 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:44:11 INFO  : Context for processor 'microblaze_0' is selected.
19:44:11 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:44:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:44:11 INFO  : Context for processor 'microblaze_0' is selected.
19:44:11 INFO  : System reset is completed.
19:44:14 INFO  : 'after 3000' command is executed.
19:44:14 INFO  : Context for processor 'microblaze_0' is selected.
19:44:14 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:44:14 INFO  : Context for processor 'microblaze_0' is selected.
19:44:14 INFO  : 'con' command is executed.
19:44:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:44:14 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:44:39 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:44:45 INFO  : Disconnected from the channel tcfchan#55.
19:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:55 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:44:55 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:44:55 INFO  : 'jtag frequency' command is executed.
19:44:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:44:57 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:44:57 INFO  : Context for processor 'microblaze_0' is selected.
19:44:57 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:44:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:44:57 INFO  : Context for processor 'microblaze_0' is selected.
19:44:57 INFO  : System reset is completed.
19:45:00 INFO  : 'after 3000' command is executed.
19:45:00 INFO  : Context for processor 'microblaze_0' is selected.
19:45:01 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:45:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:45:01 INFO  : Context for processor 'microblaze_0' is selected.
19:45:01 INFO  : 'con' command is executed.
19:45:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:45:01 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:45:44 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:46:17 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:46:25 INFO  : Disconnected from the channel tcfchan#56.
19:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:26 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:46:26 INFO  : 'jtag frequency' command is executed.
19:46:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:46:28 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:46:28 INFO  : Context for processor 'microblaze_0' is selected.
19:46:28 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:46:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:46:28 INFO  : Context for processor 'microblaze_0' is selected.
19:46:28 INFO  : System reset is completed.
19:46:31 INFO  : 'after 3000' command is executed.
19:46:31 INFO  : Context for processor 'microblaze_0' is selected.
19:46:32 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:46:32 INFO  : Context for processor 'microblaze_0' is selected.
19:46:32 INFO  : 'con' command is executed.
19:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:46:32 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:50:09 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:50:14 INFO  : Disconnected from the channel tcfchan#57.
19:50:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:50:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:55:47 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:54 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:55:54 INFO  : 'jtag frequency' command is executed.
19:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:55:56 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:55:56 INFO  : Context for processor 'microblaze_0' is selected.
19:55:56 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:55:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:55:56 INFO  : Context for processor 'microblaze_0' is selected.
19:55:56 INFO  : System reset is completed.
19:55:59 INFO  : 'after 3000' command is executed.
19:55:59 INFO  : Context for processor 'microblaze_0' is selected.
19:55:59 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:55:59 INFO  : Context for processor 'microblaze_0' is selected.
19:55:59 INFO  : 'con' command is executed.
19:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:55:59 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
19:58:21 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
19:58:26 INFO  : Disconnected from the channel tcfchan#58.
19:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:27 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
19:58:27 INFO  : 'jtag frequency' command is executed.
19:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
19:58:30 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
19:58:30 INFO  : Context for processor 'microblaze_0' is selected.
19:58:30 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
19:58:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:58:30 INFO  : Context for processor 'microblaze_0' is selected.
19:58:30 INFO  : System reset is completed.
19:58:33 INFO  : 'after 3000' command is executed.
19:58:33 INFO  : Context for processor 'microblaze_0' is selected.
19:58:33 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
19:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

19:58:33 INFO  : Context for processor 'microblaze_0' is selected.
19:58:33 INFO  : 'con' command is executed.
19:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:58:33 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
20:01:33 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
20:01:40 INFO  : Disconnected from the channel tcfchan#59.
20:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:01:50 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
20:01:50 INFO  : 'jtag frequency' command is executed.
20:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
20:01:52 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
20:01:52 INFO  : Context for processor 'microblaze_0' is selected.
20:01:52 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
20:01:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:01:52 INFO  : Context for processor 'microblaze_0' is selected.
20:01:52 INFO  : System reset is completed.
20:01:55 INFO  : 'after 3000' command is executed.
20:01:55 INFO  : Context for processor 'microblaze_0' is selected.
20:01:55 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
20:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

20:01:56 INFO  : Context for processor 'microblaze_0' is selected.
20:01:56 INFO  : 'con' command is executed.
20:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:01:56 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
20:02:35 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
20:02:40 INFO  : Disconnected from the channel tcfchan#60.
20:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:41 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
20:02:41 INFO  : 'jtag frequency' command is executed.
20:02:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
20:02:43 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
20:02:43 INFO  : Context for processor 'microblaze_0' is selected.
20:02:43 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
20:02:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:02:43 INFO  : Context for processor 'microblaze_0' is selected.
20:02:43 INFO  : System reset is completed.
20:02:46 INFO  : 'after 3000' command is executed.
20:02:46 INFO  : Context for processor 'microblaze_0' is selected.
20:02:46 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
20:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

20:02:46 INFO  : Context for processor 'microblaze_0' is selected.
20:02:46 INFO  : 'con' command is executed.
20:02:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:02:46 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
20:03:00 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
20:03:05 INFO  : Disconnected from the channel tcfchan#61.
20:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:03:15 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:19 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
20:03:19 INFO  : 'jtag frequency' command is executed.
20:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
20:03:22 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
20:03:22 INFO  : Context for processor 'microblaze_0' is selected.
20:03:22 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
20:03:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:03:22 INFO  : Context for processor 'microblaze_0' is selected.
20:03:22 INFO  : System reset is completed.
20:03:25 INFO  : 'after 3000' command is executed.
20:03:25 INFO  : Context for processor 'microblaze_0' is selected.
20:03:25 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
20:03:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

20:03:25 INFO  : Context for processor 'microblaze_0' is selected.
20:03:25 INFO  : 'con' command is executed.
20:03:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:03:25 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
20:03:43 INFO  : Disconnected from the channel tcfchan#62.
20:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:45 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
20:03:45 INFO  : 'jtag frequency' command is executed.
20:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
20:03:47 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
20:03:47 INFO  : Context for processor 'microblaze_0' is selected.
20:03:47 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
20:03:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:03:47 INFO  : Context for processor 'microblaze_0' is selected.
20:03:47 INFO  : System reset is completed.
20:03:50 INFO  : 'after 3000' command is executed.
20:03:50 INFO  : Context for processor 'microblaze_0' is selected.
20:03:50 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
20:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

20:03:50 INFO  : Context for processor 'microblaze_0' is selected.
20:03:50 INFO  : 'con' command is executed.
20:03:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:03:50 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
20:04:32 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
20:04:37 INFO  : Disconnected from the channel tcfchan#63.
20:04:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:04:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:53 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
20:04:53 INFO  : 'jtag frequency' command is executed.
20:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
20:04:56 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
20:04:56 INFO  : Context for processor 'microblaze_0' is selected.
20:04:56 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
20:04:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:04:56 INFO  : Context for processor 'microblaze_0' is selected.
20:04:56 INFO  : System reset is completed.
20:04:59 INFO  : 'after 3000' command is executed.
20:04:59 INFO  : Context for processor 'microblaze_0' is selected.
20:04:59 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
20:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

20:04:59 INFO  : Context for processor 'microblaze_0' is selected.
20:04:59 INFO  : 'con' command is executed.
20:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:04:59 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
20:06:42 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
20:06:47 INFO  : Disconnected from the channel tcfchan#64.
20:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:06:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:02 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
20:07:02 INFO  : 'jtag frequency' command is executed.
20:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
20:07:04 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
20:07:04 INFO  : Context for processor 'microblaze_0' is selected.
20:07:04 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
20:07:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:07:04 INFO  : Context for processor 'microblaze_0' is selected.
20:07:04 INFO  : System reset is completed.
20:07:07 INFO  : 'after 3000' command is executed.
20:07:07 INFO  : Context for processor 'microblaze_0' is selected.
20:07:08 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
20:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

20:07:08 INFO  : Context for processor 'microblaze_0' is selected.
20:07:08 INFO  : 'con' command is executed.
20:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:07:08 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
20:07:44 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
20:07:52 INFO  : Disconnected from the channel tcfchan#65.
20:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:08:02 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:06 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
20:08:06 INFO  : 'jtag frequency' command is executed.
20:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
20:08:09 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
20:08:09 INFO  : Context for processor 'microblaze_0' is selected.
20:08:09 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
20:08:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:08:09 INFO  : Context for processor 'microblaze_0' is selected.
20:08:09 INFO  : System reset is completed.
20:08:12 INFO  : 'after 3000' command is executed.
20:08:12 INFO  : Context for processor 'microblaze_0' is selected.
20:08:12 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
20:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

20:08:12 INFO  : Context for processor 'microblaze_0' is selected.
20:08:12 INFO  : 'con' command is executed.
20:08:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:08:12 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
21:17:13 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
21:17:19 INFO  : Disconnected from the channel tcfchan#66.
21:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
21:17:20 INFO  : 'jtag frequency' command is executed.
21:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
21:17:22 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
21:17:22 INFO  : Context for processor 'microblaze_0' is selected.
21:17:22 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
21:17:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:17:22 INFO  : Context for processor 'microblaze_0' is selected.
21:17:22 INFO  : System reset is completed.
21:17:25 INFO  : 'after 3000' command is executed.
21:17:25 INFO  : Context for processor 'microblaze_0' is selected.
21:17:26 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
21:17:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

21:17:26 INFO  : Context for processor 'microblaze_0' is selected.
21:17:26 INFO  : 'con' command is executed.
21:17:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:17:26 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
21:29:46 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
21:29:52 INFO  : Disconnected from the channel tcfchan#67.
21:29:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:53 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
21:29:53 INFO  : 'jtag frequency' command is executed.
21:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
21:29:56 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
21:29:56 INFO  : Context for processor 'microblaze_0' is selected.
21:29:56 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
21:29:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:29:56 INFO  : Context for processor 'microblaze_0' is selected.
21:29:56 INFO  : System reset is completed.
21:29:59 INFO  : 'after 3000' command is executed.
21:29:59 INFO  : Context for processor 'microblaze_0' is selected.
21:29:59 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
21:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

21:29:59 INFO  : Context for processor 'microblaze_0' is selected.
21:29:59 INFO  : 'con' command is executed.
21:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:29:59 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
21:30:54 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
21:31:03 INFO  : Disconnected from the channel tcfchan#68.
21:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:04 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
21:31:04 INFO  : 'jtag frequency' command is executed.
21:31:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
21:31:06 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
21:31:06 INFO  : Context for processor 'microblaze_0' is selected.
21:31:06 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
21:31:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:31:06 INFO  : Context for processor 'microblaze_0' is selected.
21:31:06 INFO  : System reset is completed.
21:31:09 INFO  : 'after 3000' command is executed.
21:31:09 INFO  : Context for processor 'microblaze_0' is selected.
21:31:09 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
21:31:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

21:31:09 INFO  : Context for processor 'microblaze_0' is selected.
21:31:09 INFO  : 'con' command is executed.
21:31:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:31:09 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
21:40:09 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
21:40:18 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
21:40:24 INFO  : Disconnected from the channel tcfchan#69.
21:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
21:40:25 INFO  : 'jtag frequency' command is executed.
21:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
21:40:28 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
21:40:28 INFO  : Context for processor 'microblaze_0' is selected.
21:40:28 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
21:40:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:40:28 INFO  : Context for processor 'microblaze_0' is selected.
21:40:28 INFO  : System reset is completed.
21:40:31 INFO  : 'after 3000' command is executed.
21:40:31 INFO  : Context for processor 'microblaze_0' is selected.
21:40:31 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
21:40:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

21:40:31 INFO  : Context for processor 'microblaze_0' is selected.
21:40:31 INFO  : 'con' command is executed.
21:40:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:40:31 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
21:41:26 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
22:55:41 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
22:56:29 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
22:59:27 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:00:48 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:00:54 INFO  : Disconnected from the channel tcfchan#70.
23:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:01:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:10 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:01:10 INFO  : 'jtag frequency' command is executed.
23:01:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:01:13 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:01:13 INFO  : Context for processor 'microblaze_0' is selected.
23:01:13 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:01:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:01:13 INFO  : Context for processor 'microblaze_0' is selected.
23:01:13 INFO  : System reset is completed.
23:01:16 INFO  : 'after 3000' command is executed.
23:01:16 INFO  : Context for processor 'microblaze_0' is selected.
23:01:16 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:01:16 INFO  : Context for processor 'microblaze_0' is selected.
23:01:16 INFO  : 'con' command is executed.
23:01:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:01:16 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
23:16:09 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:16:22 INFO  : Disconnected from the channel tcfchan#71.
23:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:23 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:16:23 INFO  : 'jtag frequency' command is executed.
23:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:16:25 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:16:25 INFO  : Context for processor 'microblaze_0' is selected.
23:16:25 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:16:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:16:25 INFO  : Context for processor 'microblaze_0' is selected.
23:16:25 INFO  : System reset is completed.
23:16:28 INFO  : 'after 3000' command is executed.
23:16:28 INFO  : Context for processor 'microblaze_0' is selected.
23:16:28 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:16:28 INFO  : Context for processor 'microblaze_0' is selected.
23:16:28 INFO  : 'con' command is executed.
23:16:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:16:28 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
23:18:22 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:18:31 INFO  : Disconnected from the channel tcfchan#72.
23:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:32 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:18:32 INFO  : 'jtag frequency' command is executed.
23:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:18:34 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:18:34 INFO  : Context for processor 'microblaze_0' is selected.
23:18:34 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:18:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:18:34 INFO  : Context for processor 'microblaze_0' is selected.
23:18:34 INFO  : System reset is completed.
23:18:37 INFO  : 'after 3000' command is executed.
23:18:37 INFO  : Context for processor 'microblaze_0' is selected.
23:18:37 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:18:37 INFO  : Context for processor 'microblaze_0' is selected.
23:18:37 INFO  : 'con' command is executed.
23:18:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:18:37 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
23:19:39 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:19:45 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:19:48 INFO  : Disconnected from the channel tcfchan#73.
23:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:50 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:19:50 INFO  : 'jtag frequency' command is executed.
23:19:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:19:52 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:19:52 INFO  : Context for processor 'microblaze_0' is selected.
23:19:52 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:19:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:19:52 INFO  : Context for processor 'microblaze_0' is selected.
23:19:52 INFO  : System reset is completed.
23:19:55 INFO  : 'after 3000' command is executed.
23:19:55 INFO  : Context for processor 'microblaze_0' is selected.
23:19:55 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:19:55 INFO  : Context for processor 'microblaze_0' is selected.
23:19:55 INFO  : 'con' command is executed.
23:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:19:55 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
23:22:30 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:22:35 INFO  : Disconnected from the channel tcfchan#74.
23:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:36 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:22:36 INFO  : 'jtag frequency' command is executed.
23:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:22:38 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:22:39 INFO  : Context for processor 'microblaze_0' is selected.
23:22:39 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:22:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:22:39 INFO  : Context for processor 'microblaze_0' is selected.
23:22:39 INFO  : System reset is completed.
23:22:42 INFO  : 'after 3000' command is executed.
23:22:42 INFO  : Context for processor 'microblaze_0' is selected.
23:22:42 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:22:42 INFO  : Context for processor 'microblaze_0' is selected.
23:22:42 INFO  : 'con' command is executed.
23:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:22:42 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
23:23:55 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:24:22 INFO  : Disconnected from the channel tcfchan#75.
23:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:23 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:24:23 INFO  : 'jtag frequency' command is executed.
23:24:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:24:25 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:24:25 INFO  : Context for processor 'microblaze_0' is selected.
23:24:25 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:24:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:24:25 INFO  : Context for processor 'microblaze_0' is selected.
23:24:25 INFO  : System reset is completed.
23:24:28 INFO  : 'after 3000' command is executed.
23:24:28 INFO  : Context for processor 'microblaze_0' is selected.
23:24:29 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:24:29 INFO  : Context for processor 'microblaze_0' is selected.
23:24:29 INFO  : 'con' command is executed.
23:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:24:29 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
23:33:55 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:34:01 INFO  : Disconnected from the channel tcfchan#76.
23:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:02 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:34:02 INFO  : 'jtag frequency' command is executed.
23:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:34:04 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:34:04 INFO  : Context for processor 'microblaze_0' is selected.
23:34:04 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:34:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:34:04 INFO  : Context for processor 'microblaze_0' is selected.
23:34:04 INFO  : System reset is completed.
23:34:07 INFO  : 'after 3000' command is executed.
23:34:07 INFO  : Context for processor 'microblaze_0' is selected.
23:34:07 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:34:07 INFO  : Context for processor 'microblaze_0' is selected.
23:34:07 INFO  : 'con' command is executed.
23:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:34:07 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
23:37:06 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:37:18 INFO  : Disconnected from the channel tcfchan#77.
23:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:19 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:37:19 INFO  : 'jtag frequency' command is executed.
23:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:37:21 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:37:21 INFO  : Context for processor 'microblaze_0' is selected.
23:37:21 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:37:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:37:21 INFO  : Context for processor 'microblaze_0' is selected.
23:37:21 INFO  : System reset is completed.
23:37:24 INFO  : 'after 3000' command is executed.
23:37:24 INFO  : Context for processor 'microblaze_0' is selected.
23:37:25 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:37:25 INFO  : Context for processor 'microblaze_0' is selected.
23:37:25 INFO  : 'con' command is executed.
23:37:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:37:25 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
23:38:22 INFO  : Disconnected from the channel tcfchan#78.
23:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:23 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:38:23 INFO  : 'jtag frequency' command is executed.
23:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:38:26 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:38:26 INFO  : Context for processor 'microblaze_0' is selected.
23:38:26 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:38:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:38:26 INFO  : Context for processor 'microblaze_0' is selected.
23:38:26 INFO  : System reset is completed.
23:38:27 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
23:38:29 INFO  : 'after 3000' command is executed.
23:38:29 INFO  : Context for processor 'microblaze_0' is selected.
23:38:29 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:38:29 INFO  : Context for processor 'microblaze_0' is selected.
23:38:29 INFO  : 'con' command is executed.
23:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:38:29 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
23:38:36 INFO  : Disconnected from the channel tcfchan#79.
23:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:37 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
23:38:37 INFO  : 'jtag frequency' command is executed.
23:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
23:38:40 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
23:38:40 INFO  : Context for processor 'microblaze_0' is selected.
23:38:40 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa'.
23:38:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:38:40 INFO  : Context for processor 'microblaze_0' is selected.
23:38:40 INFO  : System reset is completed.
23:38:43 INFO  : 'after 3000' command is executed.
23:38:43 INFO  : Context for processor 'microblaze_0' is selected.
23:38:43 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
23:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/pmod_design_with_uart_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

23:38:43 INFO  : Context for processor 'microblaze_0' is selected.
23:38:43 INFO  : 'con' command is executed.
23:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:38:43 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
00:32:24 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:32:27 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:32:38 INFO  : Result from executing command 'removePlatformRepo': 
00:32:49 INFO  : Result from executing command 'getProjects': FinalProject
00:32:49 INFO  : Result from executing command 'getPlatforms': 
00:32:49 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:40:09 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:50:22 INFO  : Hardware specification for platform project 'FinalProject' is updated.
00:52:16 INFO  : Result from executing command 'getProjects': FinalProject
00:52:16 INFO  : Result from executing command 'getPlatforms': FinalProject|D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/FinalProject.xpfm
00:52:17 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:52:40 INFO  : Result from executing command 'removePlatformRepo': 
00:52:54 INFO  : Result from executing command 'getProjects': FinalProject
00:52:54 INFO  : Result from executing command 'getPlatforms': 
00:54:16 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
00:55:10 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
00:55:49 INFO  : Bit file 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit' is generated.
00:55:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:55:51 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:55:59 INFO  : Disconnected from the channel tcfchan#80.
00:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:00 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
00:56:00 INFO  : 'jtag frequency' command is executed.
00:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:56:03 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:56:03 INFO  : Context for processor 'microblaze_0' is selected.
00:56:03 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/project_1_wrapper.xsa'.
00:56:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:56:03 INFO  : Context for processor 'microblaze_0' is selected.
00:56:03 INFO  : System reset is completed.
00:56:06 INFO  : 'after 3000' command is executed.
00:56:06 INFO  : Context for processor 'microblaze_0' is selected.
00:56:06 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
00:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/project_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

00:56:06 INFO  : Context for processor 'microblaze_0' is selected.
00:56:06 INFO  : 'con' command is executed.
00:56:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:56:06 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
00:56:42 INFO  : Disconnected from the channel tcfchan#86.
00:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:43 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B61C74A' is selected.
00:56:43 INFO  : 'jtag frequency' command is executed.
00:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}' command is executed.
00:56:45 INFO  : Device configured successfully with "D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit"
00:56:45 INFO  : Context for processor 'microblaze_0' is selected.
00:56:45 INFO  : Hardware design and registers information is loaded from 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/project_1_wrapper.xsa'.
00:56:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:56:45 INFO  : Context for processor 'microblaze_0' is selected.
00:56:45 INFO  : System reset is completed.
00:56:48 INFO  : 'after 3000' command is executed.
00:56:48 INFO  : Context for processor 'microblaze_0' is selected.
00:56:48 INFO  : The application 'D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf' is downloaded to processor 'microblaze_0'.
00:56:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B61C74A" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B61C74A-13631093-0"}
fpga -file D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/HWEProjectALLFiles/Vitis_Final_Project/FinalProject/export/FinalProject/hw/project_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/HWEProjectALLFiles/Vitis_Final_Project/FinalAPP/Debug/FinalAPP.elf
----------------End of Script----------------

00:56:48 INFO  : Context for processor 'microblaze_0' is selected.
00:56:48 INFO  : 'con' command is executed.
00:56:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:56:49 INFO  : Launch script is exported to file 'D:\HWEProjectALLFiles\Vitis_Final_Project\FinalAPP_system\_ide\scripts\debugger_finalapp-default.tcl'
01:00:43 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:13:26 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:13:43 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:13:49 INFO  : Checking for BSP changes to sync application flags for project 'FinalAPP'...
01:14:00 INFO  : Disconnected from the channel tcfchan#87.
