INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_my3/ebaz4205_my3.sim/sim_1/impl/func/xsim/design_1_wrapper_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module glbl
