# Edge detection on FPGA

Edge detection on FPGA using a sliding window implementation to improve the use of resources.

- The kernel used is: { {1, 0, -1}, {0, 0, 0}, {-1, 0, 1} }


**Original**                |  **Result** 
:-------------------------:|:-------------------------:
![](https://github.com/juanrc235/ventana_deslizante/blob/main/car.bmp?raw=true) | ![](https://github.com/juanrc235/ventana_deslizante/blob/main/car_out.bmp?raw=true)
