/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:59:07 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                unknown
 *                 RDB.pm                     14541
 *                 generate_int_id.pl         1.0
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_memc_l2_0_0.h"

#ifndef BCHP_INT_ID_MEMC_L2_0_0_H__
#define BCHP_INT_ID_MEMC_L2_0_0_H__

#define BCHP_INT_ID_ARC_0_INTR                BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_ARC_0_INTR_SHIFT)
#define BCHP_INT_ID_ARC_1_INTR                BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_ARC_1_INTR_SHIFT)
#define BCHP_INT_ID_ARC_2_INTR                BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_ARC_2_INTR_SHIFT)
#define BCHP_INT_ID_ARC_3_INTR                BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_ARC_3_INTR_SHIFT)
#define BCHP_INT_ID_BSP_ARCH_INTR             BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_BSP_ARCH_INTR_SHIFT)
#define BCHP_INT_ID_BSP_WRCH_INTR             BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_BSP_WRCH_INTR_SHIFT)
#define BCHP_INT_ID_GSIZE_VIOL_INTR_PFRI_0    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT)
#define BCHP_INT_ID_GSIZE_VIOL_INTR_PFRI_1    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT)
#define BCHP_INT_ID_GSIZE_VIOL_INTR_PFRI_2    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT)
#define BCHP_INT_ID_GSIZE_VIOL_INTR_PFRI_3    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT)
#define BCHP_INT_ID_INVALID_CMD_INTR          BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_INVALID_CMD_INTR_SHIFT)
#define BCHP_INT_ID_INVALID_MSTART_INTR       BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_INVALID_MSTART_INTR_SHIFT)
#define BCHP_INT_ID_MISSING_EOG_INTR_PFRI_0   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT)
#define BCHP_INT_ID_MISSING_EOG_INTR_PFRI_1   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT)
#define BCHP_INT_ID_MISSING_EOG_INTR_PFRI_2   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT)
#define BCHP_INT_ID_MISSING_EOG_INTR_PFRI_3   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT)
#define BCHP_INT_ID_MISSING_LAST_WRITE_INTR   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_MISSING_LAST_WRITE_INTR_SHIFT)
#define BCHP_INT_ID_MISSING_SOG_INTR_PFRI_0   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT)
#define BCHP_INT_ID_MISSING_SOG_INTR_PFRI_1   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT)
#define BCHP_INT_ID_MISSING_SOG_INTR_PFRI_2   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT)
#define BCHP_INT_ID_MISSING_SOG_INTR_PFRI_3   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT)
#define BCHP_INT_ID_NO_REQ_INTR               BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_NO_REQ_INTR_SHIFT)
#define BCHP_INT_ID_PAGE_BREAK_INTR_PFRI_0    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT)
#define BCHP_INT_ID_PAGE_BREAK_INTR_PFRI_1    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT)
#define BCHP_INT_ID_PAGE_BREAK_INTR_PFRI_2    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT)
#define BCHP_INT_ID_PAGE_BREAK_INTR_PFRI_3    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT)
#define BCHP_INT_ID_RGR_BRIDGE_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_RGR_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_SM_TIMEOUT_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_SM_TIMEOUT_INTR_SHIFT)
#define BCHP_INT_ID_TRACELOG_DONE_INTR        BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_TRACELOG_DONE_INTR_SHIFT)
#define BCHP_INT_ID_TRACELOG_TRIG_INTR        BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_0_CPU_STATUS, BCHP_MEMC_L2_0_0_CPU_STATUS_TRACELOG_TRIG_INTR_SHIFT)

#endif /* #ifndef BCHP_INT_ID_MEMC_L2_0_0_H__ */

/* End of File */
