
****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/cod/prj5-riscv-cpu-Therock90421/hardware/scripts/mk.tcl -notrace
INFO: [BD_TCL-3] Currently there is no design <mpsoc> in project, so creating one...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
get_ipdefs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1410.637 ; gain = 309.992 ; free physical = 1709 ; free virtual = 6987
Wrote  : </home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/mpsoc.bd> 
create_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1410.637 ; gain = 309.992 ; free physical = 1706 ; free virtual = 6985
INFO: [BD_TCL-4] Making design <mpsoc> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "mpsoc".
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.426 ; gain = 54.789 ; free physical = 1590 ; free virtual = 6887
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1306] The connection to interface pin /axi_uart/rx is being overridden by the user. This pin will not be connected as a part of interface connection UART
WARNING: [BD 41-1306] The connection to interface pin /zynq_mpsoc/emio_uart1_txd is being overridden by the user. This pin will not be connected as a part of interface connection UART_1
WARNING: [BD 41-1306] The connection to interface pin /axi_uart/tx is being overridden by the user. This pin will not be connected as a part of interface connection UART
WARNING: [BD 41-1306] The connection to interface pin /zynq_mpsoc/emio_uart1_rxd is being overridden by the user. This pin will not be connected as a part of interface connection UART_1
Wrote  : </home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/mpsoc.bd> 
WARNING: [BD 17-145] Zynq UltraScale IP doesn't support simulation
WARNING: [BD 17-145] Zynq UltraScale IP doesn't support simulation
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /arm_axi_ic/s00_couplers/auto_ds/S_AXI(0) and /zynq_mpsoc/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /arm_axi_ic/s00_couplers/auto_ds/S_AXI(0) and /zynq_mpsoc/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_mpsoc/S_AXI_HP0_FPD(1) and /riscv_axi_ic/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_mpsoc/S_AXI_HP0_FPD(1) and /riscv_axi_ic/m00_couplers/auto_pc/M_AXI(0)
Wrote  : </home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/mpsoc.bd> 
Verilog Output written to : /home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v
Verilog Output written to : /home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.0-0] mpsoc_zynq_mpsoc_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_mpsoc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_zynq_mpsoc_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart .
INFO: [BD 41-1029] Generation completed for the IP Integrator block riscv_axi_ic/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block riscv_axi_ic/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_1/mpsoc_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block riscv_axi_ic/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_1/mpsoc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block riscv_axi_ic/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_us_0/mpsoc_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block riscv_axi_ic/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/mpsoc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block arm_axi_ic/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_0/mpsoc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block arm_axi_ic/s00_couplers/auto_pc .
Exporting to file /home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hw_handoff/mpsoc.hwh
Generated Block Design Tcl file /home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hw_handoff/mpsoc_bd.tcl
Generated Hardware Definition File /home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.hwdef
generate_target: Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1481.426 ; gain = 16.000 ; free physical = 1411 ; free virtual = 6760
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
Command: synth_design -top riscv_cpu_fpga -part xczu2eg-sfva625-1-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg-sfva625'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7357 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.008 ; gain = 0.000 ; free physical = 1328 ; free virtual = 6680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'riscv_cpu_fpga' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/hdl/riscv_cpu_fpga.v:13]
INFO: [Synth 8-638] synthesizing module 'riscv_cpu_top' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/hdl/riscv_cpu_top.v:13]
INFO: [Synth 8-638] synthesizing module 'riscv_cpu' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/ip_catalog/riscv_core/riscv_cpu.v:3]
INFO: [Synth 8-638] synthesizing module 'reg_file' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/ip_catalog/riscv_core/reg_file.v:6]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (1#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/ip_catalog/riscv_core/reg_file.v:6]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/ip_catalog/riscv_core/alu.v:5]
INFO: [Synth 8-256] done synthesizing module 'alu' (2#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/ip_catalog/riscv_core/alu.v:5]
INFO: [Synth 8-256] done synthesizing module 'riscv_cpu' (3#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/ip_catalog/riscv_core/riscv_cpu.v:3]
INFO: [Synth 8-256] done synthesizing module 'riscv_cpu_top' (4#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/hdl/riscv_cpu_top.v:13]
INFO: [Synth 8-638] synthesizing module 'mpsoc_wrapper' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/imports/hdl/mpsoc_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'mpsoc' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:493]
INFO: [Synth 8-638] synthesizing module 'mpsoc_arm_axi_ic_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1001]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_EUWRR2' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1923]
INFO: [Synth 8-638] synthesizing module 'mpsoc_auto_ds_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/synth/mpsoc_auto_ds_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_top' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_axi_downsizer' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_b_downsizer' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_b_downsizer' (5#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_a_downsizer' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_1_4' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38812]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_1_4_synth' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:35108]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:33860]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:21903]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13437]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13507]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13566]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13567]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13577]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13578]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13579]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4701]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4706]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (6#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4701]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (7#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13437]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:3934]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (8#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:3934]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5573]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5327]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5341]
INFO: [Synth 8-256] done synthesizing module 'dmem' (9#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5327]
WARNING: [Synth 8-6014] Unused sequential element rd_rst_mem_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5884]
WARNING: [Synth 8-6014] Unused sequential element srst_mem_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5885]
INFO: [Synth 8-256] done synthesizing module 'memory' (10#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5573]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:20936]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8340]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (11#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8340]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8963]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8974]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8975]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7724]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (12#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7724]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (13#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8963]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11178]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11195]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11197]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11201]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11202]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11203]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11207]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11208]
INFO: [Synth 8-226] default block is never used [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11311]
INFO: [Synth 8-226] default block is never used [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11649]
INFO: [Synth 8-226] default block is never used [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11734]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (14#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (15#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:20936]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:17451]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7923]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (16#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7923]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15037]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15081]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15082]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15083]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15084]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (17#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15037]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (18#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:17451]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4374]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (19#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4374]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (20#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:21903]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (21#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:33860]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_1_4_synth' (22#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:35108]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_1_4' (23#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38812]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' (24#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_1_4__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38812]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_1_4_synth__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:35108]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:33860]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:21903]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:3934]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:3934]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5573]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 29 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5327]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 29 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5327]
WARNING: [Synth 8-6014] Unused sequential element rd_rst_mem_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5884]
WARNING: [Synth 8-6014] Unused sequential element srst_mem_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5885]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5573]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4374]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 29 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4374]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:21903]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:33860]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_1_4_synth__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:35108]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_1_4__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38812]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo__parameterized0' (25#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-6014] Unused sequential element cmd_size_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:864]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_a_downsizer' (26#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_w_downsizer' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_w_downsizer' (27#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_repeat_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:785]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-6014] Unused sequential element cmd_size_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:864]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0' (27#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_r_downsizer' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].S_AXI_RDATA_II_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].S_AXI_RDATA_I_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1929]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].S_AXI_RDATA_II_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].S_AXI_RDATA_I_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1929]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[2].S_AXI_RDATA_II_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[2].S_AXI_RDATA_I_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1929]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[3].S_AXI_RDATA_II_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[3].S_AXI_RDATA_I_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1929]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_r_downsizer' (28#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_axi_downsizer' (29#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_top' (30#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_auto_ds_0' (31#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/synth/mpsoc_auto_ds_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mpsoc_auto_pc_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_0/synth/mpsoc_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' (32#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' (33#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' (34#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' (35#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' (36#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' (37#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' (37#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' (38#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' (39#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' (40#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' (40#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' (40#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' (41#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (42#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (43#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (43#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (43#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (43#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (44#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (45#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (45#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' (45#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' (45#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' (45#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' (45#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (45#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' (45#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s' (46#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (47#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_auto_pc_0' (48#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_0/synth/mpsoc_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_EUWRR2' (49#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1923]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_arm_axi_ic_0' (50#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1001]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_uart_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/synth/mpsoc_axi_uart_0.vhd:86]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 99999000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2090' bound to instance 'U0' of component 'axi_uartlite' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/synth/mpsoc_axi_uart_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 99999000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2109]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 99999000 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
	Parameter C_RATIO bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (51#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
INFO: [Synth 8-3919] null assignment ignored [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (52#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 1'b0 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (53#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (54#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (55#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (56#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (57#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
WARNING: [Synth 8-6014] Unused sequential element SERIAL_TO_PARALLEL[1].serial_to_Par_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1204]
WARNING: [Synth 8-6014] Unused sequential element SERIAL_TO_PARALLEL[2].serial_to_Par_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1204]
WARNING: [Synth 8-6014] Unused sequential element SERIAL_TO_PARALLEL[3].serial_to_Par_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1204]
WARNING: [Synth 8-6014] Unused sequential element SERIAL_TO_PARALLEL[4].serial_to_Par_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1204]
WARNING: [Synth 8-6014] Unused sequential element SERIAL_TO_PARALLEL[5].serial_to_Par_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1204]
WARNING: [Synth 8-6014] Unused sequential element SERIAL_TO_PARALLEL[6].serial_to_Par_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1204]
WARNING: [Synth 8-6014] Unused sequential element SERIAL_TO_PARALLEL[7].serial_to_Par_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1204]
WARNING: [Synth 8-6014] Unused sequential element SERIAL_TO_PARALLEL[8].serial_to_Par_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1204]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (58#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 16'b1000000000000000 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (58#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (59#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (60#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (61#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (61#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (61#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (61#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (62#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (63#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (64#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (65#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_uart_0' (66#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/synth/mpsoc_axi_uart_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uart' of module 'mpsoc_axi_uart_0' requires 22 connections, but only 21 given [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:811]
INFO: [Synth 8-638] synthesizing module 'mpsoc_riscv_axi_ic_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1311]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_TL9DZI' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:12]
INFO: [Synth 8-638] synthesizing module 'mpsoc_auto_pc_1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_1/synth/mpsoc_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 49 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter__parameterized0' (66#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_auto_pc_1' (67#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_1/synth/mpsoc_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mpsoc_auto_pc_1' requires 56 connections, but only 54 given [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:235]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_TL9DZI' (68#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1MNB9IE' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:292]
INFO: [Synth 8-638] synthesizing module 'mpsoc_auto_ds_1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_1/synth/mpsoc_auto_ds_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_top__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_axi4lite_downsizer' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3003]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_axi4lite_downsizer' (69#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3003]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_top__parameterized0' (69#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_auto_ds_1' (70#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_1/synth/mpsoc_auto_ds_1.v:58]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'mpsoc_auto_ds_1' requires 40 connections, but only 38 given [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:451]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1MNB9IE' (71#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:292]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_GVFY79' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:2333]
INFO: [Synth 8-638] synthesizing module 'mpsoc_auto_us_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_us_0/synth/mpsoc_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_top__parameterized1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_axi4lite_upsizer' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3334]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_axi4lite_upsizer' (72#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3334]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_top__parameterized1' (72#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_auto_us_0' (73#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_us_0/synth/mpsoc_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_GVFY79' (74#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:2333]
INFO: [Synth 8-638] synthesizing module 'mpsoc_s00_mmu_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s00_mmu_0/synth/mpsoc_s00_mmu_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_11_top' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:557]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 2 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 64'b0000000000000000000000000000110000000000000000000000000000011110 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 2'b00 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 2'b00 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_11_addr_decoder' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 64'b0000000000000000000000000000110000000000000000000000000000011110 
	Parameter C_RANGE_QUAL bound to: 3'b011 
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_11_addr_decoder' (75#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_11_decerr_slave' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:201]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_11_decerr_slave' (76#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:201]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (76#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized7' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized7' (76#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized8' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized8' (76#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized9' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized9' (76#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized10' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized10' (76#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (76#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized1' (76#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_11_top' (77#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:557]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_s00_mmu_0' (78#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s00_mmu_0/synth/mpsoc_s00_mmu_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mpsoc_xbar_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_xbar_0/synth/mpsoc_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000000110000000000000000000000000000011110 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000100000000000000100001111111111110000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 68 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000100000000000000100001111111111110000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (79#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (80#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (80#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (81#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (82#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' (83#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (84#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' (84#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (85#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (85#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (85#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized11' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized11' (85#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (85#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' (86#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (87#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_xbar_0' (88#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_xbar_0/synth/mpsoc_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_riscv_axi_ic_0' (89#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1311]
INFO: [Synth 8-638] synthesizing module 'mpsoc_rst_zynq_mpsoc_99M_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/synth/mpsoc_rst_zynq_mpsoc_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/synth/mpsoc_rst_zynq_mpsoc_99M_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (90#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (90#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element loop_and_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1075]
WARNING: [Synth 8-6014] Unused sequential element loop_nand_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1076]
WARNING: [Synth 8-6014] Unused sequential element aux_loop_and_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1108]
WARNING: [Synth 8-6014] Unused sequential element aux_loop_nand_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1109]
INFO: [Synth 8-256] done synthesizing module 'lpf' (91#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (92#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (93#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (94#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_rst_zynq_mpsoc_99M_0' (95#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/synth/mpsoc_rst_zynq_mpsoc_99M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_zynq_mpsoc_99M' of module 'mpsoc_rst_zynq_mpsoc_99M_0' requires 10 connections, but only 6 given [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:911]
INFO: [Synth 8-638] synthesizing module 'mpsoc_zynq_mpsoc_0' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:59]
INFO: [Synth 8-638] synthesizing module 'zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:285]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG_PS' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFG_PS' (96#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:2317]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:2318]
INFO: [Synth 8-638] synthesizing module 'PS8' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:34773]
INFO: [Synth 8-256] done synthesizing module 'PS8' (97#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:34773]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:3837]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:336]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:1356]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:1357]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:1358]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:1359]
INFO: [Synth 8-256] done synthesizing module 'zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e' (98#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_0_1.v:285]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:351]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_zynq_mpsoc_0' (99#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:59]
WARNING: [Synth 8-350] instance 'zynq_mpsoc' of module 'mpsoc_zynq_mpsoc_0' requires 84 connections, but only 80 given [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:918]
INFO: [Synth 8-256] done synthesizing module 'mpsoc' (100#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:493]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_wrapper' (101#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/imports/hdl/mpsoc_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'axi_lite_if' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/hdl/axi_lite_if.v:18]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_if' (102#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/hdl/axi_lite_if.v:18]
WARNING: [Synth 8-689] width (40) of port connection 'S_AXI_ARADDR' does not match port width (10) of module 'axi_lite_if' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/hdl/riscv_cpu_fpga.v:156]
WARNING: [Synth 8-689] width (40) of port connection 'S_AXI_AWADDR' does not match port width (10) of module 'axi_lite_if' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/hdl/riscv_cpu_fpga.v:160]
INFO: [Synth 8-256] done synthesizing module 'riscv_cpu_fpga' (103#1) [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/hdl/riscv_cpu_fpga.v:13]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[8]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[7]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[6]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[5]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[4]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:03 ; elapsed = 00:06:04 . Memory (MB): peak = 1608.254 ; gain = 114.246 ; free physical = 1272 ; free virtual = 6628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:351]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:351]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:351]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:351]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:04 ; elapsed = 00:06:05 . Memory (MB): peak = 1608.254 ; gain = 114.246 ; free physical = 1291 ; free virtual = 6648
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu2eg-sfva625-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDR => FDRE: 18 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2155.070 ; gain = 1.000 ; free physical = 647 ; free virtual = 6011
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:28 ; elapsed = 00:06:29 . Memory (MB): peak = 2155.070 ; gain = 661.062 ; free physical = 783 ; free virtual = 6148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfva625-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:28 ; elapsed = 00:06:29 . Memory (MB): peak = 2155.070 ; gain = 661.062 ; free physical = 783 ; free virtual = 6148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst/PS8_i. (constraint file  /home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc, line 25).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/m01_couplers/auto_ds/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/s00_couplers/auto_us/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:28 ; elapsed = 00:06:29 . Memory (MB): peak = 2155.070 ; gain = 661.062 ; free physical = 783 ; free virtual = 6148
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "r_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/ip_catalog/riscv_core/alu.v:34]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/ip_catalog/riscv_core/alu.v:35]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'riscv_cpu'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/ip_catalog/riscv_core/riscv_cpu.v:83]
INFO: [Synth 8-5546] ROM "MemToReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_Req_Valid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_Ack0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Read_data_Ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MemToReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_Req_Valid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_Ack0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Read_data_Ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUSrc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCJUMP" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element repeat_cnt_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-6014] Unused sequential element gc0.count_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element gcc0.gc0.count_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-6014] Unused sequential element pushed_commands_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
WARNING: [Synth 8-6014] Unused sequential element first_mi_word_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
WARNING: [Synth 8-6014] Unused sequential element length_counter_1_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
WARNING: [Synth 8-6014] Unused sequential element pushed_commands_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
WARNING: [Synth 8-6014] Unused sequential element first_word_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
WARNING: [Synth 8-6014] Unused sequential element length_counter_1_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-6014] Unused sequential element axaddr_incr_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3140]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element bresp_cnt_reg was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3759]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.gen_write.s_axi_wready_i_reg' into 'gen_axilite.gen_write.s_axi_awready_i_reg' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:268]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7aec/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj5-riscv-cpu-Therock90421/hardware/sources/hdl/axi_lite_if.v:177]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
                 iSTATE0 |                              001 |                           000001
                 iSTATE1 |                              010 |                           000111
                 iSTATE2 |                              011 |                           000010
                 iSTATE3 |                              100 |                           000011
                 iSTATE6 |                              101 |                           000110
                 iSTATE4 |                              110 |                           000100
                 iSTATE5 |                              111 |                           000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'riscv_cpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:34 ; elapsed = 00:06:36 . Memory (MB): peak = 2155.070 ; gain = 661.062 ; free physical = 775 ; free virtual = 6139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 12    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 67    
+---Registers : 
	               70 Bit    Registers := 4     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 8     
	               36 Bit    Registers := 4     
	               32 Bit    Registers := 45    
	               29 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 8     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 253   
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   8 Input     40 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 12    
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 43    
	   3 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 25    
	   8 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  17 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 54    
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 223   
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv_cpu_fpga 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module riscv_cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module riscv_cpu_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_13_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_13_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_13_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_13_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_13_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_register_slice_v2_1_13_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_13_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_13_axi4lite_downsizer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module axi_dwidth_converter_v2_1_13_axi4lite_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_mmu_v2_1_11_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module axi_mmu_v2_1_11_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_13_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_11_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_14_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_14_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_14_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_14_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_14_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_13_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_14_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_lite_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MemToReg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (riscv_cpu_axi_if_awaddr_reg[31]) is unused and will be removed from module riscv_cpu_top.
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[9]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[9]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[8]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[10]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[11]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[13]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[14]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[15]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[16]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[17]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[18]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[19]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[20]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[21]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[22]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[23]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[24]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[25]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[26]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[27]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[28]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[29]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[30]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[31]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[32]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[33]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[34]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[35]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[36]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[37]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[38]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[39]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[8]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[10]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[11]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[13]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[14]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[15]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[16]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[17]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[18]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[19]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[20]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[21]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[22]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[23]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[24]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[25]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[26]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[27]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[28]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[29]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[30]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[31]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[32]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[33]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[34]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[35]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[36]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[37]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[38]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[39]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[2]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[2]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[4]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[5]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[6]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[7]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[8]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[9]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /\num_transactions_q_reg[11] )
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[0]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /\next_mi_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[4]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[5]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[6]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[7]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[8]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[9]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\num_transactions_q_reg[11] )
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[0]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\next_mi_addr_reg[1] )
INFO: [Synth 8-3332] Sequential element (num_transactions_q_reg[11]) is unused and will be removed from module axi_dwidth_converter_v2_1_13_a_downsizer.
INFO: [Synth 8-3332] Sequential element (next_mi_addr_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_13_a_downsizer.
INFO: [Synth 8-3332] Sequential element (S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_13_a_downsizer.
INFO: [Synth 8-3332] Sequential element (num_transactions_q_reg[11]) is unused and will be removed from module axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0.
INFO: [Synth 8-3332] Sequential element (next_mi_addr_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0.
INFO: [Synth 8-3332] Sequential element (S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0.
INFO: [Synth 8-3332] Sequential element (s_awid_r_reg[0]) is unused and will be removed from module axi_protocol_converter_v2_1_13_b2s_aw_channel.
INFO: [Synth 8-3332] Sequential element (s_arid_r_reg[0]) is unused and will be removed from module axi_protocol_converter_v2_1_13_b2s_ar_channel.
INFO: [Synth 8-3332] Sequential element (r_arid_r_reg[0]) is unused and will be removed from module axi_protocol_converter_v2_1_13_b2s_r_channel.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[69]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[68]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[66]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[65]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[64]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[63]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[62]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[61]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[60]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[51]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[50]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[49]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[48]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[45]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[69]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[68]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[66]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[65]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[64]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[63]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[62]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[61]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[60]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[51]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[50]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[49]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[48]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[45]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice__parameterized1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[2]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice__parameterized1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[35]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice__parameterized2.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[35]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice__parameterized2.
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rdata_i_reg[31] )
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync.
WARNING: [Synth 8-3332] Sequential element (underflow_i_reg) is unused and will be removed from module srl_fifo_rbu_f.
WARNING: [Synth 8-3332] Sequential element (overflow_i_reg) is unused and will be removed from module srl_fifo_rbu_f.
INFO: [Synth 8-3332] Sequential element (MEM_DECODE_GEN[0].cs_out_i_reg[0]) is unused and will be removed from module address_decoder.
INFO: [Synth 8-3332] Sequential element (s_axi_rdata_i_reg[31]) is unused and will be removed from module slave_attachment.
INFO: [Synth 8-3332] Sequential element (bus2ip_addr_i_reg[1]) is unused and will be removed from module slave_attachment.
INFO: [Synth 8-3332] Sequential element (bus2ip_addr_i_reg[0]) is unused and will be removed from module slave_attachment.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/s00_mmu/inst/\gen_read.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/s00_mmu/inst/\gen_write.w_state_reg[2] )
INFO: [Synth 8-3332] Sequential element (gen_read.r_state_reg[2]) is unused and will be removed from module axi_mmu_v2_1_11_top.
INFO: [Synth 8-3332] Sequential element (gen_write.w_state_reg[2]) is unused and will be removed from module axi_mmu_v2_1_11_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/xbar/inst/\gen_sasd.crossbar_sasd_0 /addr_arbiter_inst/\gen_no_arbiter.m_grant_enc_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (gen_no_arbiter.m_grant_enc_i_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_14_addr_arbiter_sasd.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice__parameterized11.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_13_axic_register_slice__parameterized11.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized0.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized0.
INFO: [Synth 8-3332] Sequential element (gpr1.dout_i_reg[27]) is unused and will be removed from module dmem__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (goreg_dm.dout_i_reg[27]) is unused and will be removed from module memory__parameterized0__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:09 ; elapsed = 00:07:12 . Memory (MB): peak = 2155.070 ; gain = 661.062 ; free physical = 684 ; free virtual = 6050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+------------+
|Module Name                                                                                                                                                                                                                                                                      | RTL Object | Inference      | Size (Depth x Width) | Primitives | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+------------+
|u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm  | RAM_reg    | User Attribute | 32 x 9               |            | 
|axi_data_fifo_v2_1_12_axic_fifo__parameterized0:/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                                                                                                 | RAM_reg    | User Attribute | 32 x 29              |            | 
|axi_data_fifo_v2_1_12_axic_fifo__parameterized0:/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                                                                                                 | RAM_reg    | User Attribute | 32 x 29              |            | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:46 ; elapsed = 00:07:51 . Memory (MB): peak = 3958.164 ; gain = 2464.156 ; free physical = 148 ; free virtual = 4324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:02 ; elapsed = 00:08:07 . Memory (MB): peak = 4082.266 ; gain = 2588.258 ; free physical = 134 ; free virtual = 4238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (r_reg[0][31]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r_reg[0][30]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r_reg[0][29]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r_reg[0][28]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r_reg[0][27]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r_reg[0][26]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r_reg[0][25]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r_reg[0][24]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r_reg[0][23]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r_reg[0][22]) is unused and will be removed from module reg_file.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:28 ; elapsed = 00:08:35 . Memory (MB): peak = 4090.273 ; gain = 2596.266 ; free physical = 120 ; free virtual = 4229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 12 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 37 to 9 by creating 4 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1781]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1781]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1781]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1781]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:42 ; elapsed = 00:08:48 . Memory (MB): peak = 4090.273 ; gain = 2596.266 ; free physical = 112 ; free virtual = 4228
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:42 ; elapsed = 00:08:48 . Memory (MB): peak = 4090.273 ; gain = 2596.266 ; free physical = 112 ; free virtual = 4228
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:44 ; elapsed = 00:08:50 . Memory (MB): peak = 4090.273 ; gain = 2596.266 ; free physical = 112 ; free virtual = 4228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]             | 4      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]             | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]            | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]            | 32     | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG_PS  |     1|
|2     |CARRY8   |    31|
|3     |LUT1     |   425|
|4     |LUT2     |   318|
|5     |LUT3     |   679|
|6     |LUT4     |   486|
|7     |LUT5     |   972|
|8     |LUT6     |  1714|
|9     |MUXF7    |   269|
|10    |PS8      |     1|
|11    |RAM32M16 |     7|
|12    |SRL16    |     1|
|13    |SRL16E   |    27|
|14    |SRL16E_2 |     1|
|15    |SRLC32E  |    35|
|16    |FDCE     |    69|
|17    |FDPE     |    63|
|18    |FDR      |    12|
|19    |FDRE     |  2997|
|20    |FDSE     |    65|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                                                                                  |Module                                                            |Cells |
+------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                                                                       |                                                                  |  8173|
|2     |  u_riscv_cpu_top                                                                                         |riscv_cpu_top                                                     |  3513|
|3     |    u_riscv_cpu                                                                                           |riscv_cpu                                                         |  3261|
|4     |      reg_file1                                                                                           |reg_file                                                          |  1855|
|5     |      alu1                                                                                                |alu                                                               |   383|
|6     |  u_zynq_soc_wrapper                                                                                      |mpsoc_wrapper                                                     |  4589|
|7     |    mpsoc_i                                                                                               |mpsoc                                                             |  4589|
|8     |      arm_axi_ic                                                                                          |mpsoc_arm_axi_ic_0                                                |  3065|
|9     |        s00_couplers                                                                                      |s00_couplers_imp_EUWRR2                                           |  3065|
|10    |          auto_ds                                                                                         |mpsoc_auto_ds_0                                                   |  1940|
|11    |            inst                                                                                          |axi_dwidth_converter_v2_1_13_top                                  |  1940|
|12    |              \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                      |axi_dwidth_converter_v2_1_13_axi_downsizer                        |  1940|
|13    |                \USE_WRITE.USE_SPLIT.write_resp_inst                                                      |axi_dwidth_converter_v2_1_13_b_downsizer                          |    38|
|14    |                \USE_WRITE.write_addr_inst                                                                |axi_dwidth_converter_v2_1_13_a_downsizer                          |   795|
|15    |                  \USE_B_CHANNEL.cmd_b_queue                                                              |axi_data_fifo_v2_1_12_axic_fifo                                   |   105|
|16    |                    inst                                                                                  |axi_data_fifo_v2_1_12_fifo_gen                                    |   105|
|17    |                      fifo_gen_inst                                                                       |fifo_generator_v13_1_4                                            |   103|
|18    |                        inst_fifo_gen                                                                     |fifo_generator_v13_1_4_synth                                      |   103|
|19    |                          \gconvfifo.rf                                                                   |fifo_generator_top                                                |   103|
|20    |                            \grf.rf                                                                       |fifo_generator_ramfifo                                            |   103|
|21    |                              rstblk                                                                      |reset_blk_ramfifo__1                                              |    20|
|22    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                 |synchronizer_ff__11                                               |     1|
|23    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                 |synchronizer_ff__10                                               |     1|
|24    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                 |synchronizer_ff__9                                                |     1|
|25    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                 |synchronizer_ff__8                                                |     1|
|26    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                 |synchronizer_ff__7                                                |     1|
|27    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                 |synchronizer_ff__6                                                |     1|
|28    |                              \gntv_or_sync_fifo.mem                                                      |memory                                                            |    21|
|29    |                                \gdm.dm_gen.dm                                                            |dmem                                                              |    10|
|30    |                              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__1                                                       |    37|
|31    |                                rpntr                                                                     |rd_bin_cntr__1                                                    |    15|
|32    |                                \grss.rsts                                                                |rd_status_flags_ss__1                                             |     7|
|33    |                                  c1                                                                      |compare__7                                                        |     2|
|34    |                                  c2                                                                      |compare__6                                                        |     2|
|35    |                                \gr1.gr1_int.rfwft                                                        |rd_fwft__1                                                        |    15|
|36    |                              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__1                                                       |    25|
|37    |                                wpntr                                                                     |wr_bin_cntr__1                                                    |    15|
|38    |                                \gwss.wsts                                                                |wr_status_flags_ss__1                                             |     9|
|39    |                                  c0                                                                      |compare__5                                                        |     2|
|40    |                                  c1                                                                      |compare__4                                                        |     2|
|41    |                  cmd_queue                                                                               |axi_data_fifo_v2_1_12_axic_fifo__parameterized0__1                |   145|
|42    |                    inst                                                                                  |axi_data_fifo_v2_1_12_fifo_gen__parameterized0__1                 |   145|
|43    |                      fifo_gen_inst                                                                       |fifo_generator_v13_1_4__parameterized0__1                         |   143|
|44    |                        inst_fifo_gen                                                                     |fifo_generator_v13_1_4_synth__parameterized0__1                   |   143|
|45    |                          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized0__1                             |   143|
|46    |                            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized0__1                         |   143|
|47    |                              rstblk                                                                      |reset_blk_ramfifo__2                                              |    20|
|48    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                 |synchronizer_ff__17                                               |     1|
|49    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                 |synchronizer_ff__16                                               |     1|
|50    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                 |synchronizer_ff__15                                               |     1|
|51    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                 |synchronizer_ff__14                                               |     1|
|52    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                 |synchronizer_ff__13                                               |     1|
|53    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                 |synchronizer_ff__12                                               |     1|
|54    |                              \gntv_or_sync_fifo.mem                                                      |memory__parameterized0__1                                         |    61|
|55    |                                \gdm.dm_gen.dm                                                            |dmem__parameterized0__1                                           |    31|
|56    |                              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__2                                                       |    37|
|57    |                                rpntr                                                                     |rd_bin_cntr__2                                                    |    15|
|58    |                                \grss.rsts                                                                |rd_status_flags_ss__2                                             |     7|
|59    |                                  c1                                                                      |compare__11                                                       |     2|
|60    |                                  c2                                                                      |compare__10                                                       |     2|
|61    |                                \gr1.gr1_int.rfwft                                                        |rd_fwft__2                                                        |    15|
|62    |                              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__2                                                       |    25|
|63    |                                wpntr                                                                     |wr_bin_cntr__2                                                    |    15|
|64    |                                \gwss.wsts                                                                |wr_status_flags_ss__2                                             |     9|
|65    |                                  c0                                                                      |compare__9                                                        |     2|
|66    |                                  c1                                                                      |compare__8                                                        |     2|
|67    |                \USE_WRITE.write_data_inst                                                                |axi_dwidth_converter_v2_1_13_w_downsizer                          |    87|
|68    |                \USE_READ.read_addr_inst                                                                  |axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0          |   686|
|69    |                  cmd_queue                                                                               |axi_data_fifo_v2_1_12_axic_fifo__parameterized0                   |   147|
|70    |                    inst                                                                                  |axi_data_fifo_v2_1_12_fifo_gen__parameterized0                    |   147|
|71    |                      fifo_gen_inst                                                                       |fifo_generator_v13_1_4__parameterized0                            |   145|
|72    |                        inst_fifo_gen                                                                     |fifo_generator_v13_1_4_synth__parameterized0                      |   145|
|73    |                          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized0                                |   145|
|74    |                            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized0                            |   145|
|75    |                              rstblk                                                                      |reset_blk_ramfifo                                                 |    20|
|76    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                 |synchronizer_ff__1                                                |     1|
|77    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                 |synchronizer_ff__2                                                |     1|
|78    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                 |synchronizer_ff__3                                                |     1|
|79    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                 |synchronizer_ff__4                                                |     1|
|80    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                 |synchronizer_ff__5                                                |     1|
|81    |                                \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                 |synchronizer_ff                                                   |     1|
|82    |                              \gntv_or_sync_fifo.mem                                                      |memory__parameterized0                                            |    63|
|83    |                                \gdm.dm_gen.dm                                                            |dmem__parameterized0                                              |    32|
|84    |                              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic                                                          |    37|
|85    |                                rpntr                                                                     |rd_bin_cntr                                                       |    15|
|86    |                                \grss.rsts                                                                |rd_status_flags_ss                                                |     7|
|87    |                                  c1                                                                      |compare__1                                                        |     2|
|88    |                                  c2                                                                      |compare__2                                                        |     2|
|89    |                                \gr1.gr1_int.rfwft                                                        |rd_fwft                                                           |    15|
|90    |                              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic                                                          |    25|
|91    |                                wpntr                                                                     |wr_bin_cntr                                                       |    15|
|92    |                                \gwss.wsts                                                                |wr_status_flags_ss                                                |     9|
|93    |                                  c0                                                                      |compare__3                                                        |     2|
|94    |                                  c1                                                                      |compare                                                           |     2|
|95    |                \USE_READ.read_data_inst                                                                  |axi_dwidth_converter_v2_1_13_r_downsizer                          |   333|
|96    |          auto_pc                                                                                         |mpsoc_auto_pc_0                                                   |  1125|
|97    |            inst                                                                                          |axi_protocol_converter_v2_1_13_axi_protocol_converter             |  1125|
|98    |              \gen_axilite.gen_b2s_conv.axilite_b2s                                                       |axi_protocol_converter_v2_1_13_b2s                                |  1125|
|99    |                \WR.aw_channel_0                                                                          |axi_protocol_converter_v2_1_13_b2s_aw_channel                     |   256|
|100   |                  cmd_translator_0                                                                        |axi_protocol_converter_v2_1_13_b2s_cmd_translator__1              |   239|
|101   |                    incr_cmd_0                                                                            |axi_protocol_converter_v2_1_13_b2s_incr_cmd__1                    |    88|
|102   |                    wrap_cmd_0                                                                            |axi_protocol_converter_v2_1_13_b2s_wrap_cmd__1                    |   132|
|103   |                  aw_cmd_fsm_0                                                                            |axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm                     |     8|
|104   |                \WR.b_channel_0                                                                           |axi_protocol_converter_v2_1_13_b2s_b_channel                      |    57|
|105   |                  bid_fifo_0                                                                              |axi_protocol_converter_v2_1_13_b2s_simple_fifo                    |    18|
|106   |                  bresp_fifo_0                                                                            |axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0    |     7|
|107   |                \RD.ar_channel_0                                                                          |axi_protocol_converter_v2_1_13_b2s_ar_channel                     |   250|
|108   |                  cmd_translator_0                                                                        |axi_protocol_converter_v2_1_13_b2s_cmd_translator                 |   239|
|109   |                    incr_cmd_0                                                                            |axi_protocol_converter_v2_1_13_b2s_incr_cmd                       |    88|
|110   |                    wrap_cmd_0                                                                            |axi_protocol_converter_v2_1_13_b2s_wrap_cmd                       |   132|
|111   |                  ar_cmd_fsm_0                                                                            |axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm                     |     8|
|112   |                \RD.r_channel_0                                                                           |axi_protocol_converter_v2_1_13_b2s_r_channel                      |    90|
|113   |                  rd_data_fifo_0                                                                          |axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1    |    68|
|114   |                  transaction_fifo_0                                                                      |axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2    |    15|
|115   |                SI_REG                                                                                    |axi_register_slice_v2_1_13_axi_register_slice                     |   470|
|116   |                  aw_pipe                                                                                 |axi_register_slice_v2_1_13_axic_register_slice__1                 |   172|
|117   |                  b_pipe                                                                                  |axi_register_slice_v2_1_13_axic_register_slice__parameterized1    |    13|
|118   |                  ar_pipe                                                                                 |axi_register_slice_v2_1_13_axic_register_slice                    |   172|
|119   |                  r_pipe                                                                                  |axi_register_slice_v2_1_13_axic_register_slice__parameterized2    |   112|
|120   |      axi_uart                                                                                            |mpsoc_axi_uart_0                                                  |   214|
|121   |        U0                                                                                                |axi_uartlite                                                      |   214|
|122   |          UARTLITE_CORE_I                                                                                 |uartlite_core                                                     |   160|
|123   |            BAUD_RATE_I                                                                                   |baudrate                                                          |    14|
|124   |            UARTLITE_RX_I                                                                                 |uartlite_rx                                                       |    72|
|125   |              INPUT_DOUBLE_REGS3                                                                          |cdc_sync                                                          |     4|
|126   |              DELAY_16_I                                                                                  |dynshreg_i_f                                                      |     1|
|127   |              SRL_FIFO_I                                                                                  |srl_fifo_f__1                                                     |    21|
|128   |                I_SRL_FIFO_RBU_F                                                                          |srl_fifo_rbu_f__1                                                 |    21|
|129   |                  CNTR_INCR_DECR_ADDN_F_I                                                                 |cntr_incr_decr_addn_f__1                                          |    11|
|130   |                  DYNSHREG_F_I                                                                            |dynshreg_f__1                                                     |     8|
|131   |            UARTLITE_TX_I                                                                                 |uartlite_tx                                                       |    46|
|132   |              MID_START_BIT_SRL16_I                                                                       |dynshreg_i_f__parameterized0                                      |     1|
|133   |              SRL_FIFO_I                                                                                  |srl_fifo_f                                                        |    21|
|134   |                I_SRL_FIFO_RBU_F                                                                          |srl_fifo_rbu_f                                                    |    21|
|135   |                  CNTR_INCR_DECR_ADDN_F_I                                                                 |cntr_incr_decr_addn_f                                             |    11|
|136   |                  DYNSHREG_F_I                                                                            |dynshreg_f                                                        |     8|
|137   |          AXI_LITE_IPIF_I                                                                                 |axi_lite_ipif                                                     |    53|
|138   |            I_SLAVE_ATTACHMENT                                                                            |slave_attachment                                                  |    53|
|139   |              I_DECODER                                                                                   |address_decoder                                                   |    19|
|140   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |pselect_f                                                         |     1|
|141   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |pselect_f__parameterized0                                         |     1|
|142   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |pselect_f__parameterized1                                         |     1|
|143   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |pselect_f__parameterized2                                         |     1|
|144   |      riscv_axi_ic                                                                                        |mpsoc_riscv_axi_ic_0                                              |   941|
|145   |        m00_couplers                                                                                      |m00_couplers_imp_TL9DZI                                           |     0|
|146   |          auto_pc                                                                                         |mpsoc_auto_pc_1                                                   |     0|
|147   |        m01_couplers                                                                                      |m01_couplers_imp_1MNB9IE                                          |   196|
|148   |          auto_ds                                                                                         |mpsoc_auto_ds_1                                                   |   196|
|149   |            inst                                                                                          |axi_dwidth_converter_v2_1_13_top__parameterized0                  |   196|
|150   |              \gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                       |axi_dwidth_converter_v2_1_13_axi4lite_downsizer                   |   196|
|151   |        s00_couplers                                                                                      |s00_couplers_imp_GVFY79                                           |    72|
|152   |          auto_us                                                                                         |mpsoc_auto_us_0                                                   |    72|
|153   |            inst                                                                                          |axi_dwidth_converter_v2_1_13_top__parameterized1                  |    72|
|154   |              \gen_upsizer.gen_lite_upsizer.lite_upsizer_inst                                             |axi_dwidth_converter_v2_1_13_axi4lite_upsizer                     |    72|
|155   |        s00_mmu                                                                                           |mpsoc_s00_mmu_0                                                   |   229|
|156   |          inst                                                                                            |axi_mmu_v2_1_11_top                                               |   229|
|157   |            \gen_write.write_decoder                                                                      |axi_mmu_v2_1_11_addr_decoder__1                                   |     4|
|158   |            \gen_read.read_decoder                                                                        |axi_mmu_v2_1_11_addr_decoder                                      |     4|
|159   |            decerr_slave_inst                                                                             |axi_mmu_v2_1_11_decerr_slave                                      |     9|
|160   |            register_slice_inst                                                                           |axi_register_slice_v2_1_13_axi_register_slice__parameterized1     |    87|
|161   |              aw_pipe                                                                                     |axi_register_slice_v2_1_13_axic_register_slice__parameterized7__1 |    43|
|162   |              ar_pipe                                                                                     |axi_register_slice_v2_1_13_axic_register_slice__parameterized7    |    43|
|163   |        xbar                                                                                              |mpsoc_xbar_0                                                      |   444|
|164   |          inst                                                                                            |axi_crossbar_v2_1_14_axi_crossbar                                 |   444|
|165   |            \gen_sasd.crossbar_sasd_0                                                                     |axi_crossbar_v2_1_14_crossbar_sasd                                |   444|
|166   |              \gen_addr_decoder.addr_decoder_inst                                                         |axi_crossbar_v2_1_14_addr_decoder                                 |    10|
|167   |                \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static                       |     1|
|168   |                \gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized0       |     7|
|169   |                  \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__8                            |     1|
|170   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__9                            |     1|
|171   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and                               |     1|
|172   |              \gen_decerr.decerr_slave_inst                                                               |axi_crossbar_v2_1_14_decerr_slave                                 |     8|
|173   |              addr_arbiter_inst                                                                           |axi_crossbar_v2_1_14_addr_arbiter_sasd                            |    89|
|174   |              splitter_aw                                                                                 |axi_crossbar_v2_1_14_splitter                                     |    11|
|175   |              splitter_ar                                                                                 |axi_crossbar_v2_1_14_splitter__parameterized0                     |     8|
|176   |              mi_awready_mux_inst                                                                         |generic_baseblocks_v2_1_0_mux_enc__1                              |     1|
|177   |              mi_arready_mux_inst                                                                         |generic_baseblocks_v2_1_0_mux_enc__2                              |     1|
|178   |              mi_wready_mux_inst                                                                          |generic_baseblocks_v2_1_0_mux_enc__3                              |     1|
|179   |              si_rready_mux_inst                                                                          |generic_baseblocks_v2_1_0_mux_enc__parameterized0__1              |     1|
|180   |              si_bready_mux_inst                                                                          |generic_baseblocks_v2_1_0_mux_enc__parameterized0                 |     1|
|181   |              mi_rvalid_mux_inst                                                                          |generic_baseblocks_v2_1_0_mux_enc__4                              |     1|
|182   |              mi_rmesg_mux_inst                                                                           |generic_baseblocks_v2_1_0_mux_enc__parameterized1                 |    67|
|183   |              reg_slice_r                                                                                 |axi_register_slice_v2_1_13_axic_register_slice__parameterized11   |   208|
|184   |              mi_bvalid_mux_inst                                                                          |generic_baseblocks_v2_1_0_mux_enc                                 |     1|
|185   |              mi_bmesg_mux_inst                                                                           |generic_baseblocks_v2_1_0_mux_enc__parameterized2                 |     2|
|186   |      rst_zynq_mpsoc_99M                                                                                  |mpsoc_rst_zynq_mpsoc_99M_0                                        |    66|
|187   |        U0                                                                                                |proc_sys_reset                                                    |    66|
|188   |          EXT_LPF                                                                                         |lpf                                                               |    23|
|189   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                    |cdc_sync__parameterized0__1                                       |     4|
|190   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                    |cdc_sync__parameterized0                                          |     4|
|191   |          SEQ                                                                                             |sequence_psr                                                      |    36|
|192   |            SEQ_COUNTER                                                                                   |upcnt_n                                                           |    13|
|193   |      zynq_mpsoc                                                                                          |mpsoc_zynq_mpsoc_0                                                |   303|
|194   |        inst                                                                                              |zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e                            |   303|
|195   |  u_axi_lite_slave                                                                                        |axi_lite_if                                                       |    67|
+------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:44 ; elapsed = 00:08:50 . Memory (MB): peak = 4090.273 ; gain = 2596.266 ; free physical = 111 ; free virtual = 4228
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3913 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:27 ; elapsed = 00:08:33 . Memory (MB): peak = 4090.273 ; gain = 2049.449 ; free physical = 148 ; free virtual = 4266
Synthesis Optimization Complete : Time (s): cpu = 00:08:44 ; elapsed = 00:08:50 . Memory (MB): peak = 4090.281 ; gain = 2596.266 ; free physical = 146 ; free virtual = 4266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_1/mpsoc_auto_ds_1_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_1/mpsoc_auto_ds_1_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_us_0/mpsoc_auto_us_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_us_0/mpsoc_auto_us_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/riscv_axi_ic/s00_couplers/auto_us/inst'
Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/mpsoc_auto_ds_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/mpsoc_auto_ds_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  FDR => FDRE: 12 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances
  SRL16 => SRL16E: 1 instances

689 Infos, 438 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:55 ; elapsed = 00:09:03 . Memory (MB): peak = 4090.281 ; gain = 2608.852 ; free physical = 1315 ; free virtual = 5389
INFO: [Common 17-1381] The checkpoint '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_out/dcp/synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4114.285 ; gain = 0.000 ; free physical = 1303 ; free virtual = 5395
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4114.285 ; gain = 0.000 ; free physical = 1303 ; free virtual = 5395
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 4125.301 ; gain = 11.016 ; free physical = 422 ; free virtual = 4885
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4157.316 ; gain = 32.016 ; free physical = 412 ; free virtual = 4878

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 19 inverter(s) to 627 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c628409e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 425 ; free virtual = 4892
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 348 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a81ad920

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 423 ; free virtual = 4891
INFO: [Opt 31-389] Phase Constant propagation created 63 cells and removed 154 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a224910a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 423 ; free virtual = 4891
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1004 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a224910a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 423 ; free virtual = 4891
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a224910a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 423 ; free virtual = 4891
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 423 ; free virtual = 4892
Ending Logic Optimization Task | Checksum: 1a224910a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 423 ; free virtual = 4892

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 41547926

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 422 ; free virtual = 4892
706 Infos, 438 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4157.316 ; gain = 32.016 ; free physical = 422 ; free virtual = 4892
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 413 ; free virtual = 4891
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0409ad5b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 413 ; free virtual = 4891
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 414 ; free virtual = 4892

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ffd92420

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 399 ; free virtual = 4883

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1073943bd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 386 ; free virtual = 4875

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1073943bd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 385 ; free virtual = 4875
Phase 1 Placer Initialization | Checksum: 1073943bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4157.316 ; gain = 0.000 ; free physical = 385 ; free virtual = 4875

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15eda45d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 367 ; free virtual = 4860

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15eda45d2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 366 ; free virtual = 4860

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15bed3872

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 365 ; free virtual = 4859

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 198eb189b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 365 ; free virtual = 4859

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 198eb189b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 365 ; free virtual = 4859

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: f2523d02

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 364 ; free virtual = 4858

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: f2523d02

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 364 ; free virtual = 4858

Phase 3.7 Small Shape Clustering
Phase 3.7 Small Shape Clustering | Checksum: bf52ea93

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 362 ; free virtual = 4856

Phase 3.8 DP Optimization
Phase 3.8 DP Optimization | Checksum: 103b93b2d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 357 ; free virtual = 4854

Phase 3.9 Flow Legalize Slice Clusters
Phase 3.9 Flow Legalize Slice Clusters | Checksum: 19d7da028

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 357 ; free virtual = 4853

Phase 3.10 Slice Area Swap
Phase 3.10 Slice Area Swap | Checksum: 14c9c412f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 351 ; free virtual = 4848

Phase 3.11 Commit Slice Clusters
Phase 3.11 Commit Slice Clusters | Checksum: 12cdd6187

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 354 ; free virtual = 4851

Phase 3.12 Re-assign LUT pins
Phase 3.12 Re-assign LUT pins | Checksum: 1471196e1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 353 ; free virtual = 4850

Phase 3.13 Pipeline Register Optimization
Phase 3.13 Pipeline Register Optimization | Checksum: 1471196e1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 353 ; free virtual = 4850
Phase 3 Detail Placement | Checksum: 1471196e1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 353 ; free virtual = 4850

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f0db4d00

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-40] Processed net u_axi_lite_slave/riscv_rst, inserted BUFG to drive 1191 loads.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 1 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a561e29c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 350 ; free virtual = 4849
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.753. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b97f0443

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 350 ; free virtual = 4848
Phase 4.1 Post Commit Optimization | Checksum: 1b97f0443

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 350 ; free virtual = 4848

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b97f0443

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 349 ; free virtual = 4848

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2b2dbbd89

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 344 ; free virtual = 4843

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 3019958a9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 344 ; free virtual = 4843
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3019958a9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 344 ; free virtual = 4843
Ending Placer Task | Checksum: 20aa9f13e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 353 ; free virtual = 4853
722 Infos, 438 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 4181.328 ; gain = 24.012 ; free physical = 353 ; free virtual = 4854
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
725 Infos, 438 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 342 ; free virtual = 4854
INFO: [Common 17-1381] The checkpoint '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_out/dcp/place.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 350 ; free virtual = 4854
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 864e0a11 ConstDB: 0 ShapeSum: 8aff2de7 RouteDB: f95cb946

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8ed5dd65

Time (s): cpu = 00:01:00 ; elapsed = 00:00:54 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 181 ; free virtual = 4702

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ba77a98c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 179 ; free virtual = 4702

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ba77a98c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 159 ; free virtual = 4684

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ba77a98c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 159 ; free virtual = 4684

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1a060d2a0

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 145 ; free virtual = 4671

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 256512ebc

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 116 ; free virtual = 4642
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.220  | TNS=0.000  | WHS=-0.047 | THS=-1.401 |

Phase 2 Router Initialization | Checksum: 1adb86a01

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 119 ; free virtual = 4645

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2764cfd6e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 174 ; free virtual = 4668

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1636
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.413  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d9742ff3

Time (s): cpu = 00:01:49 ; elapsed = 00:01:16 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 177 ; free virtual = 4671
Phase 4 Rip-up And Reroute | Checksum: 1d9742ff3

Time (s): cpu = 00:01:49 ; elapsed = 00:01:16 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 177 ; free virtual = 4671

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 238ba609a

Time (s): cpu = 00:01:49 ; elapsed = 00:01:16 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 178 ; free virtual = 4672

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 238ba609a

Time (s): cpu = 00:01:50 ; elapsed = 00:01:16 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 178 ; free virtual = 4672
Phase 5 Delay and Skew Optimization | Checksum: 238ba609a

Time (s): cpu = 00:01:50 ; elapsed = 00:01:16 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 178 ; free virtual = 4672

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18f8e5ec0

Time (s): cpu = 00:01:53 ; elapsed = 00:01:18 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 182 ; free virtual = 4676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.413  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c180a654

Time (s): cpu = 00:01:53 ; elapsed = 00:01:18 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 182 ; free virtual = 4676
Phase 6 Post Hold Fix | Checksum: 1c180a654

Time (s): cpu = 00:01:53 ; elapsed = 00:01:18 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 182 ; free virtual = 4676

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.814309 %
  Global Horizontal Routing Utilization  = 1.05431 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b149a37e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:18 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 180 ; free virtual = 4675

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b149a37e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:18 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 179 ; free virtual = 4675

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b149a37e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:19 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 179 ; free virtual = 4675

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.413  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b149a37e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:19 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 180 ; free virtual = 4676
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:55 ; elapsed = 00:01:19 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 209 ; free virtual = 4704

Routing Is Done.
739 Infos, 438 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:22 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 206 ; free virtual = 4704
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4181.328 ; gain = 0.000 ; free physical = 191 ; free virtual = 4703
INFO: [Common 17-1381] The checkpoint '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_out/dcp/route.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4194.391 ; gain = 13.062 ; free physical = 197 ; free virtual = 4700
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force /home/cod/prj5-riscv-cpu-Therock90421/hw_plat/system.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]... and (the first 15 of 21 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /home/cod/prj5-riscv-cpu-Therock90421/hw_plat/system.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/cod/prj5-riscv-cpu-Therock90421/hardware/vivado_prj/prj_5/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon May 27 16:02:03 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
751 Infos, 439 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 4194.391 ; gain = 0.000 ; free physical = 209 ; free virtual = 4546
INFO: [Common 17-206] Exiting Vivado at Mon May 27 16:02:04 2019...
