ARM GAS  /tmp/cciz3FSu.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"eeprom.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.enable_wp,"ax",%progbits
  20              		.align	1
  21              		.global	enable_wp
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	enable_wp:
  27              	.LFB131:
  28              		.file 1 "Core/Src/eeprom.c"
   1:Core/Src/eeprom.c **** #include <string.h>
   2:Core/Src/eeprom.c **** #include "eeprom.h"
   3:Core/Src/eeprom.c **** #include "i2c.h"
   4:Core/Src/eeprom.c **** #include "main.h"
   5:Core/Src/eeprom.c **** 
   6:Core/Src/eeprom.c **** #define EEPROM_I2C_ADDR (0x50 << 1)
   7:Core/Src/eeprom.c **** #define EEPROM_PAGE_SIZE 64
   8:Core/Src/eeprom.c **** 
   9:Core/Src/eeprom.c **** #define ADDR_LEN sizeof(uint16_t)
  10:Core/Src/eeprom.c **** static volatile uint8_t write_buf[EEPROM_PAGE_SIZE + ADDR_LEN] = {0};
  11:Core/Src/eeprom.c **** 
  12:Core/Src/eeprom.c **** static inline uint32_t get_next_page(uint32_t addr)
  13:Core/Src/eeprom.c **** {
  14:Core/Src/eeprom.c ****     return addr + (EEPROM_PAGE_SIZE - addr % EEPROM_PAGE_SIZE);
  15:Core/Src/eeprom.c **** }
  16:Core/Src/eeprom.c **** 
  17:Core/Src/eeprom.c **** void enable_wp(void)
  18:Core/Src/eeprom.c **** {
  29              		.loc 1 18 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  19:Core/Src/eeprom.c ****     HAL_GPIO_WritePin(EEPROM_WP_GPIO_Port, EEPROM_WP_Pin, GPIO_PIN_SET);
  37              		.loc 1 19 5 view .LVU1
  38 0002 0122     		movs	r2, #1
  39 0004 4FF48051 		mov	r1, #4096
ARM GAS  /tmp/cciz3FSu.s 			page 2


  40 0008 0148     		ldr	r0, .L3
  41 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
  42              	.LVL0:
  20:Core/Src/eeprom.c **** }
  43              		.loc 1 20 1 is_stmt 0 view .LVU2
  44 000e 08BD     		pop	{r3, pc}
  45              	.L4:
  46              		.align	2
  47              	.L3:
  48 0010 00040240 		.word	1073873920
  49              		.cfi_endproc
  50              	.LFE131:
  52              		.section	.text.disable_wp,"ax",%progbits
  53              		.align	1
  54              		.global	disable_wp
  55              		.syntax unified
  56              		.thumb
  57              		.thumb_func
  59              	disable_wp:
  60              	.LFB132:
  21:Core/Src/eeprom.c **** void disable_wp(void)
  22:Core/Src/eeprom.c **** {
  61              		.loc 1 22 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65 0000 08B5     		push	{r3, lr}
  66              		.cfi_def_cfa_offset 8
  67              		.cfi_offset 3, -8
  68              		.cfi_offset 14, -4
  23:Core/Src/eeprom.c ****     HAL_GPIO_WritePin(EEPROM_WP_GPIO_Port, EEPROM_WP_Pin, GPIO_PIN_RESET);
  69              		.loc 1 23 5 view .LVU4
  70 0002 0022     		movs	r2, #0
  71 0004 4FF48051 		mov	r1, #4096
  72 0008 0148     		ldr	r0, .L7
  73 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
  74              	.LVL1:
  24:Core/Src/eeprom.c **** }
  75              		.loc 1 24 1 is_stmt 0 view .LVU5
  76 000e 08BD     		pop	{r3, pc}
  77              	.L8:
  78              		.align	2
  79              	.L7:
  80 0010 00040240 		.word	1073873920
  81              		.cfi_endproc
  82              	.LFE132:
  84              		.section	.text.eeprom_write,"ax",%progbits
  85              		.align	1
  86              		.global	eeprom_write
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	eeprom_write:
  92              	.LVL2:
  93              	.LFB133:
  25:Core/Src/eeprom.c **** uint8_t eeprom_write(uint32_t addr, void *data, uint32_t len)
  26:Core/Src/eeprom.c **** {
ARM GAS  /tmp/cciz3FSu.s 			page 3


  94              		.loc 1 26 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 26 1 is_stmt 0 view .LVU7
  99 0000 38B5     		push	{r3, r4, r5, lr}
 100              		.cfi_def_cfa_offset 16
 101              		.cfi_offset 3, -16
 102              		.cfi_offset 4, -12
 103              		.cfi_offset 5, -8
 104              		.cfi_offset 14, -4
 105 0002 1446     		mov	r4, r2
  27:Core/Src/eeprom.c ****     /*
  28:Core/Src/eeprom.c ****         If the write does not write over a page boundry it can be done using DMA
  29:Core/Src/eeprom.c ****         Otherwise, it needs to be chunked and sent synchronously
  30:Core/Src/eeprom.c ****     */
  31:Core/Src/eeprom.c ****     uint32_t next_page = get_next_page(addr);
 106              		.loc 1 31 5 is_stmt 1 view .LVU8
 107              	.LVL3:
 108              	.LBB5:
 109              	.LBI5:
  12:Core/Src/eeprom.c **** {
 110              		.loc 1 12 24 view .LVU9
 111              	.LBB6:
  14:Core/Src/eeprom.c **** }
 112              		.loc 1 14 5 view .LVU10
  14:Core/Src/eeprom.c **** }
 113              		.loc 1 14 17 is_stmt 0 view .LVU11
 114 0004 20F03F03 		bic	r3, r0, #63
 115 0008 4033     		adds	r3, r3, #64
 116              	.LVL4:
  14:Core/Src/eeprom.c **** }
 117              		.loc 1 14 17 view .LVU12
 118              	.LBE6:
 119              	.LBE5:
  32:Core/Src/eeprom.c **** 
  33:Core/Src/eeprom.c ****     if (addr + len < next_page)
 120              		.loc 1 33 5 is_stmt 1 view .LVU13
 121              		.loc 1 33 14 is_stmt 0 view .LVU14
 122 000a 8218     		adds	r2, r0, r2
 123              	.LVL5:
 124              		.loc 1 33 8 view .LVU15
 125 000c 9A42     		cmp	r2, r3
 126 000e 02D3     		bcc	.L13
  34:Core/Src/eeprom.c ****     {
  35:Core/Src/eeprom.c ****         write_buf[0] = (addr & 0xff00) >> 8;
  36:Core/Src/eeprom.c ****         write_buf[1] = addr & 0xff;
  37:Core/Src/eeprom.c **** 
  38:Core/Src/eeprom.c ****         memcpy((uint8_t*)write_buf + ADDR_LEN, data, len % EEPROM_PAGE_SIZE);
  39:Core/Src/eeprom.c **** 
  40:Core/Src/eeprom.c ****         disable_wp();
  41:Core/Src/eeprom.c ****         uint8_t ret = i2c_write(EEPROM_I2C_ADDR, (uint8_t*) write_buf, len + 1);
  42:Core/Src/eeprom.c ****         enable_wp();
  43:Core/Src/eeprom.c **** 
  44:Core/Src/eeprom.c ****         if (ret != HAL_OK)
  45:Core/Src/eeprom.c ****         {
  46:Core/Src/eeprom.c ****             return ret;
ARM GAS  /tmp/cciz3FSu.s 			page 4


  47:Core/Src/eeprom.c ****         }
  48:Core/Src/eeprom.c ****         static const uint32_t WAIT_ATTEMPTS = 100;
  49:Core/Src/eeprom.c **** 
  50:Core/Src/eeprom.c ****         return i2c_device_acks(EEPROM_I2C_ADDR, WAIT_ATTEMPTS);
  51:Core/Src/eeprom.c **** 
  52:Core/Src/eeprom.c ****         // return i2c_write_dma(EEPROM_I2C_ADDR, write_buf, len + 1);
  53:Core/Src/eeprom.c ****     }
  54:Core/Src/eeprom.c ****     return HAL_OK;
 127              		.loc 1 54 12 view .LVU16
 128 0010 0024     		movs	r4, #0
 129              	.LVL6:
 130              	.L10:
  55:Core/Src/eeprom.c **** }
 131              		.loc 1 55 1 view .LVU17
 132 0012 2046     		mov	r0, r4
 133 0014 38BD     		pop	{r3, r4, r5, pc}
 134              	.LVL7:
 135              	.L13:
 136              	.LBB7:
  35:Core/Src/eeprom.c ****         write_buf[1] = addr & 0xff;
 137              		.loc 1 35 9 is_stmt 1 view .LVU18
  35:Core/Src/eeprom.c ****         write_buf[1] = addr & 0xff;
 138              		.loc 1 35 22 is_stmt 0 view .LVU19
 139 0016 C0F30723 		ubfx	r3, r0, #8, #8
 140              	.LVL8:
  35:Core/Src/eeprom.c ****         write_buf[1] = addr & 0xff;
 141              		.loc 1 35 22 view .LVU20
 142 001a 0D4D     		ldr	r5, .L14
 143 001c 2B70     		strb	r3, [r5]
  36:Core/Src/eeprom.c **** 
 144              		.loc 1 36 9 is_stmt 1 view .LVU21
  36:Core/Src/eeprom.c **** 
 145              		.loc 1 36 22 is_stmt 0 view .LVU22
 146 001e C0B2     		uxtb	r0, r0
 147              	.LVL9:
  36:Core/Src/eeprom.c **** 
 148              		.loc 1 36 22 view .LVU23
 149 0020 6870     		strb	r0, [r5, #1]
  38:Core/Src/eeprom.c **** 
 150              		.loc 1 38 9 is_stmt 1 view .LVU24
 151 0022 04F03F02 		and	r2, r4, #63
 152 0026 A81C     		adds	r0, r5, #2
 153 0028 FFF7FEFF 		bl	memcpy
 154              	.LVL10:
  40:Core/Src/eeprom.c ****         uint8_t ret = i2c_write(EEPROM_I2C_ADDR, (uint8_t*) write_buf, len + 1);
 155              		.loc 1 40 9 view .LVU25
 156 002c FFF7FEFF 		bl	disable_wp
 157              	.LVL11:
  41:Core/Src/eeprom.c ****         enable_wp();
 158              		.loc 1 41 9 view .LVU26
  41:Core/Src/eeprom.c ****         enable_wp();
 159              		.loc 1 41 23 is_stmt 0 view .LVU27
 160 0030 621C     		adds	r2, r4, #1
 161 0032 2946     		mov	r1, r5
 162 0034 A020     		movs	r0, #160
 163 0036 FFF7FEFF 		bl	i2c_write
 164              	.LVL12:
ARM GAS  /tmp/cciz3FSu.s 			page 5


 165 003a 0446     		mov	r4, r0
 166              	.LVL13:
  42:Core/Src/eeprom.c **** 
 167              		.loc 1 42 9 is_stmt 1 view .LVU28
 168 003c FFF7FEFF 		bl	enable_wp
 169              	.LVL14:
  44:Core/Src/eeprom.c ****         {
 170              		.loc 1 44 9 view .LVU29
  44:Core/Src/eeprom.c ****         {
 171              		.loc 1 44 12 is_stmt 0 view .LVU30
 172 0040 002C     		cmp	r4, #0
 173 0042 E6D1     		bne	.L10
  48:Core/Src/eeprom.c **** 
 174              		.loc 1 48 9 is_stmt 1 view .LVU31
  50:Core/Src/eeprom.c **** 
 175              		.loc 1 50 9 view .LVU32
  50:Core/Src/eeprom.c **** 
 176              		.loc 1 50 16 is_stmt 0 view .LVU33
 177 0044 6421     		movs	r1, #100
 178 0046 A020     		movs	r0, #160
 179 0048 FFF7FEFF 		bl	i2c_device_acks
 180              	.LVL15:
 181 004c 0446     		mov	r4, r0
 182              	.LVL16:
  50:Core/Src/eeprom.c **** 
 183              		.loc 1 50 16 view .LVU34
 184 004e E0E7     		b	.L10
 185              	.L15:
 186              		.align	2
 187              	.L14:
 188 0050 00000000 		.word	.LANCHOR0
 189              	.LBE7:
 190              		.cfi_endproc
 191              	.LFE133:
 193              		.section	.text.eeprom_read,"ax",%progbits
 194              		.align	1
 195              		.global	eeprom_read
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 200              	eeprom_read:
 201              	.LVL17:
 202              	.LFB134:
  56:Core/Src/eeprom.c **** uint8_t eeprom_read(uint32_t addr, void *data, uint32_t len)
  57:Core/Src/eeprom.c **** {
 203              		.loc 1 57 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		.loc 1 57 1 is_stmt 0 view .LVU36
 208 0000 38B5     		push	{r3, r4, r5, lr}
 209              		.cfi_def_cfa_offset 16
 210              		.cfi_offset 3, -16
 211              		.cfi_offset 4, -12
 212              		.cfi_offset 5, -8
 213              		.cfi_offset 14, -4
 214 0002 0C46     		mov	r4, r1
ARM GAS  /tmp/cciz3FSu.s 			page 6


 215 0004 1546     		mov	r5, r2
  58:Core/Src/eeprom.c **** 
  59:Core/Src/eeprom.c ****     write_buf[0] = (addr & 0xff00) >> 8;
 216              		.loc 1 59 5 is_stmt 1 view .LVU37
 217              		.loc 1 59 18 is_stmt 0 view .LVU38
 218 0006 C0F30723 		ubfx	r3, r0, #8, #8
 219 000a 0849     		ldr	r1, .L20
 220              	.LVL18:
 221              		.loc 1 59 18 view .LVU39
 222 000c 0B70     		strb	r3, [r1]
  60:Core/Src/eeprom.c ****     write_buf[1] = addr & 0xff;
 223              		.loc 1 60 5 is_stmt 1 view .LVU40
 224              		.loc 1 60 18 is_stmt 0 view .LVU41
 225 000e C0B2     		uxtb	r0, r0
 226              	.LVL19:
 227              		.loc 1 60 18 view .LVU42
 228 0010 4870     		strb	r0, [r1, #1]
  61:Core/Src/eeprom.c ****     HAL_StatusTypeDef ret = i2c_write(EEPROM_I2C_ADDR, (uint8_t*)write_buf, ADDR_LEN);
 229              		.loc 1 61 5 is_stmt 1 view .LVU43
 230              		.loc 1 61 29 is_stmt 0 view .LVU44
 231 0012 0222     		movs	r2, #2
 232              	.LVL20:
 233              		.loc 1 61 29 view .LVU45
 234 0014 A020     		movs	r0, #160
 235 0016 FFF7FEFF 		bl	i2c_write
 236              	.LVL21:
  62:Core/Src/eeprom.c **** 
  63:Core/Src/eeprom.c ****     if (ret != HAL_OK)
 237              		.loc 1 63 5 is_stmt 1 view .LVU46
 238              		.loc 1 63 8 is_stmt 0 view .LVU47
 239 001a 00B1     		cbz	r0, .L19
 240              	.L17:
  64:Core/Src/eeprom.c ****     {
  65:Core/Src/eeprom.c ****         return ret;
  66:Core/Src/eeprom.c ****     }
  67:Core/Src/eeprom.c **** 
  68:Core/Src/eeprom.c ****     return i2c_read(EEPROM_I2C_ADDR, data, len);
  69:Core/Src/eeprom.c **** }
 241              		.loc 1 69 1 view .LVU48
 242 001c 38BD     		pop	{r3, r4, r5, pc}
 243              	.LVL22:
 244              	.L19:
  68:Core/Src/eeprom.c **** }
 245              		.loc 1 68 5 is_stmt 1 view .LVU49
  68:Core/Src/eeprom.c **** }
 246              		.loc 1 68 12 is_stmt 0 view .LVU50
 247 001e 2A46     		mov	r2, r5
 248 0020 2146     		mov	r1, r4
 249 0022 A020     		movs	r0, #160
 250 0024 FFF7FEFF 		bl	i2c_read
 251              	.LVL23:
 252 0028 F8E7     		b	.L17
 253              	.L21:
 254 002a 00BF     		.align	2
 255              	.L20:
 256 002c 00000000 		.word	.LANCHOR0
 257              		.cfi_endproc
ARM GAS  /tmp/cciz3FSu.s 			page 7


 258              	.LFE134:
 260              		.section	.bss.write_buf,"aw",%nobits
 261              		.align	2
 262              		.set	.LANCHOR0,. + 0
 265              	write_buf:
 266 0000 00000000 		.space	66
 266      00000000 
 266      00000000 
 266      00000000 
 266      00000000 
 267              		.text
 268              	.Letext0:
 269              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 270              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 271              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 272              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 273              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 274              		.file 7 "Core/Inc/i2c.h"
 275              		.file 8 "<built-in>"
ARM GAS  /tmp/cciz3FSu.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 eeprom.c
     /tmp/cciz3FSu.s:20     .text.enable_wp:0000000000000000 $t
     /tmp/cciz3FSu.s:26     .text.enable_wp:0000000000000000 enable_wp
     /tmp/cciz3FSu.s:48     .text.enable_wp:0000000000000010 $d
     /tmp/cciz3FSu.s:53     .text.disable_wp:0000000000000000 $t
     /tmp/cciz3FSu.s:59     .text.disable_wp:0000000000000000 disable_wp
     /tmp/cciz3FSu.s:80     .text.disable_wp:0000000000000010 $d
     /tmp/cciz3FSu.s:85     .text.eeprom_write:0000000000000000 $t
     /tmp/cciz3FSu.s:91     .text.eeprom_write:0000000000000000 eeprom_write
     /tmp/cciz3FSu.s:188    .text.eeprom_write:0000000000000050 $d
     /tmp/cciz3FSu.s:194    .text.eeprom_read:0000000000000000 $t
     /tmp/cciz3FSu.s:200    .text.eeprom_read:0000000000000000 eeprom_read
     /tmp/cciz3FSu.s:256    .text.eeprom_read:000000000000002c $d
     /tmp/cciz3FSu.s:261    .bss.write_buf:0000000000000000 $d
     /tmp/cciz3FSu.s:265    .bss.write_buf:0000000000000000 write_buf

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
memcpy
i2c_write
i2c_device_acks
i2c_read
