{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650931549727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650931549728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 00:05:49 2022 " "Processing started: Tue Apr 26 00:05:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650931549728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650931549728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timing_example -c timing_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off timing_example -c timing_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650931549728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650931550274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650931550274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timing_example.sv(42) " "Verilog HDL information at timing_example.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650931559857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timing_example.sv(301) " "Verilog HDL information at timing_example.sv(301): always construct contains both blocking and non-blocking assignments" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 301 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650931559858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timing_example.sv 3 3 " "Found 3 design units, including 3 entities, in source file src/timing_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_diff " "Found entity 1: bit_diff" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650931559861 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo " "Found entity 2: fifo" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650931559861 ""} { "Info" "ISGN_ENTITY_NAME" "3 timing_example " "Found entity 3: timing_example" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650931559861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650931559861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timing_example " "Elaborating entity \"timing_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650931560024 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_rd_en 0 timing_example.sv(198) " "Net \"fifo_rd_en\" at timing_example.sv(198) has no driver or initial value, using a default initial value '0'" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 198 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650931560040 "|timing_example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_diff bit_diff:bit_diff_ " "Elaborating entity \"bit_diff\" for hierarchy \"bit_diff:bit_diff_\"" {  } { { "src/timing_example.sv" "bit_diff_" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650931560070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_ " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_\"" {  } { { "src/timing_example.sv" "fifo_" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650931560088 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "timing_example.sv(153) " "Verilog HDL Case Statement information at timing_example.sv(153): all case item expressions in this case statement are onehot" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 153 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1650931560091 "|timing_example|fifo:fifo_"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full timing_example.sv(100) " "Output port \"full\" at timing_example.sv(100) has no driver" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650931560094 "|timing_example|fifo:fifo_"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:fifo_\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:fifo_\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650931560584 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1650931560584 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650931560584 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult15\"" {  } { { "src/timing_example.sv" "Mult15" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult14\"" {  } { { "src/timing_example.sv" "Mult14" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult13\"" {  } { { "src/timing_example.sv" "Mult13" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult12\"" {  } { { "src/timing_example.sv" "Mult12" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult11\"" {  } { { "src/timing_example.sv" "Mult11" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult10\"" {  } { { "src/timing_example.sv" "Mult10" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9\"" {  } { { "src/timing_example.sv" "Mult9" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "src/timing_example.sv" "Mult8" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "src/timing_example.sv" "Mult7" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "src/timing_example.sv" "Mult6" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "src/timing_example.sv" "Mult5" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "src/timing_example.sv" "Mult4" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "src/timing_example.sv" "Mult3" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "src/timing_example.sv" "Mult2" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "src/timing_example.sv" "Mult1" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "src/timing_example.sv" "Mult0" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650931560586 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650931560586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fifo:fifo_\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650931560726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fifo:fifo_\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560726 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650931560726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7g1 " "Found entity 1: altsyncram_m7g1" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/db/altsyncram_m7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650931560786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650931560786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult15 " "Elaborated megafunction instantiation \"lpm_mult:Mult15\"" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650931560828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult15 " "Instantiated megafunction \"lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650931560829 ""}  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 280 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650931560829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uks " "Found entity 1: mult_uks" {  } { { "db/mult_uks.tdf" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/db/mult_uks.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650931560882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650931560882 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 194 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650931561210 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650931561210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650931561405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650931561920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/output_files/timing_example.map.smsg " "Generated suppressed messages file /home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/output_files/timing_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650931561971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650931562141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650931562141 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "235 " "Design contains 235 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ready " "Pin \"ready\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 186 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_out\[0\] " "Pin \"data_out\[0\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 187 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_out\[1\] " "Pin \"data_out\[1\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 187 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_out\[2\] " "Pin \"data_out\[2\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 187 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_out\[3\] " "Pin \"data_out\[3\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 187 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_out\[4\] " "Pin \"data_out\[4\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 187 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_out\[5\] " "Pin \"data_out\[5\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 187 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_out\[6\] " "Pin \"data_out\[6\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 187 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_out\[7\] " "Pin \"data_out\[7\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 187 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_out_valid " "Pin \"data_out_valid\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 188 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[0\] " "Pin \"count\[0\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[1\] " "Pin \"count\[1\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[2\] " "Pin \"count\[2\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[3\] " "Pin \"count\[3\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[4\] " "Pin \"count\[4\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[5\] " "Pin \"count\[5\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[6\] " "Pin \"count\[6\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[7\] " "Pin \"count\[7\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[8\] " "Pin \"count\[8\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[9\] " "Pin \"count\[9\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[10\] " "Pin \"count\[10\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[11\] " "Pin \"count\[11\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[12\] " "Pin \"count\[12\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[13\] " "Pin \"count\[13\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[14\] " "Pin \"count\[14\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[15\] " "Pin \"count\[15\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[16\] " "Pin \"count\[16\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[17\] " "Pin \"count\[17\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[18\] " "Pin \"count\[18\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[19\] " "Pin \"count\[19\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[20\] " "Pin \"count\[20\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[21\] " "Pin \"count\[21\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[22\] " "Pin \"count\[22\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[23\] " "Pin \"count\[23\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[24\] " "Pin \"count\[24\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[25\] " "Pin \"count\[25\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[26\] " "Pin \"count\[26\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[27\] " "Pin \"count\[27\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[28\] " "Pin \"count\[28\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[29\] " "Pin \"count\[29\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[30\] " "Pin \"count\[30\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[31\] " "Pin \"count\[31\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[32\] " "Pin \"count\[32\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[33\] " "Pin \"count\[33\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[34\] " "Pin \"count\[34\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[35\] " "Pin \"count\[35\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[36\] " "Pin \"count\[36\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[37\] " "Pin \"count\[37\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[38\] " "Pin \"count\[38\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[39\] " "Pin \"count\[39\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[40\] " "Pin \"count\[40\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[41\] " "Pin \"count\[41\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[42\] " "Pin \"count\[42\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[43\] " "Pin \"count\[43\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[44\] " "Pin \"count\[44\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[45\] " "Pin \"count\[45\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[46\] " "Pin \"count\[46\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[47\] " "Pin \"count\[47\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[48\] " "Pin \"count\[48\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[49\] " "Pin \"count\[49\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[50\] " "Pin \"count\[50\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[51\] " "Pin \"count\[51\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[52\] " "Pin \"count\[52\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[53\] " "Pin \"count\[53\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[54\] " "Pin \"count\[54\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[55\] " "Pin \"count\[55\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[56\] " "Pin \"count\[56\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[57\] " "Pin \"count\[57\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[58\] " "Pin \"count\[58\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[59\] " "Pin \"count\[59\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[60\] " "Pin \"count\[60\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[61\] " "Pin \"count\[61\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[62\] " "Pin \"count\[62\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[63\] " "Pin \"count\[63\]\" is virtual output pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 190 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in_valid " "Pin \"data_in_valid\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 184 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[15\]\[0\] " "Pin \"pipe_in\[15\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[15\]\[1\] " "Pin \"pipe_in\[15\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[15\]\[2\] " "Pin \"pipe_in\[15\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[15\]\[3\] " "Pin \"pipe_in\[15\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[15\]\[4\] " "Pin \"pipe_in\[15\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[15\]\[5\] " "Pin \"pipe_in\[15\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[15\]\[6\] " "Pin \"pipe_in\[15\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[15\]\[7\] " "Pin \"pipe_in\[15\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[14\]\[0\] " "Pin \"pipe_in\[14\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[14\]\[1\] " "Pin \"pipe_in\[14\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[14\]\[2\] " "Pin \"pipe_in\[14\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[14\]\[3\] " "Pin \"pipe_in\[14\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[14\]\[4\] " "Pin \"pipe_in\[14\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[14\]\[5\] " "Pin \"pipe_in\[14\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[14\]\[6\] " "Pin \"pipe_in\[14\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[14\]\[7\] " "Pin \"pipe_in\[14\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[13\]\[0\] " "Pin \"pipe_in\[13\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[13\]\[1\] " "Pin \"pipe_in\[13\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[13\]\[2\] " "Pin \"pipe_in\[13\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[13\]\[3\] " "Pin \"pipe_in\[13\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[13\]\[4\] " "Pin \"pipe_in\[13\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[13\]\[5\] " "Pin \"pipe_in\[13\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[13\]\[6\] " "Pin \"pipe_in\[13\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[13\]\[7\] " "Pin \"pipe_in\[13\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[12\]\[0\] " "Pin \"pipe_in\[12\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[12\]\[1\] " "Pin \"pipe_in\[12\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[12\]\[2\] " "Pin \"pipe_in\[12\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[12\]\[3\] " "Pin \"pipe_in\[12\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[12\]\[4\] " "Pin \"pipe_in\[12\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[12\]\[5\] " "Pin \"pipe_in\[12\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[12\]\[6\] " "Pin \"pipe_in\[12\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[12\]\[7\] " "Pin \"pipe_in\[12\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[11\]\[0\] " "Pin \"pipe_in\[11\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[11\]\[1\] " "Pin \"pipe_in\[11\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[11\]\[2\] " "Pin \"pipe_in\[11\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[11\]\[3\] " "Pin \"pipe_in\[11\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[11\]\[4\] " "Pin \"pipe_in\[11\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[11\]\[5\] " "Pin \"pipe_in\[11\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[11\]\[6\] " "Pin \"pipe_in\[11\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[11\]\[7\] " "Pin \"pipe_in\[11\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[10\]\[0\] " "Pin \"pipe_in\[10\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[10\]\[1\] " "Pin \"pipe_in\[10\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[10\]\[2\] " "Pin \"pipe_in\[10\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[10\]\[3\] " "Pin \"pipe_in\[10\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[10\]\[4\] " "Pin \"pipe_in\[10\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[10\]\[5\] " "Pin \"pipe_in\[10\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[10\]\[6\] " "Pin \"pipe_in\[10\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[10\]\[7\] " "Pin \"pipe_in\[10\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[9\]\[0\] " "Pin \"pipe_in\[9\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[9\]\[1\] " "Pin \"pipe_in\[9\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[9\]\[2\] " "Pin \"pipe_in\[9\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[9\]\[3\] " "Pin \"pipe_in\[9\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[9\]\[4\] " "Pin \"pipe_in\[9\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[9\]\[5\] " "Pin \"pipe_in\[9\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[9\]\[6\] " "Pin \"pipe_in\[9\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[9\]\[7\] " "Pin \"pipe_in\[9\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[8\]\[0\] " "Pin \"pipe_in\[8\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[8\]\[1\] " "Pin \"pipe_in\[8\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[8\]\[2\] " "Pin \"pipe_in\[8\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[8\]\[3\] " "Pin \"pipe_in\[8\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[8\]\[4\] " "Pin \"pipe_in\[8\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[8\]\[5\] " "Pin \"pipe_in\[8\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[8\]\[6\] " "Pin \"pipe_in\[8\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[8\]\[7\] " "Pin \"pipe_in\[8\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[7\]\[0\] " "Pin \"pipe_in\[7\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[7\]\[1\] " "Pin \"pipe_in\[7\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[7\]\[2\] " "Pin \"pipe_in\[7\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[7\]\[3\] " "Pin \"pipe_in\[7\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[7\]\[4\] " "Pin \"pipe_in\[7\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[7\]\[5\] " "Pin \"pipe_in\[7\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[7\]\[6\] " "Pin \"pipe_in\[7\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[7\]\[7\] " "Pin \"pipe_in\[7\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[6\]\[0\] " "Pin \"pipe_in\[6\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[6\]\[1\] " "Pin \"pipe_in\[6\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[6\]\[2\] " "Pin \"pipe_in\[6\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[6\]\[3\] " "Pin \"pipe_in\[6\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[6\]\[4\] " "Pin \"pipe_in\[6\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[6\]\[5\] " "Pin \"pipe_in\[6\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[6\]\[6\] " "Pin \"pipe_in\[6\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[6\]\[7\] " "Pin \"pipe_in\[6\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[5\]\[0\] " "Pin \"pipe_in\[5\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[5\]\[1\] " "Pin \"pipe_in\[5\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[5\]\[2\] " "Pin \"pipe_in\[5\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[5\]\[3\] " "Pin \"pipe_in\[5\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[5\]\[4\] " "Pin \"pipe_in\[5\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[5\]\[5\] " "Pin \"pipe_in\[5\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[5\]\[6\] " "Pin \"pipe_in\[5\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[5\]\[7\] " "Pin \"pipe_in\[5\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[4\]\[0\] " "Pin \"pipe_in\[4\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[4\]\[1\] " "Pin \"pipe_in\[4\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[4\]\[2\] " "Pin \"pipe_in\[4\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[4\]\[3\] " "Pin \"pipe_in\[4\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[4\]\[4\] " "Pin \"pipe_in\[4\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[4\]\[5\] " "Pin \"pipe_in\[4\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[4\]\[6\] " "Pin \"pipe_in\[4\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[4\]\[7\] " "Pin \"pipe_in\[4\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[3\]\[0\] " "Pin \"pipe_in\[3\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[3\]\[1\] " "Pin \"pipe_in\[3\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[3\]\[2\] " "Pin \"pipe_in\[3\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[3\]\[3\] " "Pin \"pipe_in\[3\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[3\]\[4\] " "Pin \"pipe_in\[3\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[3\]\[5\] " "Pin \"pipe_in\[3\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[3\]\[6\] " "Pin \"pipe_in\[3\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[3\]\[7\] " "Pin \"pipe_in\[3\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[2\]\[0\] " "Pin \"pipe_in\[2\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[2\]\[1\] " "Pin \"pipe_in\[2\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[2\]\[2\] " "Pin \"pipe_in\[2\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[2\]\[3\] " "Pin \"pipe_in\[2\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[2\]\[4\] " "Pin \"pipe_in\[2\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[2\]\[5\] " "Pin \"pipe_in\[2\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[2\]\[6\] " "Pin \"pipe_in\[2\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[2\]\[7\] " "Pin \"pipe_in\[2\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[1\]\[0\] " "Pin \"pipe_in\[1\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[1\]\[1\] " "Pin \"pipe_in\[1\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[1\]\[2\] " "Pin \"pipe_in\[1\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[1\]\[3\] " "Pin \"pipe_in\[1\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[1\]\[4\] " "Pin \"pipe_in\[1\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[1\]\[5\] " "Pin \"pipe_in\[1\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[1\]\[6\] " "Pin \"pipe_in\[1\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[1\]\[7\] " "Pin \"pipe_in\[1\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[0\]\[0\] " "Pin \"pipe_in\[0\]\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[0\]\[1\] " "Pin \"pipe_in\[0\]\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[0\]\[2\] " "Pin \"pipe_in\[0\]\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[0\]\[3\] " "Pin \"pipe_in\[0\]\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[0\]\[4\] " "Pin \"pipe_in\[0\]\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[0\]\[5\] " "Pin \"pipe_in\[0\]\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[0\]\[6\] " "Pin \"pipe_in\[0\]\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pipe_in\[0\]\[7\] " "Pin \"pipe_in\[0\]\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 185 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[0\] " "Pin \"data_in\[0\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[1\] " "Pin \"data_in\[1\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[2\] " "Pin \"data_in\[2\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[3\] " "Pin \"data_in\[3\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[4\] " "Pin \"data_in\[4\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[5\] " "Pin \"data_in\[5\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[6\] " "Pin \"data_in\[6\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[7\] " "Pin \"data_in\[7\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[8\] " "Pin \"data_in\[8\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[9\] " "Pin \"data_in\[9\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[10\] " "Pin \"data_in\[10\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[11\] " "Pin \"data_in\[11\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[12\] " "Pin \"data_in\[12\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[13\] " "Pin \"data_in\[13\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[14\] " "Pin \"data_in\[14\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[15\] " "Pin \"data_in\[15\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[16\] " "Pin \"data_in\[16\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[17\] " "Pin \"data_in\[17\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[18\] " "Pin \"data_in\[18\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[19\] " "Pin \"data_in\[19\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[20\] " "Pin \"data_in\[20\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[21\] " "Pin \"data_in\[21\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[22\] " "Pin \"data_in\[22\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[23\] " "Pin \"data_in\[23\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[24\] " "Pin \"data_in\[24\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[25\] " "Pin \"data_in\[25\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[26\] " "Pin \"data_in\[26\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[27\] " "Pin \"data_in\[27\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[28\] " "Pin \"data_in\[28\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[29\] " "Pin \"data_in\[29\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[30\] " "Pin \"data_in\[30\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_in\[31\] " "Pin \"data_in\[31\]\" is virtual input pin" {  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 183 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1650931562251 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1650931562251 ""}
{ "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "en " "Ignored Virtual Pin assignment to \"en\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1650931562262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "703 " "Implemented 703 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650931562300 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650931562300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "678 " "Implemented 678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650931562300 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650931562300 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1650931562300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650931562300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650931562325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 00:06:02 2022 " "Processing ended: Tue Apr 26 00:06:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650931562325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650931562325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650931562325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650931562325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650931565020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650931565021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 00:06:04 2022 " "Processing started: Tue Apr 26 00:06:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650931565021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650931565021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off timing_example -c timing_example " "Command: quartus_fit --read_settings_files=off --write_settings_files=off timing_example -c timing_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650931565021 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650931565673 ""}
{ "Info" "0" "" "Project  = timing_example" {  } {  } 0 0 "Project  = timing_example" 0 0 "Fitter" 0 0 1650931565675 ""}
{ "Info" "0" "" "Revision = timing_example" {  } {  } 0 0 "Revision = timing_example" 0 0 "Fitter" 0 0 1650931565675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650931565847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650931565847 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "timing_example 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"timing_example\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650931565876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650931565925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650931565925 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650931566086 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650931566205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650931566205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650931566205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650931566205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650931566205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650931566205 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650931566205 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650931566212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650931566212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650931566212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650931566212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650931566212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650931566212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650931566212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650931566212 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650931566212 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650931566213 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650931566213 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650931566213 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650931566213 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650931566214 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650931566249 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650931566383 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_example.sdc " "Reading SDC File: 'timing_example.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650931566925 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1650931566949 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650931566950 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650931566950 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000          clk " "   2.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650931566950 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1650931566950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650931567094 ""}  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 181 0 0 } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650931567094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650931567095 ""}  } { { "src/timing_example.sv" "" { Text "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/src/timing_example.sv" 182 0 0 } } { "temporary_test_loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 0 { 0 ""} 0 2159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650931567095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650931567613 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650931567616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650931567616 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650931567621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650931567626 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650931567630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650931567735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 Block RAM " "Packed 7 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650931567737 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 Embedded multiplier block " "Packed 240 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650931567737 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier output " "Packed 128 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650931567737 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "105 " "Created 105 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1650931567737 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650931567737 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650931567792 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650931567798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650931568553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650931568696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650931568721 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650931570179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650931570179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650931570811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y13 X31_Y25 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25" {  } { { "loc" "" { Generic "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25"} { { 12 { 0 ""} 21 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650931571494 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650931571494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650931571833 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650931571833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650931571835 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650931572082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650931572103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650931572473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650931572474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650931572959 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650931573546 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650931573654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/output_files/timing_example.fit.smsg " "Generated suppressed messages file /home/UFAD/ryan.laur/reconfigurable-computing-2/lab3/output_files/timing_example.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650931573754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1771 " "Peak virtual memory: 1771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650931574314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 00:06:14 2022 " "Processing ended: Tue Apr 26 00:06:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650931574314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650931574314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650931574314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650931574314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650931576537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650931576538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 00:06:16 2022 " "Processing started: Tue Apr 26 00:06:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650931576538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650931576538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off timing_example -c timing_example " "Command: quartus_asm --read_settings_files=off --write_settings_files=off timing_example -c timing_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650931576538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650931576978 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650931577446 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650931577465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650931577824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 00:06:17 2022 " "Processing ended: Tue Apr 26 00:06:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650931577824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650931577824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650931577824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650931577824 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650931578919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650931580374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650931580375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 00:06:19 2022 " "Processing started: Tue Apr 26 00:06:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650931580375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650931580375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta timing_example -c timing_example " "Command: quartus_sta timing_example -c timing_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650931580375 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650931580734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650931580969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650931580969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931581015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931581015 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_example.sdc " "Reading SDC File: 'timing_example.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650931581228 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.010 0.020 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.010 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650931581242 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.010 0.020 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.010 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650931581242 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650931581242 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650931581243 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650931581250 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650931581258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650931581260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.117 " "Worst-case setup slack is -2.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.117            -512.449 clk  " "   -2.117            -512.449 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931581261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk  " "    0.360               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931581264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650931581265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650931581266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.761 " "Worst-case minimum pulse width slack is -2.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.761            -760.177 clk  " "   -2.761            -760.177 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931581267 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931581282 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650931581282 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650931581285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650931581314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650931581836 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.010 0.020 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.010 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650931581920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.010 0.020 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.010 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650931581920 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650931581920 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650931581930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.770 " "Worst-case setup slack is -1.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.770            -415.547 clk  " "   -1.770            -415.547 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931581931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk  " "    0.322               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931581933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650931581934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650931581935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.761 " "Worst-case minimum pulse width slack is -2.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.761            -760.177 clk  " "   -2.761            -760.177 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931581936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931581936 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931581951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931581951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931581951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931581951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.007 ns " "Worst Case Available Settling Time: 0.007 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931581951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931581951 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650931581951 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650931581955 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.010 0.020 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.010 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650931582175 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.010 0.020 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.010 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650931582175 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650931582175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.246 " "Worst-case setup slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931582179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931582179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931582179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931582179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931582182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931582182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk  " "    0.151               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931582182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931582182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650931582183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650931582183 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650931582184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931582185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931582185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000              -2.000 clk  " "   -2.000              -2.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650931582185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650931582185 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931582199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931582199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931582199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931582199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.123 ns " "Worst Case Available Settling Time: 1.123 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931582199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650931582199 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650931582199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650931583100 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650931583107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650931583146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 00:06:23 2022 " "Processing ended: Tue Apr 26 00:06:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650931583146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650931583146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650931583146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650931583146 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus Prime Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650931585050 ""}
