
*** Running vivado
    with args -log lab4_1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab4_1.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab4_1.tcl -notrace
Command: link_design -top lab4_1 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.984 ; gain = 0.000 ; free physical = 5344 ; free virtual = 35771
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.srcs/constrs_1/imports/lab4/lab4_1.xdc]
Finished Parsing XDC File [/home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.srcs/constrs_1/imports/lab4/lab4_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.863 ; gain = 0.000 ; free physical = 5249 ; free virtual = 35675
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2449.895 ; gain = 64.031 ; free physical = 5233 ; free virtual = 35660

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 186b9ffe2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.707 ; gain = 100.812 ; free physical = 4883 ; free virtual = 35303

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 186b9ffe2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4721 ; free virtual = 35141
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 186b9ffe2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4720 ; free virtual = 35149
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c9d5ea7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4708 ; free virtual = 35149
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c9d5ea7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4708 ; free virtual = 35148
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c9d5ea7e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4708 ; free virtual = 35149
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c9d5ea7e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4707 ; free virtual = 35148
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4682 ; free virtual = 35149
Ending Logic Optimization Task | Checksum: 1ef8f5ab9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4679 ; free virtual = 35148

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ef8f5ab9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4671 ; free virtual = 35141

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ef8f5ab9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4671 ; free virtual = 35141

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4671 ; free virtual = 35141
Ending Netlist Obfuscation Task | Checksum: 1ef8f5ab9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 4671 ; free virtual = 35141
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2720.676 ; gain = 334.812 ; free physical = 4671 ; free virtual = 35141
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2760.695 ; gain = 0.000 ; free physical = 4670 ; free virtual = 35141
INFO: [Common 17-1381] The checkpoint '/home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.runs/impl_1/lab4_1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab4_1_drc_opted.rpt -pb lab4_1_drc_opted.pb -rpx lab4_1_drc_opted.rpx
Command: report_drc -file lab4_1_drc_opted.rpt -pb lab4_1_drc_opted.pb -rpx lab4_1_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.runs/impl_1/lab4_1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4512 ; free virtual = 35015
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17a97470b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4512 ; free virtual = 35015
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4512 ; free virtual = 35015

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 158032f11

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4541 ; free virtual = 35044

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2195e78a2

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4555 ; free virtual = 35058

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2195e78a2

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4555 ; free virtual = 35058
Phase 1 Placer Initialization | Checksum: 2195e78a2

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4555 ; free virtual = 35058

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1994c9b48

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4554 ; free virtual = 35057

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1edfaffbd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4554 ; free virtual = 35056

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4548 ; free virtual = 35042

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1965d0b6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4548 ; free virtual = 35042
Phase 2.3 Global Placement Core | Checksum: 2098c3bc6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4547 ; free virtual = 35042
Phase 2 Global Placement | Checksum: 2098c3bc6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4547 ; free virtual = 35042

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d4c42648

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4582 ; free virtual = 35040

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21ab2ca5d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4582 ; free virtual = 35041

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23eb821fc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4582 ; free virtual = 35041

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18791485e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4582 ; free virtual = 35041

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f71838cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35039

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2559ec2ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35039

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22ad99c91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35039
Phase 3 Detail Placement | Checksum: 22ad99c91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35039

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2766f2e78

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.211 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fe592134

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1fb4449f4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037
Phase 4.1.1.1 BUFG Insertion | Checksum: 2766f2e78

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.211. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037
Phase 4.1 Post Commit Optimization | Checksum: 27545a383

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27545a383

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27545a383

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037
Phase 4.3 Placer Reporting | Checksum: 27545a383

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27f60bbd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037
Ending Placer Task | Checksum: 190674e99

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4581 ; free virtual = 35037
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4596 ; free virtual = 35053
INFO: [Common 17-1381] The checkpoint '/home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.runs/impl_1/lab4_1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab4_1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4593 ; free virtual = 35049
INFO: [runtcl-4] Executing : report_utilization -file lab4_1_utilization_placed.rpt -pb lab4_1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab4_1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4596 ; free virtual = 35052
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4567 ; free virtual = 35024
INFO: [Common 17-1381] The checkpoint '/home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.runs/impl_1/lab4_1_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ed0e20f2 ConstDB: 0 ShapeSum: a3592da7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e654e9ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4525 ; free virtual = 34948
Post Restoration Checksum: NetGraph: 9e04b81f NumContArr: 4850318e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e654e9ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4529 ; free virtual = 34952

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e654e9ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4496 ; free virtual = 34919

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e654e9ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4496 ; free virtual = 34919
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 124ad3031

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4478 ; free virtual = 34904
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.228  | TNS=0.000  | WHS=-0.141 | THS=-1.373 |

Phase 2 Router Initialization | Checksum: 12f4405a9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4478 ; free virtual = 34904

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000318903 %
  Global Horizontal Routing Utilization  = 0.000520562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 121
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 120
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12f4405a9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4476 ; free virtual = 34902
Phase 3 Initial Routing | Checksum: db15676a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.497  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1702204fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903
Phase 4 Rip-up And Reroute | Checksum: 1702204fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1702204fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1702204fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903
Phase 5 Delay and Skew Optimization | Checksum: 1702204fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232013bb8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.576  | TNS=0.000  | WHS=0.128  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232013bb8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903
Phase 6 Post Hold Fix | Checksum: 232013bb8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0161046 %
  Global Horizontal Routing Utilization  = 0.0434669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 200a8630a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 200a8630a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.922 ; gain = 0.000 ; free physical = 4477 ; free virtual = 34903

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21c1adc4f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2954.613 ; gain = 11.691 ; free physical = 4477 ; free virtual = 34903

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.576  | TNS=0.000  | WHS=0.128  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21c1adc4f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2954.613 ; gain = 11.691 ; free physical = 4477 ; free virtual = 34903
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2954.613 ; gain = 11.691 ; free physical = 4509 ; free virtual = 34935

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2954.613 ; gain = 11.691 ; free physical = 4509 ; free virtual = 34935
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2954.613 ; gain = 0.000 ; free physical = 4510 ; free virtual = 34937
INFO: [Common 17-1381] The checkpoint '/home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.runs/impl_1/lab4_1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab4_1_drc_routed.rpt -pb lab4_1_drc_routed.pb -rpx lab4_1_drc_routed.rpx
Command: report_drc -file lab4_1_drc_routed.rpt -pb lab4_1_drc_routed.pb -rpx lab4_1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.runs/impl_1/lab4_1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab4_1_methodology_drc_routed.rpt -pb lab4_1_methodology_drc_routed.pb -rpx lab4_1_methodology_drc_routed.rpx
Command: report_methodology -file lab4_1_methodology_drc_routed.rpt -pb lab4_1_methodology_drc_routed.pb -rpx lab4_1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.runs/impl_1/lab4_1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab4_1_power_routed.rpt -pb lab4_1_power_summary_routed.pb -rpx lab4_1_power_routed.rpx
Command: report_power -file lab4_1_power_routed.rpt -pb lab4_1_power_summary_routed.pb -rpx lab4_1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab4_1_route_status.rpt -pb lab4_1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lab4_1_timing_summary_routed.rpt -pb lab4_1_timing_summary_routed.pb -rpx lab4_1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab4_1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab4_1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab4_1_bus_skew_routed.rpt -pb lab4_1_bus_skew_routed.pb -rpx lab4_1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force lab4_1.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab4_1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Oct 21 01:52:57 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3273.148 ; gain = 195.102 ; free physical = 4491 ; free virtual = 34917
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 01:52:57 2021...

*** Running vivado
    with args -log lab4_1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab4_1.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab4_1.tcl -notrace
Command: open_checkpoint lab4_1_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2308.688 ; gain = 5.938 ; free physical = 4530 ; free virtual = 35101
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.859 ; gain = 0.000 ; free physical = 4978 ; free virtual = 35544
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2489.453 ; gain = 2.969 ; free physical = 4458 ; free virtual = 35017
Restored from archive | CPU: 0.090000 secs | Memory: 1.310287 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2489.453 ; gain = 2.969 ; free physical = 4458 ; free virtual = 35017
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.453 ; gain = 0.000 ; free physical = 4457 ; free virtual = 35016
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2489.453 ; gain = 193.641 ; free physical = 4456 ; free virtual = 35015
Command: write_bitstream -force lab4_1.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab4_1.bit...
Writing bitstream ./lab4_1.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/yi/Workspace/Vivado/lab4/lab4_1/lab4_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Oct 21 02:03:36 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2939.156 ; gain = 449.703 ; free physical = 4405 ; free virtual = 34966
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 02:03:36 2021...
