

================================================================
== Vitis HLS Report for 'img_interleave_manual_seq'
================================================================
* Date:           Fri Jun  7 14:53:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.599 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2534411|  4992008|  25.344 ms|  49.920 ms|  2534412|  4992009|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                               |                                                                                    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                            Instance                                           |                                       Module                                       |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_180  |img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        |grp_read_seq_fu_188                                                                            |read_seq                                                                            |        1|        1|  10.000 ns|  10.000 ns|        1|        1|       no|
        |grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242                                             |img_interleave_manual_seq_Pipeline_LOAD                                             |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        |grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_283  |img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |    76802|    76802|   0.768 ms|   0.768 ms|    76802|    76802|       no|
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- WRITE   |  3686400|  3686400|        48|          -|          -|  76800|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 35 3 
3 --> 4 37 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 3 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc = alloca i64 1"   --->   Operation 39 'alloca' 'x_idx_V_new_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc = alloca i64 1"   --->   Operation 40 'alloca' 'x_idx_V_flag_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%tmpy_V = alloca i64 1" [../src/interleave_manual_seq.cpp:15]   --->   Operation 41 'alloca' 'tmpy_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 76800> <RAM>
ST_1 : Operation 42 [1/1] (1.29ns)   --->   "%tmpx_V = alloca i64 1" [../src/interleave_manual_seq.cpp:16]   --->   Operation 42 'alloca' 'tmpx_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3, i8 %x_in, i8 %tmpx_V"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 44 [1/1] (1.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %load"   --->   Operation 44 'read' 'load_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 45 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty_10, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_in"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %y, void @empty_10, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %y"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_2, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 55 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3, i8 %x_in, i8 %tmpx_V"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load = load i1 %guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x"   --->   Operation 58 'load' 'guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load, void %codeRepl, void %_Z10frommatrixPA640_A3_6ap_intILi8EEPS0_.exit._crit_edge" [../src/interleave_manual_seq.cpp:20]   --->   Operation 59 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 60 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 61 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 62 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x3_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 63 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x4_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 64 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x5_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 65 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x6_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 66 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x7_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 67 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x8_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 68 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x9_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 69 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x10_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 70 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x11_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 71 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x12_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 72 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x13_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 73 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x14_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 74 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x15_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 75 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x"   --->   Operation 76 'store' 'store_ln0' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10frommatrixPA640_A3_6ap_intILi8EEPS0_.exit._crit_edge"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 78 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 79 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 80 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x3_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 81 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x4_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 82 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x5_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 83 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x6_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 84 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x7_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 85 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x8_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 86 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x9_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 87 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x10_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 88 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x11_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 89 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x12_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 90 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x13_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 91 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x14_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 92 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x15_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 93 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i21 %x_idx_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 94 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i4 %x_sel_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 95 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %load_read, void %.preheader.preheader, void %codeRepl31" [../src/interleave_manual_seq.cpp:24]   --->   Operation 96 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 97 'alloca' 'i' <Predicate = (!load_read)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.46ns)   --->   "%store_ln33 = store i17 0, i17 %i" [../src/interleave_manual_seq.cpp:33]   --->   Operation 98 'store' 'store_ln33' <Predicate = (!load_read)> <Delay = 0.46>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.preheader" [../src/interleave_manual_seq.cpp:33]   --->   Operation 99 'br' 'br_ln33' <Predicate = (!load_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%i_1 = load i17 %i" [../src/interleave_manual_seq.cpp:36]   --->   Operation 100 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i17 %i_1" [../src/interleave_manual_seq.cpp:33]   --->   Operation 101 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.94ns)   --->   "%icmp_ln33 = icmp_eq  i17 %i_1, i17 76800" [../src/interleave_manual_seq.cpp:33]   --->   Operation 102 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 103 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.12ns)   --->   "%i_3 = add i17 %i_1, i17 1" [../src/interleave_manual_seq.cpp:36]   --->   Operation 104 'add' 'i_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split9, void %.loopexit.loopexit" [../src/interleave_manual_seq.cpp:33]   --->   Operation 105 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (2.13ns)   --->   "%lhs = call i8 @read_seq, i17 %i_1, i4 0, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 106 'call' 'lhs' <Predicate = (!icmp_ln33)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln36 = store i17 %i_3, i17 %i" [../src/interleave_manual_seq.cpp:36]   --->   Operation 107 'store' 'store_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.46>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 108 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.85>
ST_4 : Operation 109 [1/2] (1.85ns)   --->   "%lhs = call i8 @read_seq, i17 %i_1, i4 0, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 109 'call' 'lhs' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 110 [2/2] (2.13ns)   --->   "%rhs = call i8 @read_seq, i17 %i_1, i4 1, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 110 'call' 'rhs' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.72>
ST_6 : Operation 111 [1/2] (1.85ns)   --->   "%rhs = call i8 @read_seq, i17 %i_1, i4 1, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 111 'call' 'rhs' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %lhs"   --->   Operation 112 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i8 %rhs"   --->   Operation 113 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.87ns)   --->   "%ret_15 = add i9 %sext_ln232_1, i9 %sext_ln232"   --->   Operation 114 'add' 'ret_15' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.13>
ST_7 : Operation 115 [2/2] (2.13ns)   --->   "%rhs_1 = call i8 @read_seq, i17 %i_1, i4 2, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 115 'call' 'rhs_1' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.85>
ST_8 : Operation 116 [1/2] (1.85ns)   --->   "%rhs_1 = call i8 @read_seq, i17 %i_1, i4 2, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 116 'call' 'rhs_1' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.13>
ST_9 : Operation 117 [2/2] (2.13ns)   --->   "%rhs_2 = call i8 @read_seq, i17 %i_1, i4 3, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 117 'call' 'rhs_2' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.83>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln232_2 = sext i9 %ret_15"   --->   Operation 118 'sext' 'sext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i8 %rhs_1"   --->   Operation 119 'sext' 'sext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_16 = add i10 %sext_ln232_2, i10 %sext_ln232_3"   --->   Operation 120 'add' 'ret_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 121 [1/2] (1.85ns)   --->   "%rhs_2 = call i8 @read_seq, i17 %i_1, i4 3, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 121 'call' 'rhs_2' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i8 %rhs_2"   --->   Operation 122 'sext' 'sext_ln1540' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%ret_17 = add i10 %ret_16, i10 %sext_ln1540"   --->   Operation 123 'add' 'ret_17' <Predicate = true> <Delay = 0.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.13>
ST_11 : Operation 124 [2/2] (2.13ns)   --->   "%rhs_3 = call i8 @read_seq, i17 %i_1, i4 4, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 124 'call' 'rhs_3' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.85>
ST_12 : Operation 125 [1/2] (1.85ns)   --->   "%rhs_3 = call i8 @read_seq, i17 %i_1, i4 4, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 125 'call' 'rhs_3' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.13>
ST_13 : Operation 126 [2/2] (2.13ns)   --->   "%rhs_4 = call i8 @read_seq, i17 %i_1, i4 5, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 126 'call' 'rhs_4' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.81>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i10 %ret_17"   --->   Operation 127 'sext' 'sext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i8 %rhs_3"   --->   Operation 128 'sext' 'sext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_18 = add i11 %sext_ln1540_1, i11 %sext_ln1540_2"   --->   Operation 129 'add' 'ret_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 130 [1/2] (1.85ns)   --->   "%rhs_4 = call i8 @read_seq, i17 %i_1, i4 5, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 130 'call' 'rhs_4' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i8 %rhs_4"   --->   Operation 131 'sext' 'sext_ln1540_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%ret_19 = add i11 %ret_18, i11 %sext_ln1540_3"   --->   Operation 132 'add' 'ret_19' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.13>
ST_15 : Operation 133 [2/2] (2.13ns)   --->   "%rhs_5 = call i8 @read_seq, i17 %i_1, i4 6, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 133 'call' 'rhs_5' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.85>
ST_16 : Operation 134 [1/2] (1.85ns)   --->   "%rhs_5 = call i8 @read_seq, i17 %i_1, i4 6, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 134 'call' 'rhs_5' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.13>
ST_17 : Operation 135 [2/2] (2.13ns)   --->   "%rhs_6 = call i8 @read_seq, i17 %i_1, i4 7, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 135 'call' 'rhs_6' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.81>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1540_4 = sext i8 %rhs_5"   --->   Operation 136 'sext' 'sext_ln1540_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_20 = add i11 %ret_19, i11 %sext_ln1540_4"   --->   Operation 137 'add' 'ret_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 138 [1/2] (1.85ns)   --->   "%rhs_6 = call i8 @read_seq, i17 %i_1, i4 7, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 138 'call' 'rhs_6' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1540_5 = sext i8 %rhs_6"   --->   Operation 139 'sext' 'sext_ln1540_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%ret_21 = add i11 %ret_20, i11 %sext_ln1540_5"   --->   Operation 140 'add' 'ret_21' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 2.13>
ST_19 : Operation 141 [2/2] (2.13ns)   --->   "%rhs_7 = call i8 @read_seq, i17 %i_1, i4 8, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 141 'call' 'rhs_7' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.85>
ST_20 : Operation 142 [1/2] (1.85ns)   --->   "%rhs_7 = call i8 @read_seq, i17 %i_1, i4 8, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 142 'call' 'rhs_7' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.13>
ST_21 : Operation 143 [2/2] (2.13ns)   --->   "%rhs_8 = call i8 @read_seq, i17 %i_1, i4 9, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 143 'call' 'rhs_8' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.78>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1540_6 = sext i11 %ret_21"   --->   Operation 144 'sext' 'sext_ln1540_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1540_7 = sext i8 %rhs_7"   --->   Operation 145 'sext' 'sext_ln1540_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_22 = add i12 %sext_ln1540_6, i12 %sext_ln1540_7"   --->   Operation 146 'add' 'ret_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 147 [1/2] (1.85ns)   --->   "%rhs_8 = call i8 @read_seq, i17 %i_1, i4 9, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 147 'call' 'rhs_8' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1540_8 = sext i8 %rhs_8"   --->   Operation 148 'sext' 'sext_ln1540_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%ret_23 = add i12 %ret_22, i12 %sext_ln1540_8"   --->   Operation 149 'add' 'ret_23' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 2.13>
ST_23 : Operation 150 [2/2] (2.13ns)   --->   "%rhs_9 = call i8 @read_seq, i17 %i_1, i4 10, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 150 'call' 'rhs_9' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.85>
ST_24 : Operation 151 [1/2] (1.85ns)   --->   "%rhs_9 = call i8 @read_seq, i17 %i_1, i4 10, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 151 'call' 'rhs_9' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.13>
ST_25 : Operation 152 [2/2] (2.13ns)   --->   "%rhs_10 = call i8 @read_seq, i17 %i_1, i4 11, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 152 'call' 'rhs_10' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.78>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1540_9 = sext i8 %rhs_9"   --->   Operation 153 'sext' 'sext_ln1540_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_24 = add i12 %ret_23, i12 %sext_ln1540_9"   --->   Operation 154 'add' 'ret_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 155 [1/2] (1.85ns)   --->   "%rhs_10 = call i8 @read_seq, i17 %i_1, i4 11, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 155 'call' 'rhs_10' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1540_10 = sext i8 %rhs_10"   --->   Operation 156 'sext' 'sext_ln1540_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%ret_25 = add i12 %ret_24, i12 %sext_ln1540_10"   --->   Operation 157 'add' 'ret_25' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 2.13>
ST_27 : Operation 158 [2/2] (2.13ns)   --->   "%rhs_11 = call i8 @read_seq, i17 %i_1, i4 12, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 158 'call' 'rhs_11' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.85>
ST_28 : Operation 159 [1/2] (1.85ns)   --->   "%rhs_11 = call i8 @read_seq, i17 %i_1, i4 12, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 159 'call' 'rhs_11' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 2.13>
ST_29 : Operation 160 [2/2] (2.13ns)   --->   "%rhs_12 = call i8 @read_seq, i17 %i_1, i4 13, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 160 'call' 'rhs_12' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 2.78>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1540_11 = sext i8 %rhs_11"   --->   Operation 161 'sext' 'sext_ln1540_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_26 = add i12 %ret_25, i12 %sext_ln1540_11"   --->   Operation 162 'add' 'ret_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 163 [1/2] (1.85ns)   --->   "%rhs_12 = call i8 @read_seq, i17 %i_1, i4 13, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 163 'call' 'rhs_12' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1540_12 = sext i8 %rhs_12"   --->   Operation 164 'sext' 'sext_ln1540_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 165 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%ret_27 = add i12 %ret_26, i12 %sext_ln1540_12"   --->   Operation 165 'add' 'ret_27' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 2.13>
ST_31 : Operation 166 [2/2] (2.13ns)   --->   "%rhs_13 = call i8 @read_seq, i17 %i_1, i4 14, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 166 'call' 'rhs_13' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.85>
ST_32 : Operation 167 [1/2] (1.85ns)   --->   "%rhs_13 = call i8 @read_seq, i17 %i_1, i4 14, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 167 'call' 'rhs_13' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 2.13>
ST_33 : Operation 168 [2/2] (2.13ns)   --->   "%rhs_14 = call i8 @read_seq, i17 %i_1, i4 15, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 168 'call' 'rhs_14' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 4.08>
ST_34 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 169 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1540_13 = sext i8 %rhs_13"   --->   Operation 170 'sext' 'sext_ln1540_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_28 = add i12 %ret_27, i12 %sext_ln1540_13"   --->   Operation 171 'add' 'ret_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 172 [1/2] (1.85ns)   --->   "%rhs_14 = call i8 @read_seq, i17 %i_1, i4 15, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 172 'call' 'rhs_14' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1540_14 = sext i8 %rhs_14"   --->   Operation 173 'sext' 'sext_ln1540_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%ret = add i12 %ret_28, i12 %sext_ln1540_14"   --->   Operation 174 'add' 'ret' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%tmpy_V_addr = getelementptr i12 %tmpy_V, i64 0, i64 %zext_ln33" [../src/interleave_manual_seq.cpp:36]   --->   Operation 175 'getelementptr' 'tmpy_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (1.29ns)   --->   "%store_ln36 = store i12 %ret, i17 %tmpy_V_addr" [../src/interleave_manual_seq.cpp:36]   --->   Operation 176 'store' 'store_ln36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 76800> <RAM>
ST_34 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 2> <Delay = 0.50>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%x_sel_V_load = load i4 %x_sel_V"   --->   Operation 178 'load' 'x_sel_V_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 179 [1/1] (0.00ns)   --->   "%x_idx_V_load = load i21 %x_idx_V"   --->   Operation 179 'load' 'x_idx_V_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 180 [2/2] (0.50ns)   --->   "%call_ln587 = call void @img_interleave_manual_seq_Pipeline_LOAD, i21 %x_idx_V_load, i4 %x_sel_V_load, i8 %tmpx_V, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V"   --->   Operation 180 'call' 'call_ln587' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln885 = store i4 %x_sel_V_load, i4 %x_sel_V"   --->   Operation 181 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 36 <SV = 3> <Delay = 0.90>
ST_36 : Operation 182 [1/2] (0.90ns)   --->   "%call_ln587 = call void @img_interleave_manual_seq_Pipeline_LOAD, i21 %x_idx_V_load, i4 %x_sel_V_load, i8 %tmpx_V, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V"   --->   Operation 182 'call' 'call_ln587' <Predicate = true> <Delay = 0.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 4> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc_load = load i1 %x_idx_V_flag_0_loc"   --->   Operation 183 'load' 'x_idx_V_flag_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc_load = load i21 %x_idx_V_new_0_loc"   --->   Operation 184 'load' 'x_idx_V_new_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %x_idx_V_flag_0_loc_load, void %.loopexit.loopexit.new, void %mergeST"   --->   Operation 185 'br' 'br_ln0' <Predicate = (load_read)> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln885 = store i21 %x_idx_V_new_0_loc_load, i21 %x_idx_V"   --->   Operation 186 'store' 'store_ln885' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.loopexit.new"   --->   Operation 187 'br' 'br_ln0' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln44 = br void %.loopexit" [../src/tomatrix.cpp:44]   --->   Operation 188 'br' 'br_ln44' <Predicate = (load_read)> <Delay = 0.00>
ST_37 : Operation 189 [2/2] (0.00ns)   --->   "%call_ln0 = call void @img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, i24 %y, i12 %tmpy_V"   --->   Operation 189 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 5> <Delay = 0.00>
ST_38 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln0 = call void @img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, i24 %y, i12 %tmpy_V"   --->   Operation 190 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [../src/interleave_manual_seq.cpp:43]   --->   Operation 191 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_sel_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_idx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_x0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x5_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x6_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x7_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x8_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x9_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x10_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x11_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x12_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x13_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x14_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x15_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_idx_V_new_0_loc                                                                      (alloca           ) [ 001111111111111111111111111111111111110]
x_idx_V_flag_0_loc                                                                     (alloca           ) [ 001111111111111111111111111111111111110]
tmpy_V                                                                                 (alloca           ) [ 001111111111111111111111111111111111111]
tmpx_V                                                                                 (alloca           ) [ 001000000000000000000000000000000001100]
load_read                                                                              (read             ) [ 001111111111111111111111111111111111110]
spectopmodule_ln0                                                                      (spectopmodule    ) [ 000000000000000000000000000000000000000]
specinterface_ln0                                                                      (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln0                                                                      (specinterface    ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0                                                                        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specinterface_ln0                                                                      (specinterface    ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0                                                                        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0                                                                        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specinterface_ln0                                                                      (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln0                                                                      (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln0                                                                      (specinterface    ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000000000000000000000000000000000000000]
call_ln0                                                                               (call             ) [ 000000000000000000000000000000000000000]
guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load (load             ) [ 001000000000000000000000000000000000000]
br_ln20                                                                                (br               ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
store_ln0                                                                              (store            ) [ 000000000000000000000000000000000000000]
br_ln0                                                                                 (br               ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln20                                                                       (specmemcore      ) [ 000000000000000000000000000000000000000]
br_ln24                                                                                (br               ) [ 000000000000000000000000000000000000000]
i                                                                                      (alloca           ) [ 001111111111111111111111111111111110000]
store_ln33                                                                             (store            ) [ 000000000000000000000000000000000000000]
br_ln33                                                                                (br               ) [ 000000000000000000000000000000000000000]
i_1                                                                                    (load             ) [ 000011111111111111111111111111111110000]
zext_ln33                                                                              (zext             ) [ 000011111111111111111111111111111110000]
icmp_ln33                                                                              (icmp             ) [ 000111111111111111111111111111111110000]
empty                                                                                  (speclooptripcount) [ 000000000000000000000000000000000000000]
i_3                                                                                    (add              ) [ 000000000000000000000000000000000000000]
br_ln33                                                                                (br               ) [ 000000000000000000000000000000000000000]
store_ln36                                                                             (store            ) [ 000000000000000000000000000000000000000]
br_ln0                                                                                 (br               ) [ 000000000000000000000000000000000000000]
lhs                                                                                    (call             ) [ 000001100000000000000000000000000000000]
rhs                                                                                    (call             ) [ 000000000000000000000000000000000000000]
sext_ln232                                                                             (sext             ) [ 000000000000000000000000000000000000000]
sext_ln232_1                                                                           (sext             ) [ 000000000000000000000000000000000000000]
ret_15                                                                                 (add              ) [ 000000011110000000000000000000000000000]
rhs_1                                                                                  (call             ) [ 000000000110000000000000000000000000000]
sext_ln232_2                                                                           (sext             ) [ 000000000000000000000000000000000000000]
sext_ln232_3                                                                           (sext             ) [ 000000000000000000000000000000000000000]
ret_16                                                                                 (add              ) [ 000000000000000000000000000000000000000]
rhs_2                                                                                  (call             ) [ 000000000000000000000000000000000000000]
sext_ln1540                                                                            (sext             ) [ 000000000000000000000000000000000000000]
ret_17                                                                                 (add              ) [ 000000000001111000000000000000000000000]
rhs_3                                                                                  (call             ) [ 000000000000011000000000000000000000000]
sext_ln1540_1                                                                          (sext             ) [ 000000000000000000000000000000000000000]
sext_ln1540_2                                                                          (sext             ) [ 000000000000000000000000000000000000000]
ret_18                                                                                 (add              ) [ 000000000000000000000000000000000000000]
rhs_4                                                                                  (call             ) [ 000000000000000000000000000000000000000]
sext_ln1540_3                                                                          (sext             ) [ 000000000000000000000000000000000000000]
ret_19                                                                                 (add              ) [ 000000000000000111100000000000000000000]
rhs_5                                                                                  (call             ) [ 000000000000000001100000000000000000000]
sext_ln1540_4                                                                          (sext             ) [ 000000000000000000000000000000000000000]
ret_20                                                                                 (add              ) [ 000000000000000000000000000000000000000]
rhs_6                                                                                  (call             ) [ 000000000000000000000000000000000000000]
sext_ln1540_5                                                                          (sext             ) [ 000000000000000000000000000000000000000]
ret_21                                                                                 (add              ) [ 000000000000000000011110000000000000000]
rhs_7                                                                                  (call             ) [ 000000000000000000000110000000000000000]
sext_ln1540_6                                                                          (sext             ) [ 000000000000000000000000000000000000000]
sext_ln1540_7                                                                          (sext             ) [ 000000000000000000000000000000000000000]
ret_22                                                                                 (add              ) [ 000000000000000000000000000000000000000]
rhs_8                                                                                  (call             ) [ 000000000000000000000000000000000000000]
sext_ln1540_8                                                                          (sext             ) [ 000000000000000000000000000000000000000]
ret_23                                                                                 (add              ) [ 000000000000000000000001111000000000000]
rhs_9                                                                                  (call             ) [ 000000000000000000000000011000000000000]
sext_ln1540_9                                                                          (sext             ) [ 000000000000000000000000000000000000000]
ret_24                                                                                 (add              ) [ 000000000000000000000000000000000000000]
rhs_10                                                                                 (call             ) [ 000000000000000000000000000000000000000]
sext_ln1540_10                                                                         (sext             ) [ 000000000000000000000000000000000000000]
ret_25                                                                                 (add              ) [ 000000000000000000000000000111100000000]
rhs_11                                                                                 (call             ) [ 000000000000000000000000000001100000000]
sext_ln1540_11                                                                         (sext             ) [ 000000000000000000000000000000000000000]
ret_26                                                                                 (add              ) [ 000000000000000000000000000000000000000]
rhs_12                                                                                 (call             ) [ 000000000000000000000000000000000000000]
sext_ln1540_12                                                                         (sext             ) [ 000000000000000000000000000000000000000]
ret_27                                                                                 (add              ) [ 000000000000000000000000000000011110000]
rhs_13                                                                                 (call             ) [ 000000000000000000000000000000000110000]
specloopname_ln321                                                                     (specloopname     ) [ 000000000000000000000000000000000000000]
sext_ln1540_13                                                                         (sext             ) [ 000000000000000000000000000000000000000]
ret_28                                                                                 (add              ) [ 000000000000000000000000000000000000000]
rhs_14                                                                                 (call             ) [ 000000000000000000000000000000000000000]
sext_ln1540_14                                                                         (sext             ) [ 000000000000000000000000000000000000000]
ret                                                                                    (add              ) [ 000000000000000000000000000000000000000]
tmpy_V_addr                                                                            (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln36                                                                             (store            ) [ 000000000000000000000000000000000000000]
br_ln0                                                                                 (br               ) [ 000000000000000000000000000000000000000]
x_sel_V_load                                                                           (load             ) [ 000000000000000000000000000000000000100]
x_idx_V_load                                                                           (load             ) [ 000000000000000000000000000000000000100]
store_ln885                                                                            (store            ) [ 000000000000000000000000000000000000000]
call_ln587                                                                             (call             ) [ 000000000000000000000000000000000000000]
x_idx_V_flag_0_loc_load                                                                (load             ) [ 000000000000000000000000000000000000010]
x_idx_V_new_0_loc_load                                                                 (load             ) [ 000000000000000000000000000000000000000]
br_ln0                                                                                 (br               ) [ 000000000000000000000000000000000000000]
store_ln885                                                                            (store            ) [ 000000000000000000000000000000000000000]
br_ln0                                                                                 (br               ) [ 000000000000000000000000000000000000000]
br_ln44                                                                                (br               ) [ 000000000000000000000000000000000000000]
call_ln0                                                                               (call             ) [ 000000000000000000000000000000000000000]
ret_ln43                                                                               (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_sel_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_idx_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_x1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_x2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_x3_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x3_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_x4_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x4_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_x5_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x5_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_x6_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x6_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_x7_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x7_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_x8_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x8_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_x9_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x9_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_x10_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x10_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_x11_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x11_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x_x12_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x12_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="x_x13_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x13_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="x_x14_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x14_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="x_x15_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x15_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_seq"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_interleave_manual_seq_Pipeline_LOAD"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="x_idx_V_new_0_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_new_0_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_idx_V_flag_0_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_flag_0_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmpy_V_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpy_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmpx_V_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpx_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="load_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_read/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmpy_V_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="17" slack="31"/>
<pin id="172" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpy_V_addr/34 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln36_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="0"/>
<pin id="176" dir="0" index="1" bw="12" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/34 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_read_seq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="17" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="0" index="3" bw="8" slack="0"/>
<pin id="193" dir="0" index="4" bw="8" slack="0"/>
<pin id="194" dir="0" index="5" bw="8" slack="0"/>
<pin id="195" dir="0" index="6" bw="8" slack="0"/>
<pin id="196" dir="0" index="7" bw="8" slack="0"/>
<pin id="197" dir="0" index="8" bw="8" slack="0"/>
<pin id="198" dir="0" index="9" bw="8" slack="0"/>
<pin id="199" dir="0" index="10" bw="8" slack="0"/>
<pin id="200" dir="0" index="11" bw="8" slack="0"/>
<pin id="201" dir="0" index="12" bw="8" slack="0"/>
<pin id="202" dir="0" index="13" bw="8" slack="0"/>
<pin id="203" dir="0" index="14" bw="8" slack="0"/>
<pin id="204" dir="0" index="15" bw="8" slack="0"/>
<pin id="205" dir="0" index="16" bw="8" slack="0"/>
<pin id="206" dir="0" index="17" bw="8" slack="0"/>
<pin id="207" dir="0" index="18" bw="8" slack="0"/>
<pin id="208" dir="1" index="19" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lhs/3 rhs/5 rhs_1/7 rhs_2/9 rhs_3/11 rhs_4/13 rhs_5/15 rhs_6/17 rhs_7/19 rhs_8/21 rhs_9/23 rhs_10/25 rhs_11/27 rhs_12/29 rhs_13/31 rhs_14/33 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="21" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="4" bw="1" slack="2"/>
<pin id="248" dir="0" index="5" bw="21" slack="2"/>
<pin id="249" dir="0" index="6" bw="8" slack="0"/>
<pin id="250" dir="0" index="7" bw="8" slack="0"/>
<pin id="251" dir="0" index="8" bw="8" slack="0"/>
<pin id="252" dir="0" index="9" bw="8" slack="0"/>
<pin id="253" dir="0" index="10" bw="8" slack="0"/>
<pin id="254" dir="0" index="11" bw="8" slack="0"/>
<pin id="255" dir="0" index="12" bw="8" slack="0"/>
<pin id="256" dir="0" index="13" bw="8" slack="0"/>
<pin id="257" dir="0" index="14" bw="8" slack="0"/>
<pin id="258" dir="0" index="15" bw="8" slack="0"/>
<pin id="259" dir="0" index="16" bw="8" slack="0"/>
<pin id="260" dir="0" index="17" bw="8" slack="0"/>
<pin id="261" dir="0" index="18" bw="8" slack="0"/>
<pin id="262" dir="0" index="19" bw="8" slack="0"/>
<pin id="263" dir="0" index="20" bw="8" slack="0"/>
<pin id="264" dir="0" index="21" bw="8" slack="0"/>
<pin id="265" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln587/35 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="24" slack="0"/>
<pin id="286" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/37 "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="2"/>
<pin id="292" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lhs rhs_1 rhs_3 rhs_5 rhs_7 rhs_9 rhs_11 rhs_13 "/>
</bind>
</comp>

<comp id="294" class="1004" name="guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln0_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln33_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="17" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_1_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="1"/>
<pin id="311" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln33_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="17" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="31"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln33_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="17" slack="0"/>
<pin id="319" dir="0" index="1" bw="17" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="17" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln36_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="17" slack="0"/>
<pin id="331" dir="0" index="1" bw="17" slack="1"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln232_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="2"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln232_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_1/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="ret_15_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_15/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln232_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="4"/>
<pin id="350" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_2/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln232_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="2"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_3/10 "/>
</bind>
</comp>

<comp id="355" class="1004" name="ret_16_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_16/10 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln1540_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="ret_17_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_17/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln1540_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="4"/>
<pin id="373" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_1/14 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln1540_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="2"/>
<pin id="376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_2/14 "/>
</bind>
</comp>

<comp id="378" class="1004" name="ret_18_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_18/14 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln1540_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_3/14 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ret_19_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_19/14 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln1540_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2"/>
<pin id="396" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_4/18 "/>
</bind>
</comp>

<comp id="398" class="1004" name="ret_20_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="4"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_20/18 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln1540_5_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_5/18 "/>
</bind>
</comp>

<comp id="407" class="1004" name="ret_21_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_21/18 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln1540_6_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="4"/>
<pin id="415" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_6/22 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln1540_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="2"/>
<pin id="418" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_7/22 "/>
</bind>
</comp>

<comp id="420" class="1004" name="ret_22_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_22/22 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln1540_8_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_8/22 "/>
</bind>
</comp>

<comp id="430" class="1004" name="ret_23_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_23/22 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln1540_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="2"/>
<pin id="438" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_9/26 "/>
</bind>
</comp>

<comp id="440" class="1004" name="ret_24_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="4"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_24/26 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln1540_10_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_10/26 "/>
</bind>
</comp>

<comp id="449" class="1004" name="ret_25_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_25/26 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln1540_11_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="2"/>
<pin id="457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_11/30 "/>
</bind>
</comp>

<comp id="459" class="1004" name="ret_26_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="4"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_26/30 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln1540_12_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_12/30 "/>
</bind>
</comp>

<comp id="468" class="1004" name="ret_27_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_27/30 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln1540_13_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="2"/>
<pin id="476" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_13/34 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ret_28_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="4"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_28/34 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln1540_14_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_14/34 "/>
</bind>
</comp>

<comp id="487" class="1004" name="ret_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/34 "/>
</bind>
</comp>

<comp id="494" class="1004" name="x_sel_V_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_sel_V_load/35 "/>
</bind>
</comp>

<comp id="499" class="1004" name="x_idx_V_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="21" slack="0"/>
<pin id="501" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_load/35 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln885_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/35 "/>
</bind>
</comp>

<comp id="510" class="1004" name="x_idx_V_flag_0_loc_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="4"/>
<pin id="512" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_flag_0_loc_load/37 "/>
</bind>
</comp>

<comp id="513" class="1004" name="x_idx_V_new_0_loc_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="21" slack="4"/>
<pin id="515" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_new_0_loc_load/37 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln885_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="21" slack="0"/>
<pin id="518" dir="0" index="1" bw="21" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/37 "/>
</bind>
</comp>

<comp id="522" class="1005" name="x_idx_V_new_0_loc_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="21" slack="2"/>
<pin id="524" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="x_idx_V_new_0_loc "/>
</bind>
</comp>

<comp id="528" class="1005" name="x_idx_V_flag_0_loc_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="2"/>
<pin id="530" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="x_idx_V_flag_0_loc "/>
</bind>
</comp>

<comp id="534" class="1005" name="load_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="3"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="load_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="i_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="17" slack="0"/>
<pin id="543" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="548" class="1005" name="i_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="17" slack="1"/>
<pin id="550" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="zext_ln33_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="31"/>
<pin id="555" dir="1" index="1" bw="64" slack="31"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="561" class="1005" name="ret_15_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="9" slack="4"/>
<pin id="563" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="ret_15 "/>
</bind>
</comp>

<comp id="566" class="1005" name="ret_17_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="4"/>
<pin id="568" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="ret_17 "/>
</bind>
</comp>

<comp id="571" class="1005" name="ret_19_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="4"/>
<pin id="573" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="ret_19 "/>
</bind>
</comp>

<comp id="576" class="1005" name="ret_21_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="4"/>
<pin id="578" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="ret_21 "/>
</bind>
</comp>

<comp id="581" class="1005" name="ret_23_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="12" slack="4"/>
<pin id="583" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="ret_23 "/>
</bind>
</comp>

<comp id="586" class="1005" name="ret_25_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="12" slack="4"/>
<pin id="588" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="ret_25 "/>
</bind>
</comp>

<comp id="591" class="1005" name="ret_27_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="4"/>
<pin id="593" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="ret_27 "/>
</bind>
</comp>

<comp id="596" class="1005" name="x_sel_V_load_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_sel_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="86" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="136" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="154" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="209"><net_src comp="98" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="210"><net_src comp="100" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="188" pin=5"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="188" pin=6"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="188" pin=7"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="188" pin=8"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="188" pin=9"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="188" pin=10"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="188" pin=11"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="188" pin=12"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="188" pin=13"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="188" pin=14"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="188" pin=15"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="188" pin=16"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="188" pin=17"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="188" pin=18"/></net>

<net id="227"><net_src comp="102" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="228"><net_src comp="104" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="229"><net_src comp="106" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="230"><net_src comp="108" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="231"><net_src comp="110" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="232"><net_src comp="112" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="233"><net_src comp="114" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="234"><net_src comp="116" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="235"><net_src comp="118" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="236"><net_src comp="120" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="237"><net_src comp="122" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="238"><net_src comp="124" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="239"><net_src comp="126" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="240"><net_src comp="128" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="241"><net_src comp="130" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="266"><net_src comp="138" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="242" pin=6"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="242" pin=7"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="242" pin=8"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="242" pin=9"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="242" pin=10"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="242" pin=11"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="242" pin=12"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="242" pin=13"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="242" pin=14"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="242" pin=15"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="242" pin=16"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="242" pin=17"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="242" pin=18"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="242" pin=19"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="242" pin=20"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="242" pin=21"/></net>

<net id="288"><net_src comp="140" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="188" pin="19"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="6" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="84" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="6" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="88" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="309" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="90" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="309" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="96" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="290" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="188" pin="19"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="334" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="290" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="348" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="188" pin="19"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="355" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="290" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="371" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="188" pin="19"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="378" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="290" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="188" pin="19"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="290" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="413" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="188" pin="19"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="420" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="290" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="188" pin="19"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="440" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="290" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="188" pin="19"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="290" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="188" pin="19"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="478" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="487" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="497"><net_src comp="8" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="502"><net_src comp="10" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="508"><net_src comp="494" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="8" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="10" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="142" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="531"><net_src comp="146" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="537"><net_src comp="162" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="158" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="551"><net_src comp="309" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="556"><net_src comp="313" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="564"><net_src comp="342" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="569"><net_src comp="365" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="574"><net_src comp="388" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="579"><net_src comp="407" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="584"><net_src comp="430" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="589"><net_src comp="449" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="594"><net_src comp="468" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="599"><net_src comp="494" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="242" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {37 38 }
	Port: guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x | {2 }
	Port: x_sel_V | {35 }
	Port: x_idx_V | {37 }
	Port: x_x0_V | {35 36 }
	Port: x_x1_V | {35 36 }
	Port: x_x2_V | {35 36 }
	Port: x_x3_V | {35 36 }
	Port: x_x4_V | {35 36 }
	Port: x_x5_V | {35 36 }
	Port: x_x6_V | {35 36 }
	Port: x_x7_V | {35 36 }
	Port: x_x8_V | {35 36 }
	Port: x_x9_V | {35 36 }
	Port: x_x10_V | {35 36 }
	Port: x_x11_V | {35 36 }
	Port: x_x12_V | {35 36 }
	Port: x_x13_V | {35 36 }
	Port: x_x14_V | {35 36 }
	Port: x_x15_V | {35 36 }
 - Input state : 
	Port: img_interleave_manual_seq : x_in | {1 2 }
	Port: img_interleave_manual_seq : load | {2 }
	Port: img_interleave_manual_seq : guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x | {2 }
	Port: img_interleave_manual_seq : x_sel_V | {35 }
	Port: img_interleave_manual_seq : x_idx_V | {35 }
	Port: img_interleave_manual_seq : x_x0_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x1_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x2_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x3_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x4_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x5_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x6_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x7_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x8_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x9_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x10_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x11_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x12_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x13_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x14_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: img_interleave_manual_seq : x_x15_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
		br_ln20 : 1
		store_ln33 : 1
	State 3
		zext_ln33 : 1
		icmp_ln33 : 1
		i_3 : 1
		br_ln33 : 2
		lhs : 1
		store_ln36 : 2
	State 4
	State 5
	State 6
		sext_ln232_1 : 1
		ret_15 : 2
	State 7
	State 8
	State 9
	State 10
		ret_16 : 1
		sext_ln1540 : 1
		ret_17 : 2
	State 11
	State 12
	State 13
	State 14
		ret_18 : 1
		sext_ln1540_3 : 1
		ret_19 : 2
	State 15
	State 16
	State 17
	State 18
		ret_20 : 1
		sext_ln1540_5 : 1
		ret_21 : 2
	State 19
	State 20
	State 21
	State 22
		ret_22 : 1
		sext_ln1540_8 : 1
		ret_23 : 2
	State 23
	State 24
	State 25
	State 26
		ret_24 : 1
		sext_ln1540_10 : 1
		ret_25 : 2
	State 27
	State 28
	State 29
	State 30
		ret_26 : 1
		sext_ln1540_12 : 1
		ret_27 : 2
	State 31
	State 32
	State 33
	State 34
		ret_28 : 1
		sext_ln1540_14 : 1
		ret : 2
		store_ln36 : 3
	State 35
		call_ln587 : 1
		store_ln885 : 1
	State 36
	State 37
		br_ln0 : 1
		store_ln885 : 1
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                        Functional Unit                                        |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|
|          | grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_180 |   0.46  |   149   |   478   |
|   call   |                                      grp_read_seq_fu_188                                      |   7.36  |   284   |   144   |
|          |                       grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242                      |   0.46  |   115   |   151   |
|          | grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_283 |   0.46  |   127   |   406   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                           i_3_fu_323                                          |    0    |    0    |    24   |
|          |                                         ret_15_fu_342                                         |    0    |    0    |    15   |
|          |                                         ret_16_fu_355                                         |    0    |    0    |    17   |
|          |                                         ret_17_fu_365                                         |    0    |    0    |    17   |
|          |                                         ret_18_fu_378                                         |    0    |    0    |    17   |
|          |                                         ret_19_fu_388                                         |    0    |    0    |    17   |
|          |                                         ret_20_fu_398                                         |    0    |    0    |    17   |
|    add   |                                         ret_21_fu_407                                         |    0    |    0    |    17   |
|          |                                         ret_22_fu_420                                         |    0    |    0    |    17   |
|          |                                         ret_23_fu_430                                         |    0    |    0    |    17   |
|          |                                         ret_24_fu_440                                         |    0    |    0    |    17   |
|          |                                         ret_25_fu_449                                         |    0    |    0    |    17   |
|          |                                         ret_26_fu_459                                         |    0    |    0    |    17   |
|          |                                         ret_27_fu_468                                         |    0    |    0    |    17   |
|          |                                         ret_28_fu_478                                         |    0    |    0    |    17   |
|          |                                           ret_fu_487                                          |    0    |    0    |    17   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                        icmp_ln33_fu_317                                       |    0    |    0    |    13   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                                     load_read_read_fu_162                                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                        zext_ln33_fu_313                                       |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                       sext_ln232_fu_334                                       |    0    |    0    |    0    |
|          |                                      sext_ln232_1_fu_338                                      |    0    |    0    |    0    |
|          |                                      sext_ln232_2_fu_348                                      |    0    |    0    |    0    |
|          |                                      sext_ln232_3_fu_351                                      |    0    |    0    |    0    |
|          |                                       sext_ln1540_fu_361                                      |    0    |    0    |    0    |
|          |                                      sext_ln1540_1_fu_371                                     |    0    |    0    |    0    |
|          |                                      sext_ln1540_2_fu_374                                     |    0    |    0    |    0    |
|          |                                      sext_ln1540_3_fu_384                                     |    0    |    0    |    0    |
|          |                                      sext_ln1540_4_fu_394                                     |    0    |    0    |    0    |
|   sext   |                                      sext_ln1540_5_fu_403                                     |    0    |    0    |    0    |
|          |                                      sext_ln1540_6_fu_413                                     |    0    |    0    |    0    |
|          |                                      sext_ln1540_7_fu_416                                     |    0    |    0    |    0    |
|          |                                      sext_ln1540_8_fu_426                                     |    0    |    0    |    0    |
|          |                                      sext_ln1540_9_fu_436                                     |    0    |    0    |    0    |
|          |                                     sext_ln1540_10_fu_445                                     |    0    |    0    |    0    |
|          |                                     sext_ln1540_11_fu_455                                     |    0    |    0    |    0    |
|          |                                     sext_ln1540_12_fu_464                                     |    0    |    0    |    0    |
|          |                                     sext_ln1540_13_fu_474                                     |    0    |    0    |    0    |
|          |                                     sext_ln1540_14_fu_483                                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                               |   8.74  |   675   |   1469  |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| tmpx_V|   600  |    0   |    0   |    -   |
| tmpy_V|   53   |    0   |    0   |    0   |
| x_x0_V|   38   |    0   |    0   |    -   |
|x_x10_V|   38   |    0   |    0   |    -   |
|x_x11_V|   38   |    0   |    0   |    -   |
|x_x12_V|   38   |    0   |    0   |    -   |
|x_x13_V|   38   |    0   |    0   |    -   |
|x_x14_V|   38   |    0   |    0   |    -   |
|x_x15_V|   38   |    0   |    0   |    -   |
| x_x1_V|   38   |    0   |    0   |    -   |
| x_x2_V|   38   |    0   |    0   |    -   |
| x_x3_V|   38   |    0   |    0   |    -   |
| x_x4_V|   38   |    0   |    0   |    -   |
| x_x5_V|   38   |    0   |    0   |    -   |
| x_x6_V|   38   |    0   |    0   |    -   |
| x_x7_V|   38   |    0   |    0   |    -   |
| x_x8_V|   38   |    0   |    0   |    -   |
| x_x9_V|   38   |    0   |    0   |    -   |
+-------+--------+--------+--------+--------+
| Total |  1261  |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_1_reg_548       |   17   |
|         i_reg_541        |   17   |
|     load_read_reg_534    |    1   |
|          reg_290         |    8   |
|      ret_15_reg_561      |    9   |
|      ret_17_reg_566      |   10   |
|      ret_19_reg_571      |   11   |
|      ret_21_reg_576      |   11   |
|      ret_23_reg_581      |   12   |
|      ret_25_reg_586      |   12   |
|      ret_27_reg_591      |   12   |
|x_idx_V_flag_0_loc_reg_528|    1   |
| x_idx_V_new_0_loc_reg_522|   21   |
|   x_sel_V_load_reg_596   |    4   |
|     zext_ln33_reg_553    |   64   |
+--------------------------+--------+
|           Total          |   210  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_read_seq_fu_188                |  p1  |   2  |  17  |   34   ||    9    |
|                 grp_read_seq_fu_188                |  p2  |  16  |   4  |   64   ||    31   |
| grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242 |  p2  |   2  |   4  |    8   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   106  ||   1.48  ||    49   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   675  |  1469  |    -   |
|   Memory  |  1261  |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   49   |    -   |
|  Register |    -   |    -   |   210  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1261  |   10   |   885  |  1518  |    0   |
+-----------+--------+--------+--------+--------+--------+
