#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jun  8 13:48:52 2022
# Process ID: 11059
# Current directory: /es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.runs/impl_1/system_wrapper.vdi
# Journal file: /es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0.xdc] for cell 'system_i/axi_cdma_0/U0'
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0.xdc] for cell 'system_i/axi_cdma_0/U0'
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 38 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1419.293 ; gain = 446.133 ; free physical = 7130 ; free virtual = 20640
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1483.324 ; gain = 64.031 ; free physical = 7102 ; free virtual = 20614
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 17bae9217

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 115c6d86b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.816 ; gain = 0.000 ; free physical = 6719 ; free virtual = 20247

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 220 cells.
Phase 2 Constant Propagation | Checksum: 15355acbb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1898.816 ; gain = 0.000 ; free physical = 6716 ; free virtual = 20244

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 828 unconnected nets.
INFO: [Opt 31-11] Eliminated 238 unconnected cells.
Phase 3 Sweep | Checksum: 15259f7f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1898.816 ; gain = 0.000 ; free physical = 6716 ; free virtual = 20244

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1898.816 ; gain = 0.000 ; free physical = 6716 ; free virtual = 20244
Ending Logic Optimization Task | Checksum: 15259f7f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1898.816 ; gain = 0.000 ; free physical = 6716 ; free virtual = 20244

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15259f7f1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1898.816 ; gain = 0.000 ; free physical = 6716 ; free virtual = 20244
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.816 ; gain = 479.523 ; free physical = 6716 ; free virtual = 20244
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1930.832 ; gain = 0.000 ; free physical = 6708 ; free virtual = 20241
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1962.848 ; gain = 0.000 ; free physical = 6705 ; free virtual = 20234
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1962.848 ; gain = 0.000 ; free physical = 6705 ; free virtual = 20234

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 2d578bed

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1962.848 ; gain = 0.000 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 2d578bed

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1962.848 ; gain = 0.000 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.10 DisallowedInsts
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.11 CascadeElementConstraintsChecker
Phase 1.1.1.10 DisallowedInsts | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.12 Laguna PBlock Checker
Phase 1.1.1.11 CascadeElementConstraintsChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.13 HdioRelatedChecker
Phase 1.1.1.12 Laguna PBlock Checker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.13 HdioRelatedChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 2d578bed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6705 ; free virtual = 20234
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 2d578bed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6694 ; free virtual = 20216
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 2d578bed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6693 ; free virtual = 20216

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 2d578bed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6693 ; free virtual = 20216

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: f1f7cb4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6693 ; free virtual = 20216
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: f1f7cb4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6693 ; free virtual = 20216
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1785f4f31

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6693 ; free virtual = 20216

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 27b221913

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6685 ; free virtual = 20208

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 27b221913

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.855 ; gain = 16.008 ; free physical = 6665 ; free virtual = 20188
Phase 1.2.1 Place Init Design | Checksum: 21ce4ea43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1993.875 ; gain = 31.027 ; free physical = 6625 ; free virtual = 20147
Phase 1.2 Build Placer Netlist Model | Checksum: 21ce4ea43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1993.875 ; gain = 31.027 ; free physical = 6625 ; free virtual = 20147

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 21ce4ea43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1993.875 ; gain = 31.027 ; free physical = 6625 ; free virtual = 20147
Phase 1 Placer Initialization | Checksum: 21ce4ea43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1993.875 ; gain = 31.027 ; free physical = 6625 ; free virtual = 20147

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c72a0c35

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6613 ; free virtual = 20135

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c72a0c35

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6613 ; free virtual = 20135

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14ac86096

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6613 ; free virtual = 20136

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 186310365

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6613 ; free virtual = 20136

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 186310365

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6613 ; free virtual = 20136

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1406f9f96

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6613 ; free virtual = 20136

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1406f9f96

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6613 ; free virtual = 20136

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15feb7664

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6620 ; free virtual = 20129

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1ea34acbd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6620 ; free virtual = 20129

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1ea34acbd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6620 ; free virtual = 20129

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1ea34acbd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6619 ; free virtual = 20129
Phase 3 Detail Placement | Checksum: 1ea34acbd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6619 ; free virtual = 20129

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 180a28983

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.461. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 17578d6b5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115
Phase 4.1 Post Commit Optimization | Checksum: 17578d6b5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 17578d6b5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 17578d6b5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 17578d6b5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 17578d6b5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 172197d38

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 172197d38

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115
Ending Placer Task | Checksum: 141593f50

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2072.902 ; gain = 110.055 ; free physical = 6606 ; free virtual = 20115
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2072.902 ; gain = 0.000 ; free physical = 6566 ; free virtual = 20113
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2072.902 ; gain = 0.000 ; free physical = 6595 ; free virtual = 20113
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2072.902 ; gain = 0.000 ; free physical = 6593 ; free virtual = 20111
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2072.902 ; gain = 0.000 ; free physical = 6594 ; free virtual = 20111
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2072.902 ; gain = 0.000 ; free physical = 6593 ; free virtual = 20111
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b7010476 ConstDB: 0 ShapeSum: 8a583ada RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9ce4006c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.547 ; gain = 83.645 ; free physical = 6461 ; free virtual = 20015

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9ce4006c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.547 ; gain = 83.645 ; free physical = 6457 ; free virtual = 20010

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9ce4006c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.547 ; gain = 83.645 ; free physical = 6428 ; free virtual = 19981

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9ce4006c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.547 ; gain = 83.645 ; free physical = 6428 ; free virtual = 19981
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18c2dd8ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6392 ; free virtual = 19945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.759  | TNS=0.000  | WHS=-0.241 | THS=-284.261|

Phase 2 Router Initialization | Checksum: 11f0cf244

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6390 ; free virtual = 19944

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2b86e3e80

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6361 ; free virtual = 19914

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1686
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f36016fa

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6360 ; free virtual = 19914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.623  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24671f768

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6360 ; free virtual = 19914

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 208c7aa87

Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6360 ; free virtual = 19914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.623  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20f54b19a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6360 ; free virtual = 19914
Phase 4 Rip-up And Reroute | Checksum: 20f54b19a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6360 ; free virtual = 19914

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2829d3454

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6354 ; free virtual = 19909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.623  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2829d3454

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6354 ; free virtual = 19909

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2829d3454

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6353 ; free virtual = 19908
Phase 5 Delay and Skew Optimization | Checksum: 2829d3454

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6353 ; free virtual = 19908

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 263e0bacf

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6353 ; free virtual = 19908
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.623  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28d73c15e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6352 ; free virtual = 19907
Phase 6 Post Hold Fix | Checksum: 28d73c15e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6352 ; free virtual = 19907

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.8849 %
  Global Horizontal Routing Utilization  = 4.70757 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e4a77664

Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6353 ; free virtual = 19908

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e4a77664

Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6353 ; free virtual = 19908

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13ffde7e6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6353 ; free virtual = 19908

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.623  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13ffde7e6

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6353 ; free virtual = 19908
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.590 ; gain = 107.688 ; free physical = 6353 ; free virtual = 19908

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 2180.742 ; gain = 107.840 ; free physical = 6353 ; free virtual = 19908
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2212.590 ; gain = 0.000 ; free physical = 6321 ; free virtual = 19908
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2212.590 ; gain = 31.848 ; free physical = 6356 ; free virtual = 19907
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /es_home/aali/VivadoProjects/project1/edt_zc702/edt_zc702.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2578.605 ; gain = 245.926 ; free physical = 6012 ; free virtual = 19546
INFO: [Common 17-206] Exiting Vivado at Wed Jun  8 13:51:03 2022...
