
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_td_fused_axi_out'.
Generating RTLIL representation for module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Generating RTLIL representation for module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0
root of   1 design levels: td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1
root of   2 design levels: td_fused_top_td_fused_axi_out
Automatically selected td_fused_top_td_fused_axi_out as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_td_fused_axi_out
Used module:     \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1
Used module:         \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 10
Parameter \din1_WIDTH = 9
Parameter \din2_WIDTH = 8
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 10
Parameter \din1_WIDTH = 9
Parameter \din2_WIDTH = 8
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_td_fused_axi_out
Used module:     $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1
Used module:         \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_td_fused_axi_out
Used module:     $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1
Used module:         \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0
Removing unused module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:474$353 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:466$321 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:458$289 in module td_fused_top_td_fused_axi_out.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:444$260 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:436$244 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:428$220 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:420$218 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:412$210 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:404$202 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:396$194 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:388$186 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:380$178 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:372$172 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:364$168 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:356$166 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:348$164 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:284$98 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:276$84 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:268$70 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:260$56 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:252$42 in module td_fused_top_td_fused_axi_out.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:240$25 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:230$20 in module td_fused_top_td_fused_axi_out.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:218$7 in module td_fused_top_td_fused_axi_out.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:206$3 in module td_fused_top_td_fused_axi_out.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:198$1 in module td_fused_top_td_fused_axi_out.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 42 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:0$547'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 6'000001
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:773$550'.
     1/4: $0\p_reg[47:0]
     2/4: $0\b_reg[17:0]
     3/4: $0\a_reg[26:0]
     4/4: $0\m_reg[44:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:0$547'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:652$523'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:648$519'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:630$515'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:626$511'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:622$507'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:618$503'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:614$499'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:610$495'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:606$491'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:602$483'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:598$475'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:594$469'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:588$461'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:584$453'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:580$447'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:574$439'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:570$431'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:566$425'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:560$417'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:556$409'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:552$403'.
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:474$353'.
     1/8: $8\ap_NS_fsm[5:0]
     2/8: $7\ap_NS_fsm[5:0]
     3/8: $6\ap_NS_fsm[5:0]
     4/8: $5\ap_NS_fsm[5:0]
     5/8: $4\ap_NS_fsm[5:0]
     6/8: $3\ap_NS_fsm[5:0]
     7/8: $2\ap_NS_fsm[5:0]
     8/8: $1\ap_NS_fsm[5:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:466$321'.
     1/1: $1\stream_out_TVALID[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:458$289'.
     1/1: $1\stream_out_TDATA_blk_n[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:444$260'.
     1/4: $4\stream_out_TDATA[15:0]
     2/4: $3\stream_out_TDATA[15:0]
     3/4: $2\stream_out_TDATA[15:0]
     4/4: $1\stream_out_TDATA[15:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:436$244'.
     1/1: $1\grp_fu_386_ce[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:428$220'.
     1/1: $1\fmaps_ce0[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:420$218'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:412$210'.
     1/1: $1\ap_phi_mux_r_phi_fu_149_p4[3:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:404$202'.
     1/1: $1\ap_phi_mux_phi_ln25_phi_fu_182_p4[9:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:396$194'.
     1/1: $1\ap_phi_mux_indvar_flatten_phi_fu_160_p4[11:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:388$186'.
     1/1: $1\ap_phi_mux_indvar_flatten13_phi_fu_138_p4[15:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:380$178'.
     1/1: $1\ap_phi_mux_c_phi_fu_171_p4[3:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:372$172'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:364$168'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:356$166'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:348$164'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:340$158'.
     1/3: $0\tmp_2_reg_479[15:0]
     2/3: $0\tmp_1_reg_474[15:0]
     3/3: $0\tmp_s_reg_469[15:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:333$150'.
     1/2: $0\select_ln18_2_reg_449[11:0]
     2/2: $0\select_ln18_1_reg_434[3:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:327$142'.
     1/1: $0\select_ln17_1_reg_417[3:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:320$136'.
     1/2: $0\lshr_ln_reg_444[7:0]
     2/2: $0\select_ln18_reg_429[9:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:312$132'.
     1/3: $0\icmp_ln17_reg_400_pp0_iter2_reg[0:0]
     2/3: $0\icmp_ln17_reg_400_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln17_reg_400[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:306$124'.
     1/1: $0\add_ln19_reg_464[9:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:298$118'.
     1/3: $0\add_ln18_1_reg_424[11:0]
     2/3: $0\select_ln17_reg_411[3:0]
     3/3: $0\icmp_ln18_reg_404[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:292$112'.
     1/1: $0\add_ln17_1_reg_395[15:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:284$98'.
     1/1: $0\r_reg_145[3:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:276$84'.
     1/1: $0\phi_ln25_reg_178[9:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:268$70'.
     1/1: $0\indvar_flatten_reg_156[11:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:260$56'.
     1/1: $0\indvar_flatten13_reg_134[15:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:252$42'.
     1/1: $0\c_reg_167[3:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:240$25'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:230$20'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:218$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:206$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:198$1'.
     1/1: $0\ap_CS_fsm[5:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_state9_pp0_stage3_iter1' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:652$523'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_state9_io' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:648$519'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_state12_pp0_stage2_iter2' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:630$515'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_state12_io' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:626$511'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_state11_pp0_stage1_iter2' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:622$507'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_state11_io' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:618$503'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_state10_pp0_stage0_iter2' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:614$499'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_state10_io' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:610$495'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_state1' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:606$491'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage3_subdone' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:602$483'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage3_11001' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:598$475'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage3_01001' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:594$469'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage2_subdone' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:588$461'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage2_11001' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:584$453'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage2_01001' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:580$447'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage1_subdone' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:574$439'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage1_11001' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:570$431'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage1_01001' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:566$425'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage0_subdone' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:560$417'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage0_11001' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:556$409'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_block_pp0_stage0_01001' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:552$403'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_NS_fsm' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:474$353'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\stream_out_TVALID' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:466$321'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\stream_out_TDATA_blk_n' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:458$289'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\stream_out_TDATA' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:444$260'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\grp_fu_386_ce' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:436$244'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\fmaps_ce0' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:428$220'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_ready' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:420$218'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_phi_mux_r_phi_fu_149_p4' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:412$210'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_phi_mux_phi_ln25_phi_fu_182_p4' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:404$202'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_phi_mux_indvar_flatten_phi_fu_160_p4' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:396$194'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_phi_mux_indvar_flatten13_phi_fu_138_p4' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:388$186'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_phi_mux_c_phi_fu_171_p4' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:380$178'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_idle_pp0' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:372$172'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_idle' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:364$168'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_done' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:356$166'.
No latch inferred for signal `\td_fused_top_td_fused_axi_out.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:348$164'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.\m_reg' using process `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:773$550'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.\a_reg' using process `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:773$550'.
  created $dff cell `$procdff$797' with positive edge clock.
Creating register for signal `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.\b_reg' using process `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:773$550'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.\p_reg' using process `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:773$550'.
  created $dff cell `$procdff$799' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\tmp_s_reg_469' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:340$158'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\tmp_1_reg_474' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:340$158'.
  created $dff cell `$procdff$801' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\tmp_2_reg_479' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:340$158'.
  created $dff cell `$procdff$802' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\select_ln18_1_reg_434' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:333$150'.
  created $dff cell `$procdff$803' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\select_ln18_2_reg_449' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:333$150'.
  created $dff cell `$procdff$804' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\select_ln17_1_reg_417' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:327$142'.
  created $dff cell `$procdff$805' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\select_ln18_reg_429' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:320$136'.
  created $dff cell `$procdff$806' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\lshr_ln_reg_444' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:320$136'.
  created $dff cell `$procdff$807' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\icmp_ln17_reg_400' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:312$132'.
  created $dff cell `$procdff$808' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\icmp_ln17_reg_400_pp0_iter1_reg' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:312$132'.
  created $dff cell `$procdff$809' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\icmp_ln17_reg_400_pp0_iter2_reg' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:312$132'.
  created $dff cell `$procdff$810' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\add_ln19_reg_464' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:306$124'.
  created $dff cell `$procdff$811' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\icmp_ln18_reg_404' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:298$118'.
  created $dff cell `$procdff$812' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\select_ln17_reg_411' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:298$118'.
  created $dff cell `$procdff$813' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\add_ln18_1_reg_424' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:298$118'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\add_ln17_1_reg_395' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:292$112'.
  created $dff cell `$procdff$815' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\r_reg_145' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:284$98'.
  created $dff cell `$procdff$816' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\phi_ln25_reg_178' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:276$84'.
  created $dff cell `$procdff$817' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\indvar_flatten_reg_156' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:268$70'.
  created $dff cell `$procdff$818' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\indvar_flatten13_reg_134' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:260$56'.
  created $dff cell `$procdff$819' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\c_reg_167' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:252$42'.
  created $dff cell `$procdff$820' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:240$25'.
  created $dff cell `$procdff$821' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:230$20'.
  created $dff cell `$procdff$822' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:218$7'.
  created $dff cell `$procdff$823' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\ap_done_reg' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:206$3'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_axi_out.\ap_CS_fsm' using process `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:198$1'.
  created $dff cell `$procdff$825' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:773$550'.
Removing empty process `td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:773$550'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:0$547'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:652$523'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:648$519'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:630$515'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:626$511'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:622$507'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:618$503'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:614$499'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:610$495'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:606$491'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:602$483'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:598$475'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:594$469'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:588$461'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:584$453'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:580$447'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:574$439'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:570$431'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:566$425'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:560$417'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:556$409'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:552$403'.
Found and cleaned up 8 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:474$353'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:474$353'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:466$321'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:466$321'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:458$289'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:458$289'.
Found and cleaned up 4 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:444$260'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:444$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:436$244'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:436$244'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:428$220'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:428$220'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:420$218'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:420$218'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:412$210'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:412$210'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:404$202'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:404$202'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:396$194'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:396$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:388$186'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:388$186'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:380$178'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:380$178'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:372$172'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:372$172'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:364$168'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:364$168'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:356$166'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:356$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:348$164'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:348$164'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:340$158'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:340$158'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:333$150'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:333$150'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:327$142'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:327$142'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:320$136'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:320$136'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:312$132'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:312$132'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:306$124'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:306$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:298$118'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:298$118'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:292$112'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:292$112'.
Found and cleaned up 2 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:284$98'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:284$98'.
Found and cleaned up 2 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:276$84'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:276$84'.
Found and cleaned up 2 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:268$70'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:268$70'.
Found and cleaned up 2 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:260$56'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:260$56'.
Found and cleaned up 2 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:252$42'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:252$42'.
Found and cleaned up 3 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:240$25'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:240$25'.
Found and cleaned up 2 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:230$20'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:230$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:218$7'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:218$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:206$3'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:206$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:198$1'.
Removing empty process `td_fused_top_td_fused_axi_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:198$1'.
Cleaned up 57 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Optimizing module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.
Optimizing module td_fused_top_td_fused_axi_out.
<suppressed ~292 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Optimizing module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.
Optimizing module td_fused_top_td_fused_axi_out.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0'.
Finding identical cells in module `$paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Finding identical cells in module `\td_fused_top_td_fused_axi_out'.
<suppressed ~651 debug messages>
Removed a total of 217 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_td_fused_axi_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$639.
    dead port 2/2 on $mux $procmux$639.
    dead port 1/2 on $mux $procmux$645.
    dead port 2/2 on $mux $procmux$583.
    dead port 1/2 on $mux $procmux$648.
    dead port 1/2 on $mux $procmux$651.
    dead port 1/2 on $mux $procmux$657.
    dead port 1/2 on $mux $procmux$660.
    dead port 1/2 on $mux $procmux$666.
    dead port 1/2 on $mux $procmux$593.
    dead port 2/2 on $mux $procmux$564.
    dead port 2/2 on $mux $procmux$625.
    dead port 1/2 on $mux $procmux$573.
    dead port 2/2 on $mux $procmux$604.
    dead port 2/2 on $mux $procmux$614.
    dead port 2/2 on $mux $procmux$575.
    dead port 2/2 on $mux $procmux$595.
Removed 17 multiplexer ports.
<suppressed ~48 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
  Optimizing cells in module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.
  Optimizing cells in module \td_fused_top_td_fused_axi_out.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0'.
Finding identical cells in module `$paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Finding identical cells in module `\td_fused_top_td_fused_axi_out'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$796 ($dff) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:770$548_Y, Q = \m_reg).
Adding EN signal on $procdff$797 ($dff) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0 (D = { 17'00000000000000000 \in0 }, Q = \a_reg).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Adding EN signal on $procdff$798 ($dff) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0 (D = { 9'000000000 \in1 }, Q = \b_reg).
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Adding EN signal on $procdff$799 ($dff) from module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:771$549_Y, Q = \p_reg).
Adding SRST signal on $procdff$825 ($dff) from module td_fused_top_td_fused_axi_out (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 6'000001).
Adding SRST signal on $procdff$824 ($dff) from module td_fused_top_td_fused_axi_out (D = $procmux$785_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$823 ($dff) from module td_fused_top_td_fused_axi_out (D = $procmux$777_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$840 ($sdff) from module td_fused_top_td_fused_axi_out (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$822 ($dff) from module td_fused_top_td_fused_axi_out (D = $procmux$772_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$844 ($sdff) from module td_fused_top_td_fused_axi_out (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$821 ($dff) from module td_fused_top_td_fused_axi_out (D = $procmux$767_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$846 ($sdff) from module td_fused_top_td_fused_axi_out (D = $procmux$767_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$818 ($dff) from module td_fused_top_td_fused_axi_out (D = $procmux$752_Y, Q = \indvar_flatten_reg_156).
Adding EN signal on $procdff$816 ($dff) from module td_fused_top_td_fused_axi_out (D = $procmux$742_Y, Q = \r_reg_145).
Adding EN signal on $procdff$815 ($dff) from module td_fused_top_td_fused_axi_out (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:524$396_Y, Q = \add_ln17_1_reg_395).
Adding EN signal on $procdff$814 ($dff) from module td_fused_top_td_fused_axi_out (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:528$398_Y, Q = \add_ln18_1_reg_424).
Adding EN signal on $procdff$813 ($dff) from module td_fused_top_td_fused_axi_out (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:676$538_Y, Q = \select_ln17_reg_411).
Adding SRST signal on $auto$ff.cc:262:slice$858 ($dffe) from module td_fused_top_td_fused_axi_out (D = \ap_phi_mux_c_phi_fu_171_p4, Q = \select_ln17_reg_411, rval = 4'0000).
Adding EN signal on $procdff$810 ($dff) from module td_fused_top_td_fused_axi_out (D = \icmp_ln17_reg_400_pp0_iter1_reg, Q = \icmp_ln17_reg_400_pp0_iter2_reg).
Adding EN signal on $procdff$809 ($dff) from module td_fused_top_td_fused_axi_out (D = \icmp_ln17_reg_400, Q = \icmp_ln17_reg_400_pp0_iter1_reg).
Adding EN signal on $procdff$806 ($dff) from module td_fused_top_td_fused_axi_out (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:682$544_Y, Q = \select_ln18_reg_429).
Adding SRST signal on $auto$ff.cc:262:slice$862 ($dffe) from module td_fused_top_td_fused_axi_out (D = \ap_phi_mux_phi_ln25_phi_fu_182_p4 [1:0], Q = \select_ln18_reg_429 [1:0], rval = 2'00).
Adding EN signal on $procdff$805 ($dff) from module td_fused_top_td_fused_axi_out (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:674$536_Y, Q = \select_ln17_1_reg_417).
Adding EN signal on $procdff$804 ($dff) from module td_fused_top_td_fused_axi_out (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:680$542_Y, Q = \select_ln18_2_reg_449).
Adding SRST signal on $auto$ff.cc:262:slice$866 ($dffe) from module td_fused_top_td_fused_axi_out (D = \add_ln18_1_reg_424, Q = \select_ln18_2_reg_449, rval = 12'000000000001).
Adding EN signal on $procdff$803 ($dff) from module td_fused_top_td_fused_axi_out (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:678$540_Y, Q = \select_ln18_1_reg_434).
Adding EN signal on $procdff$800 ($dff) from module td_fused_top_td_fused_axi_out (D = \fmaps_q0 [31:16], Q = \tmp_s_reg_469).
Adding EN signal on $procdff$812 ($dff) from module td_fused_top_td_fused_axi_out (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:668$531_Y, Q = \icmp_ln18_reg_404).
Adding EN signal on $procdff$808 ($dff) from module td_fused_top_td_fused_axi_out (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:666$529_Y, Q = \icmp_ln17_reg_400).
Adding EN signal on $procdff$811 ($dff) from module td_fused_top_td_fused_axi_out (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:532$400_Y, Q = \add_ln19_reg_464).
Adding EN signal on $procdff$807 ($dff) from module td_fused_top_td_fused_axi_out (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v:682$544_Y [9:2], Q = \lshr_ln_reg_444).
Adding EN signal on $procdff$802 ($dff) from module td_fused_top_td_fused_axi_out (D = \fmaps_q0 [63:48], Q = \tmp_2_reg_479).
Adding EN signal on $procdff$801 ($dff) from module td_fused_top_td_fused_axi_out (D = \fmaps_q0 [47:32], Q = \tmp_1_reg_474).
Adding EN signal on $procdff$817 ($dff) from module td_fused_top_td_fused_axi_out (D = $procmux$747_Y, Q = \phi_ln25_reg_178).
Adding EN signal on $procdff$819 ($dff) from module td_fused_top_td_fused_axi_out (D = $procmux$757_Y, Q = \indvar_flatten13_reg_134).
Adding EN signal on $procdff$820 ($dff) from module td_fused_top_td_fused_axi_out (D = $procmux$762_Y, Q = \c_reg_167).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0..
Finding unused cells or wires in module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1..
Finding unused cells or wires in module \td_fused_top_td_fused_axi_out..
Removed 44 unused cells and 652 unused wires.
<suppressed ~52 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.
Optimizing module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Optimizing module td_fused_top_td_fused_axi_out.
<suppressed ~8 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_td_fused_axi_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.
  Optimizing cells in module \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
  Optimizing cells in module \td_fused_top_td_fused_axi_out.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Finding identical cells in module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0'.
Finding identical cells in module `\td_fused_top_td_fused_axi_out'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$864 ($dffe) from module td_fused_top_td_fused_axi_out (D = \ap_phi_mux_phi_ln25_phi_fu_182_p4 [9:2], Q = \select_ln18_reg_429 [9:2], rval = 8'00000000).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1..
Finding unused cells or wires in module \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \td_fused_top_td_fused_axi_out..
Removed 1 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.
Optimizing module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Optimizing module td_fused_top_td_fused_axi_out.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_td_fused_axi_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.
  Optimizing cells in module \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
  Optimizing cells in module \td_fused_top_td_fused_axi_out.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Finding identical cells in module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0'.
Finding identical cells in module `\td_fused_top_td_fused_axi_out'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1..
Finding unused cells or wires in module \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \td_fused_top_td_fused_axi_out..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.
Optimizing module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.
Optimizing module td_fused_top_td_fused_axi_out.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1 ===

   Number of wires:                  7
   Number of wire bits:             46
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0 ===

   Number of wires:                 16
   Number of wire bits:            370
   Number of public wires:          16
   Number of public wire bits:     370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           48
     $dffe                         112
     $mul                           45

=== td_fused_top_td_fused_axi_out ===

   Number of wires:                235
   Number of wire bits:            929
   Number of public wires:         115
   Number of public wire bits:     650
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                185
     $add                           56
     $and                           68
     $dffe                         144
     $eq                            74
     $mux                          260
     $not                           17
     $or                            12
     $pmux                           6
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           7
     $sdffce                        26
     $sdffe                          3
     $sub                            9

=== design hierarchy ===

   td_fused_top_td_fused_axi_out      1
     $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1      0
       td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0      0

   Number of wires:                235
   Number of wire bits:            929
   Number of public wires:         115
   Number of public wire bits:     650
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                185
     $add                           56
     $and                           68
     $dffe                         144
     $eq                            74
     $mux                          260
     $not                           17
     $or                            12
     $pmux                           6
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           7
     $sdffce                        26
     $sdffe                          3
     $sub                            9

End of script. Logfile hash: 6bdbc2a468, CPU: user 0.22s system 0.00s, MEM: 17.15 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 5x opt_expr (0 sec), 23% 2x read_verilog (0 sec), ...
