Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Fri Feb  5 02:35:10 2021
| Host         : Wardo running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design       : bit_mapping
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

amplitude[0]
amplitude[10]
amplitude[11]
amplitude[12]
amplitude[13]
amplitude[14]
amplitude[15]
amplitude[1]
amplitude[2]
amplitude[3]
amplitude[4]
amplitude[5]
amplitude[6]
amplitude[7]
amplitude[8]
amplitude[9]
clk_enable
input_sequence_0
input_sequence_1
input_sequence_2
reset_x

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

inphase[0]
inphase[10]
inphase[11]
inphase[12]
inphase[13]
inphase[14]
inphase[15]
inphase[16]
inphase[17]
inphase[18]
inphase[19]
inphase[1]
inphase[20]
inphase[21]
inphase[22]
inphase[23]
inphase[24]
inphase[25]
inphase[26]
inphase[27]
inphase[28]
inphase[29]
inphase[2]
inphase[30]
inphase[31]
inphase[32]
inphase[3]
inphase[4]
inphase[5]
inphase[6]
inphase[7]
inphase[8]
inphase[9]
quadrature[0]
quadrature[10]
quadrature[11]
quadrature[12]
quadrature[13]
quadrature[14]
quadrature[15]
quadrature[16]
quadrature[17]
quadrature[18]
quadrature[19]
quadrature[1]
quadrature[20]
quadrature[21]
quadrature[22]
quadrature[23]
quadrature[24]
quadrature[25]
quadrature[26]
quadrature[27]
quadrature[28]
quadrature[29]
quadrature[2]
quadrature[30]
quadrature[31]
quadrature[32]
quadrature[3]
quadrature[4]
quadrature[5]
quadrature[6]
quadrature[7]
quadrature[8]
quadrature[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.455        0.000                      0                  146        0.099        0.000                      0                  146       19.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
MWCLK  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK              34.455        0.000                      0                  146        0.099        0.000                      0                  146       19.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack       34.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.455ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.456ns (26.220%)  route 1.283ns (73.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.283     2.712    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 34.455    

Slack (MET) :             34.455ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.456ns (26.220%)  route 1.283ns (73.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 f  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.283     2.712    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      f  Product_out1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 34.455    

Slack (MET) :             34.506ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.456ns (27.015%)  route 1.232ns (72.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.232     2.661    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                 34.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reduced_reg_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.607    reduced_reg_reg[0][11]
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[1][11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X93Y65         FDCE (Hold_fdce_C_D)         0.076     0.508    reduced_reg_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDCE (Prop_fdce_C_Q)         0.141     0.551 f  reduced_reg_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.607    reduced_reg_reg[0][11]
    SLICE_X93Y65         FDCE                                         f  reduced_reg_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[1][11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X93Y65         FDCE (Hold_fdce_C_D)         0.076     0.508    reduced_reg_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reduced_reg_reg[0][10]/Q
                         net (fo=1, routed)           0.110     0.661    reduced_reg_reg[0][10]
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[1][10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X93Y65         FDCE (Hold_fdce_C_D)         0.072     0.504    reduced_reg_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         40.000      37.846     DSP48_X3Y26   Product_out1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         40.000      37.846     DSP48_X3Y24   Product1_out1/CLK
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X93Y65  Cosine_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X93Y65  Cosine_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X93Y65  Cosine_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X93Y65  Cosine_1_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X93Y65  Cosine_1_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=102, unset)          0.973     0.973    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=102, unset)          0.973     0.973    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.000ns (0.000%)  route 0.432ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=102, unset)          0.432     0.432    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=102, unset)          0.410     0.410    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=102, unset)          0.410     0.410    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.924ns  (logic 0.000ns (0.000%)  route 0.924ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=102, unset)          0.924     0.924    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inphase[32]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            quadrature[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.684ns  (logic 0.668ns (18.132%)  route 3.016ns (81.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X90Y66         FDCE                                         r  inphase[32]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  inphase[32]_INST_0_i_1/Q
                         net (fo=66, routed)          2.043     3.534    inphase[32]_INST_0_i_1_n_0
    SLICE_X94Y59         LUT2 (Prop_lut2_I1_O)        0.150     3.684 r  quadrature[20]_INST_0/O
                         net (fo=0)                   0.973     4.657    quadrature[20]
                                                                      r  quadrature[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inphase[32]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            quadrature[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.684ns  (logic 0.668ns (18.132%)  route 3.016ns (81.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X90Y66         FDCE                                         r  inphase[32]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  inphase[32]_INST_0_i_1/Q
                         net (fo=66, routed)          2.043     3.534    inphase[32]_INST_0_i_1_n_0
    SLICE_X94Y59         LUT2 (Prop_lut2_I1_O)        0.150     3.684 f  quadrature[20]_INST_0/O
                         net (fo=0)                   0.973     4.657    quadrature[20]
                                                                      f  quadrature[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inphase[32]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            quadrature[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.676ns  (logic 0.670ns (18.226%)  route 3.006ns (81.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X90Y66         FDCE                                         r  inphase[32]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  inphase[32]_INST_0_i_1/Q
                         net (fo=66, routed)          2.033     3.524    inphase[32]_INST_0_i_1_n_0
    SLICE_X94Y59         LUT2 (Prop_lut2_I1_O)        0.152     3.676 r  quadrature[22]_INST_0/O
                         net (fo=0)                   0.973     4.649    quadrature[22]
                                                                      r  quadrature[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Product_out1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inphase[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.171ns (22.108%)  route 0.602ns (77.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126     0.536 r  Product_out1/P[17]
                         net (fo=1, routed)           0.192     0.728    Product_out1__0[17]
    SLICE_X93Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.773 r  inphase[17]_INST_0/O
                         net (fo=0)                   0.410     1.184    inphase[17]
                                                                      r  inphase[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Product_out1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inphase[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.171ns (22.108%)  route 0.602ns (77.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126     0.536 f  Product_out1/P[17]
                         net (fo=1, routed)           0.192     0.728    Product_out1__0[17]
    SLICE_X93Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.773 f  inphase[17]_INST_0/O
                         net (fo=0)                   0.410     1.184    inphase[17]
                                                                      f  inphase[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Product_out1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inphase[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.175ns (22.508%)  route 0.602ns (77.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126     0.536 r  Product_out1/P[21]
                         net (fo=1, routed)           0.192     0.728    Product_out1__0[21]
    SLICE_X93Y65         LUT2 (Prop_lut2_I0_O)        0.049     0.777 r  inphase[21]_INST_0/O
                         net (fo=0)                   0.410     1.188    inphase[21]
                                                                      r  inphase[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_sequence_0
                            (input port)
  Destination:            u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.220ns  (logic 7.064ns (31.792%)  route 15.156ns (68.208%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_sequence_0 (IN)
                         net (fo=101, unset)          0.973     0.973    u_Cosine_HDL_Optimized/input_sequence_0
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  u_Cosine_HDL_Optimized/g0_b0__0_i_170/O
                         net (fo=1, routed)           0.000     1.097    u_Cosine_HDL_Optimized/g0_b0__0_i_170_n_0
    SLICE_X100Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.630 r  u_Cosine_HDL_Optimized/g0_b0__0_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.630    u_Cosine_HDL_Optimized/g0_b0__0_i_144_n_0
    SLICE_X100Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.747 r  u_Cosine_HDL_Optimized/g0_b0__0_i_104/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_Cosine_HDL_Optimized/g0_b0__0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.864 r  u_Cosine_HDL_Optimized/g0_b0__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     1.864    u_Cosine_HDL_Optimized_n_12
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.981 r  g0_b0__0_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.981    g0_b0__0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.235 r  g0_b0__0_i_83/CO[0]
                         net (fo=3, routed)           0.873     3.108    u_Cosine_HDL_Optimized/CO[0]
    SLICE_X101Y63        LUT5 (Prop_lut5_I1_O)        0.367     3.475 r  u_Cosine_HDL_Optimized/g0_b0__0_i_45/O
                         net (fo=1, routed)           0.536     4.011    u_Cosine_HDL_Optimized/g0_b0__0_i_45_n_0
    SLICE_X99Y63         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.607 r  u_Cosine_HDL_Optimized/g0_b0__0_i_19/O[3]
                         net (fo=28, routed)          1.516     6.122    u_Cosine_HDL_Optimized_n_3
    SLICE_X98Y66         LUT3 (Prop_lut3_I1_O)        0.328     6.450 r  g0_b0__0_i_95/O
                         net (fo=2, routed)           0.459     6.909    g0_b0__0_i_95_n_0
    SLICE_X95Y65         LUT5 (Prop_lut5_I1_O)        0.328     7.237 r  g0_b0__0_i_57/O
                         net (fo=2, routed)           0.805     8.042    g0_b0__0_i_57_n_0
    SLICE_X96Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.166 r  g0_b0__0_i_61/O
                         net (fo=1, routed)           0.000     8.166    g0_b0__0_i_61_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.774 r  g0_b0__0_i_23/O[3]
                         net (fo=3, routed)           0.961     9.735    u_Cosine_HDL_Optimized/g0_b0__0_i_10_0[3]
    SLICE_X97Y66         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  u_Cosine_HDL_Optimized/g0_b0__0_i_32/O
                         net (fo=1, routed)           0.000    10.042    u_Cosine_HDL_Optimized/g0_b0__0_i_32_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.612 r  u_Cosine_HDL_Optimized/g0_b0__0_i_10/CO[2]
                         net (fo=19, routed)          1.173    11.784    u_Cosine_HDL_Optimized/g0_b0__0_i_10_n_1
    SLICE_X97Y69         LUT4 (Prop_lut4_I0_O)        0.341    12.125 r  u_Cosine_HDL_Optimized/RAMDelayBalance_out1_1[0]_i_3/O
                         net (fo=25, routed)          1.355    13.481    u_Cosine_HDL_Optimized/RAMDelayBalance_out1_1[0]_i_3_n_0
    SLICE_X95Y71         LUT6 (Prop_lut6_I2_O)        0.326    13.807 f  u_Cosine_HDL_Optimized/g0_b0__0_i_21/O
                         net (fo=6, routed)           0.340    14.147    u_Cosine_HDL_Optimized/g0_b0__0_i_21_n_0
    SLICE_X95Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.271 r  u_Cosine_HDL_Optimized/i__carry_i_7__0/O
                         net (fo=6, routed)           1.187    15.458    u_Cosine_HDL_Optimized/i__carry_i_7__0_n_0
    SLICE_X92Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.582 r  u_Cosine_HDL_Optimized/i__carry_i_3/O
                         net (fo=1, routed)           0.407    15.989    u_Cosine_HDL_Optimized/i__carry_i_3_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.496 r  u_Cosine_HDL_Optimized/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.496    u_Cosine_HDL_Optimized/_inferred__2/i__carry_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  u_Cosine_HDL_Optimized/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.610    u_Cosine_HDL_Optimized/_inferred__2/i__carry__0_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.881 r  u_Cosine_HDL_Optimized/g0_b0_i_7/CO[0]
                         net (fo=7, routed)           0.888    17.770    u_Cosine_HDL_Optimized/g0_b0_i_7_n_3
    SLICE_X92Y73         LUT2 (Prop_lut2_I1_O)        0.373    18.143 r  u_Cosine_HDL_Optimized/g0_b0_i_12/O
                         net (fo=1, routed)           0.976    19.119    u_Cosine_HDL_Optimized/g0_b0_i_12_n_0
    SLICE_X94Y72         LUT6 (Prop_lut6_I2_O)        0.124    19.243 r  u_Cosine_HDL_Optimized/g0_b0_i_6/O
                         net (fo=5, routed)           1.162    20.406    u_Cosine_HDL_Optimized/g0_b0_i_6_n_0
    SLICE_X92Y72         LUT6 (Prop_lut6_I0_O)        0.124    20.530 r  u_Cosine_HDL_Optimized/g0_b0_i_5/O
                         net (fo=16, routed)          1.544    22.074    u_Cosine_HDL_Optimized/Look_Up_Table_k[4]
    SLICE_X92Y66         LUT5 (Prop_lut5_I4_O)        0.146    22.220 r  u_Cosine_HDL_Optimized/g0_b3/O
                         net (fo=1, routed)           0.000    22.220    u_Cosine_HDL_Optimized/g0_b3_n_0
    SLICE_X92Y66         FDRE                                         r  u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.924     0.924    u_Cosine_HDL_Optimized/clk
    SLICE_X92Y66         FDRE                                         r  u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[3]/C

Slack:                    inf
  Source:                 input_sequence_0
                            (input port)
  Destination:            u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.220ns  (logic 7.064ns (31.792%)  route 15.156ns (68.208%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_sequence_0 (IN)
                         net (fo=101, unset)          0.973     0.973    u_Cosine_HDL_Optimized/input_sequence_0
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  u_Cosine_HDL_Optimized/g0_b0__0_i_170/O
                         net (fo=1, routed)           0.000     1.097    u_Cosine_HDL_Optimized/g0_b0__0_i_170_n_0
    SLICE_X100Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.630 r  u_Cosine_HDL_Optimized/g0_b0__0_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.630    u_Cosine_HDL_Optimized/g0_b0__0_i_144_n_0
    SLICE_X100Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.747 r  u_Cosine_HDL_Optimized/g0_b0__0_i_104/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_Cosine_HDL_Optimized/g0_b0__0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.864 f  u_Cosine_HDL_Optimized/g0_b0__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     1.864    u_Cosine_HDL_Optimized_n_12
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.981 r  g0_b0__0_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.981    g0_b0__0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.235 r  g0_b0__0_i_83/CO[0]
                         net (fo=3, routed)           0.873     3.108    u_Cosine_HDL_Optimized/CO[0]
    SLICE_X101Y63        LUT5 (Prop_lut5_I1_O)        0.367     3.475 r  u_Cosine_HDL_Optimized/g0_b0__0_i_45/O
                         net (fo=1, routed)           0.536     4.011    u_Cosine_HDL_Optimized/g0_b0__0_i_45_n_0
    SLICE_X99Y63         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.607 r  u_Cosine_HDL_Optimized/g0_b0__0_i_19/O[3]
                         net (fo=28, routed)          1.516     6.122    u_Cosine_HDL_Optimized_n_3
    SLICE_X98Y66         LUT3 (Prop_lut3_I1_O)        0.328     6.450 r  g0_b0__0_i_95/O
                         net (fo=2, routed)           0.459     6.909    g0_b0__0_i_95_n_0
    SLICE_X95Y65         LUT5 (Prop_lut5_I1_O)        0.328     7.237 r  g0_b0__0_i_57/O
                         net (fo=2, routed)           0.805     8.042    g0_b0__0_i_57_n_0
    SLICE_X96Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.166 r  g0_b0__0_i_61/O
                         net (fo=1, routed)           0.000     8.166    g0_b0__0_i_61_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.774 r  g0_b0__0_i_23/O[3]
                         net (fo=3, routed)           0.961     9.735    u_Cosine_HDL_Optimized/g0_b0__0_i_10_0[3]
    SLICE_X97Y66         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  u_Cosine_HDL_Optimized/g0_b0__0_i_32/O
                         net (fo=1, routed)           0.000    10.042    u_Cosine_HDL_Optimized/g0_b0__0_i_32_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.612 r  u_Cosine_HDL_Optimized/g0_b0__0_i_10/CO[2]
                         net (fo=19, routed)          1.173    11.784    u_Cosine_HDL_Optimized/g0_b0__0_i_10_n_1
    SLICE_X97Y69         LUT4 (Prop_lut4_I0_O)        0.341    12.125 r  u_Cosine_HDL_Optimized/RAMDelayBalance_out1_1[0]_i_3/O
                         net (fo=25, routed)          1.355    13.481    u_Cosine_HDL_Optimized/RAMDelayBalance_out1_1[0]_i_3_n_0
    SLICE_X95Y71         LUT6 (Prop_lut6_I2_O)        0.326    13.807 f  u_Cosine_HDL_Optimized/g0_b0__0_i_21/O
                         net (fo=6, routed)           0.340    14.147    u_Cosine_HDL_Optimized/g0_b0__0_i_21_n_0
    SLICE_X95Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.271 r  u_Cosine_HDL_Optimized/i__carry_i_7__0/O
                         net (fo=6, routed)           1.187    15.458    u_Cosine_HDL_Optimized/i__carry_i_7__0_n_0
    SLICE_X92Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.582 r  u_Cosine_HDL_Optimized/i__carry_i_3/O
                         net (fo=1, routed)           0.407    15.989    u_Cosine_HDL_Optimized/i__carry_i_3_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.496 r  u_Cosine_HDL_Optimized/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.496    u_Cosine_HDL_Optimized/_inferred__2/i__carry_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  u_Cosine_HDL_Optimized/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.610    u_Cosine_HDL_Optimized/_inferred__2/i__carry__0_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.881 r  u_Cosine_HDL_Optimized/g0_b0_i_7/CO[0]
                         net (fo=7, routed)           0.888    17.770    u_Cosine_HDL_Optimized/g0_b0_i_7_n_3
    SLICE_X92Y73         LUT2 (Prop_lut2_I1_O)        0.373    18.143 r  u_Cosine_HDL_Optimized/g0_b0_i_12/O
                         net (fo=1, routed)           0.976    19.119    u_Cosine_HDL_Optimized/g0_b0_i_12_n_0
    SLICE_X94Y72         LUT6 (Prop_lut6_I2_O)        0.124    19.243 r  u_Cosine_HDL_Optimized/g0_b0_i_6/O
                         net (fo=5, routed)           1.162    20.406    u_Cosine_HDL_Optimized/g0_b0_i_6_n_0
    SLICE_X92Y72         LUT6 (Prop_lut6_I0_O)        0.124    20.530 r  u_Cosine_HDL_Optimized/g0_b0_i_5/O
                         net (fo=16, routed)          1.544    22.074    u_Cosine_HDL_Optimized/Look_Up_Table_k[4]
    SLICE_X92Y66         LUT5 (Prop_lut5_I4_O)        0.146    22.220 r  u_Cosine_HDL_Optimized/g0_b3/O
                         net (fo=1, routed)           0.000    22.220    u_Cosine_HDL_Optimized/g0_b3_n_0
    SLICE_X92Y66         FDRE                                         r  u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.924     0.924    u_Cosine_HDL_Optimized/clk
    SLICE_X92Y66         FDRE                                         r  u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[3]/C

Slack:                    inf
  Source:                 input_sequence_0
                            (input port)
  Destination:            u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.220ns  (logic 7.064ns (31.792%)  route 15.156ns (68.208%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_sequence_0 (IN)
                         net (fo=101, unset)          0.973     0.973    u_Cosine_HDL_Optimized/input_sequence_0
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  u_Cosine_HDL_Optimized/g0_b0__0_i_170/O
                         net (fo=1, routed)           0.000     1.097    u_Cosine_HDL_Optimized/g0_b0__0_i_170_n_0
    SLICE_X100Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.630 r  u_Cosine_HDL_Optimized/g0_b0__0_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.630    u_Cosine_HDL_Optimized/g0_b0__0_i_144_n_0
    SLICE_X100Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.747 r  u_Cosine_HDL_Optimized/g0_b0__0_i_104/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_Cosine_HDL_Optimized/g0_b0__0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.864 r  u_Cosine_HDL_Optimized/g0_b0__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     1.864    u_Cosine_HDL_Optimized_n_12
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.981 r  g0_b0__0_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.981    g0_b0__0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.235 r  g0_b0__0_i_83/CO[0]
                         net (fo=3, routed)           0.873     3.108    u_Cosine_HDL_Optimized/CO[0]
    SLICE_X101Y63        LUT5 (Prop_lut5_I1_O)        0.367     3.475 r  u_Cosine_HDL_Optimized/g0_b0__0_i_45/O
                         net (fo=1, routed)           0.536     4.011    u_Cosine_HDL_Optimized/g0_b0__0_i_45_n_0
    SLICE_X99Y63         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.607 r  u_Cosine_HDL_Optimized/g0_b0__0_i_19/O[3]
                         net (fo=28, routed)          1.516     6.122    u_Cosine_HDL_Optimized_n_3
    SLICE_X98Y66         LUT3 (Prop_lut3_I1_O)        0.328     6.450 r  g0_b0__0_i_95/O
                         net (fo=2, routed)           0.459     6.909    g0_b0__0_i_95_n_0
    SLICE_X95Y65         LUT5 (Prop_lut5_I1_O)        0.328     7.237 r  g0_b0__0_i_57/O
                         net (fo=2, routed)           0.805     8.042    g0_b0__0_i_57_n_0
    SLICE_X96Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.166 f  g0_b0__0_i_61/O
                         net (fo=1, routed)           0.000     8.166    g0_b0__0_i_61_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.774 r  g0_b0__0_i_23/O[3]
                         net (fo=3, routed)           0.961     9.735    u_Cosine_HDL_Optimized/g0_b0__0_i_10_0[3]
    SLICE_X97Y66         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  u_Cosine_HDL_Optimized/g0_b0__0_i_32/O
                         net (fo=1, routed)           0.000    10.042    u_Cosine_HDL_Optimized/g0_b0__0_i_32_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.612 r  u_Cosine_HDL_Optimized/g0_b0__0_i_10/CO[2]
                         net (fo=19, routed)          1.173    11.784    u_Cosine_HDL_Optimized/g0_b0__0_i_10_n_1
    SLICE_X97Y69         LUT4 (Prop_lut4_I0_O)        0.341    12.125 r  u_Cosine_HDL_Optimized/RAMDelayBalance_out1_1[0]_i_3/O
                         net (fo=25, routed)          1.355    13.481    u_Cosine_HDL_Optimized/RAMDelayBalance_out1_1[0]_i_3_n_0
    SLICE_X95Y71         LUT6 (Prop_lut6_I2_O)        0.326    13.807 f  u_Cosine_HDL_Optimized/g0_b0__0_i_21/O
                         net (fo=6, routed)           0.340    14.147    u_Cosine_HDL_Optimized/g0_b0__0_i_21_n_0
    SLICE_X95Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.271 r  u_Cosine_HDL_Optimized/i__carry_i_7__0/O
                         net (fo=6, routed)           1.187    15.458    u_Cosine_HDL_Optimized/i__carry_i_7__0_n_0
    SLICE_X92Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.582 r  u_Cosine_HDL_Optimized/i__carry_i_3/O
                         net (fo=1, routed)           0.407    15.989    u_Cosine_HDL_Optimized/i__carry_i_3_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.496 r  u_Cosine_HDL_Optimized/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.496    u_Cosine_HDL_Optimized/_inferred__2/i__carry_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  u_Cosine_HDL_Optimized/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.610    u_Cosine_HDL_Optimized/_inferred__2/i__carry__0_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.881 r  u_Cosine_HDL_Optimized/g0_b0_i_7/CO[0]
                         net (fo=7, routed)           0.888    17.770    u_Cosine_HDL_Optimized/g0_b0_i_7_n_3
    SLICE_X92Y73         LUT2 (Prop_lut2_I1_O)        0.373    18.143 r  u_Cosine_HDL_Optimized/g0_b0_i_12/O
                         net (fo=1, routed)           0.976    19.119    u_Cosine_HDL_Optimized/g0_b0_i_12_n_0
    SLICE_X94Y72         LUT6 (Prop_lut6_I2_O)        0.124    19.243 r  u_Cosine_HDL_Optimized/g0_b0_i_6/O
                         net (fo=5, routed)           1.162    20.406    u_Cosine_HDL_Optimized/g0_b0_i_6_n_0
    SLICE_X92Y72         LUT6 (Prop_lut6_I0_O)        0.124    20.530 r  u_Cosine_HDL_Optimized/g0_b0_i_5/O
                         net (fo=16, routed)          1.544    22.074    u_Cosine_HDL_Optimized/Look_Up_Table_k[4]
    SLICE_X92Y66         LUT5 (Prop_lut5_I4_O)        0.146    22.220 r  u_Cosine_HDL_Optimized/g0_b3/O
                         net (fo=1, routed)           0.000    22.220    u_Cosine_HDL_Optimized/g0_b3_n_0
    SLICE_X92Y66         FDRE                                         r  u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.924     0.924    u_Cosine_HDL_Optimized/clk
    SLICE_X92Y66         FDRE                                         r  u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Cosine_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=102, unset)          0.410     0.410    clk_enable
    SLICE_X93Y65         FDCE                                         r  Cosine_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y65         FDCE                                         r  Cosine_1_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Cosine_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=102, unset)          0.410     0.410    clk_enable
    SLICE_X93Y65         FDCE                                         r  Cosine_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y65         FDCE                                         r  Cosine_1_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Cosine_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=102, unset)          0.410     0.410    clk_enable
    SLICE_X93Y65         FDCE                                         f  Cosine_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y65         FDCE                                         r  Cosine_1_reg[0]/C





