
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version H-2013.03-SP5-2 for RHEL64 -- Feb 07, 2014
               Copyright (c) 1988-2013 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> ls[K[Kpwd
/home/grads/qxn5005/CSE577
dc_shell> cd scripts/
dc_shell> source synt[Kop
synopsys_dc_CSE577.setup           synopsys_dc_CSE577_read_design.tcl 
synopsys_dc_CSE577.setup~          
dc_shell> source synopsys_dc_CSE577.
synopsys_dc_CSE577.setup  synopsys_dc_CSE577.setup~ 
dc_shell> source synopsys_dc_CSE577.setup
true
dc_shell> sn[K[Ksouce [K[Krce hw
hw2_read_design.tcl  hw2_synthesis.tcl    
hw2_read_design.tcl~ hw2_synthesis.tcl~   
dc_shell> source hw2_S[Ks
hw2_synthesis.tcl  hw2_synthesis.tcl~ 
dc_shell> source hw2_synthesis.tcl
Error: could not open script file "/home/grads/qxn5005/CSE577//scripts//home/grads/qxn5005/CSE577/hw2_read_design.tcl" (CMD-015)
Loading db file '/home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db'
Loading db file '/home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb'
Loading db file '/home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/gtech.db'
Loading db file '/home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ff0p85v25c'
  Loading link library 'saed32sram_tt1p05v25c'
  Loading link library 'gtech'
Error: Cannot find the design 'TRAFFIC_lights' in the library 'WORK'. (LBR-0)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Error: No files or designs were specified. (UID-22)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
dc_shell> analyze -work work -format verilog Quang_TRAFFIC_LIGHT.v
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Error:  Unable to open file `Quang_TRAFFIC_LIGHT.v': in search_path {/home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs . /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver}. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
dc_shell> source $script_dir/scripts//home/grads/qxn5005/CSE577/hw2_read_design. tcl
Error: could not open script file "/home/grads/qxn5005/CSE577//scripts//home/grads/qxn5005/CSE577/hw2_read_design.tcl" (CMD-015)
dc_shell> source $script_dir/scripts//home/grads/qxn5005/CSE577/hw2_read_design. tcl
Error: could not open script file "/home/grads/qxn5005/CSE577//scripts//home/grads/qxn5005/CSE577/hw2_read_design.tcl" (CMD-015)
dc_shell> set script_dir "/home/grads/qxn5005/CSE577" 
/home/grads/qxn5005/CSE577
dc_shell> set script_dir "/home/grads/qxn5005/CSE577" 
/home/grads/qxn5005/CSE577
dc_shell> source $script_dir/scripts//home/grads/qxn5005/CSE577/hw2_read_design. tcl
Error: could not open script file "/home/grads/qxn5005/CSE577/scripts//home/grads/qxn5005/CSE577/hw2_read_design.tcl" (CMD-015)
dc_shell> source $script_dir/scripts/hw2_read_design.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
dc_shell> elaborate TRAFFIC_lights
Running PRESTO HDLC

Statistics for case statements in always block at line 19 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 71 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            72            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine TRAFFIC_lights line 19 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prevState_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRAFFIC_lights line 71 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     lights_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'TRAFFIC_lights'.
1
dc_shell> 
dc_shell> 
dc_shell> cd[K[Kcd[K[Kcd[K[Ksource hw2_s
hw2_synthesis.tcl  hw2_synthesis.tcl~ 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Running PRESTO HDLC

Statistics for case statements in always block at line 19 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 71 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            72            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine TRAFFIC_lights line 19 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prevState_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRAFFIC_lights line 71 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     lights_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/home/grads/qxn5005/CSE577/scripts/TRAFFIC_lights.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'TRAFFIC_lights'.

  Linking design 'TRAFFIC_lights'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ff0p85v25c (library) /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db
  saed32sram_tt1p05v25c (library) /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db
  dw_foundation.sldb (library) /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb

Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.5 |     *     |
| Licensed DW Building Blocks        | H-2013.03-DWBB_201303.5 |     *     |
============================================================================


Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'
Information: Added key list 'DesignWare' to design 'TRAFFIC_lights'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     498.5      0.00       0.0       0.0                          
    0:00:02     498.5      0.00       0.0       0.0                          
    0:00:02     498.5      0.00       0.0       0.0                          
    0:00:02     498.5      0.00       0.0       0.0                          
    0:00:02     498.5      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          
    0:00:02     289.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:02     264.8      0.00       0.0       0.0                          
    0:00:02     264.8      0.00       0.0       0.0                          
    0:00:02     264.8      0.00       0.0       0.0                          
    0:00:02     264.8      0.00       0.0       0.0                          
    0:00:02     265.8      0.00       0.0       0.0                          
    0:00:02     265.8      0.00       0.0       0.0                          
    0:00:02     265.8      0.00       0.0       0.0                          
    0:00:02     265.8      0.00       0.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     265.8      0.00       0.0       0.0                          
    0:00:02     264.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     264.0      0.00       0.0       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Running PRESTO HDLC

Statistics for case statements in always block at line 19 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
[7m--More--[0m[A
[K|            27            |    auto/auto     |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Statistics for case statements in always block at line 71 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|           Line           |  full/ parallel  |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|            72            |     no/auto      |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 19 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    prevState_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 71 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|     lights_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[KPresto compilation completed successfully.
Warning: Overwriting design file '/home/grads/qxn5005/CSE577/scripts/TRAFFIC_lights.db'. (DDB-24)
[7m--More--[0m[A
[KElaborated 1 design.
[7m--More--[0m[A
[KCurrent design is now 'TRAFFIC_lights'.
[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  Linking design 'TRAFFIC_lights'
[7m--More--[0m[A
[K  Using the following designs and libraries:
[7m--More--[0m[A
[K  --------------------------------------------------------------------------
[7m--More--[0m[A
[K  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'
Information: Added key list 'DesignWare' to design 'TRAFFIC_lights'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     266.9      0.00       0.0       0.0                          
    0:00:01     266.9      0.00       0.0       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:02     266.9      0.00       0.0       0.0                          
    0:00:02     266.9      0.00       0.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     266.9      0.00       0.0       0.0                          
    0:00:02     265.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     265.0      0.00       0.0       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Running PRESTO HDLC

Statistics for case statements in always block at line 19 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
[7m--More--[0m[A
[K|            27            |    auto/auto     |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Statistics for case statements in always block at line 71 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|           Line           |  full/ parallel  |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|            72            |     no/auto      |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 19 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    prevState_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 71 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|     lights_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[KPresto compilation completed successfully.
Warning: Overwriting design file '/home/grads/qxn5005/CSE577/scripts/TRAFFIC_lights.db'. (DDB-24)
[7m--More--[0m[A
[KElaborated 1 design.
[7m--More--[0m[A
[KCurrent design is now 'TRAFFIC_lights'.
[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  Linking design 'TRAFFIC_lights'
[7m--More--[0m[A
[K  Using the following designs and libraries:
[7m--More--[0m[A
[K  --------------------------------------------------------------------------
[7m--More--[0m[A
[K  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'
Information: Added key list 'DesignWare' to design 'TRAFFIC_lights'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     266.9      0.00       0.0       0.0                          
    0:00:01     266.9      0.00       0.0       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:02     266.9      0.00       0.0       0.0                          
    0:00:02     266.9      0.00       0.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     266.9      0.00       0.0       0.0                          
    0:00:02     265.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     265.0      0.00       0.0       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:21: Syntax error at or near token 'else'. (VER-294)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:29: Block name symbol s1 already defined. (VER-288)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:29: Syntax error at or near token 'if'. (VER-294)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:76: Syntax error at or near token 'lights'. (VER-294)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:77: Syntax error at or near token 'lights'. (VER-294)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:78: Syntax error at or near token 'lights'. (VER-294)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:79: Syntax error at or near token 'lights'. (VER-294)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:80: Syntax error at or near token 'lights'. (VER-294)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:81: Syntax error at or near token 'lights'. (VER-294)
*** Presto compilation terminated with 9 errors. ***
Running PRESTO HDLC
Warning:  File /home/grads/qxn5005/CSE577/TRAFFIC_lights-verilog.pvl not found, or does not contain a usable description of TRAFFIC_lights. (ELAB-320)
Error:  Module 'TRAFFIC_lights' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***

  Linking design 'TRAFFIC_lights'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     437.3      0.27       2.4       0.0                          
    0:00:01     437.3      0.27       2.4       0.0                          
    0:00:01     437.3      0.27       2.4       0.0                          
    0:00:01     424.9      0.27       2.4       0.0                          
    0:00:01     424.9      0.27       2.4       0.0                          
    0:00:01     308.7      0.27       2.1       0.0                          
    0:00:01     305.9      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     315.2      0.26       2.0       0.0 state_reg_2_/D           
    0:00:01     317.1      0.26       2.0       0.0 state_reg_2_/D           
    0:00:02     316.1      0.24       2.0       0.0                          
    0:00:02     314.6      0.24       2.0       0.0                          
    0:00:02     327.3      0.24       2.0       0.0                          
    0:00:02     337.8      0.24       1.9       0.0                          
    0:00:02     339.0      0.24       1.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     339.0      0.24       1.9       0.0                          
    0:00:02     339.0      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     327.3      0.24       1.9       0.0                          
    0:00:02     328.3      0.24       1.9       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     297.1      0.30       2.2       0.0                          
    0:00:01     297.1      0.30       2.2       0.0                          
    0:00:01     297.1      0.30       2.2       0.0                          
    0:00:01     297.1      0.30       2.2       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     275.9      0.26       2.0       0.0                          
    0:00:01     275.9      0.26       2.0       0.0                          
    0:00:01     294.1      0.24       2.0       0.0                          
    0:00:01     294.1      0.24       2.0       0.0                          
    0:00:01     293.6      0.24       1.9       0.0                          
    0:00:01     293.6      0.24       1.9       0.0                          
    0:00:01     309.4      0.23       1.9       0.0                          
    0:00:01     309.4      0.23       1.9       0.0                          
    0:00:01     311.6      0.23       1.9       0.0                          
    0:00:01     311.6      0.23       1.9       0.0                          
    0:00:01     311.6      0.23       1.9       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     295.5      0.23       1.8       0.0                          
    0:00:02     295.5      0.23       1.8       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:03     303.5      0.21       1.7       0.0                          
    0:00:03     316.4      0.20       1.7       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     316.4      0.20       1.7       0.0                          
    0:00:03     316.9      0.20       1.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     316.9      0.20       1.7       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:04     300.4      0.20       1.7       0.0                          
    0:00:04     301.5      0.19       1.7       0.0                          
    0:00:04     310.0      0.19       1.7       0.0                          
    0:00:04     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Running PRESTO HDLC

Statistics for case statements in always block at line 19 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
[7m--More--[0m[A
[K|            20            |    auto/auto     |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Statistics for case statements in always block at line 70 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|           Line           |  full/ parallel  |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|            71            |     no/auto      |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 19 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 63 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|    prevState_reg    | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
[7m--More--[0m[A
[K|     state_reg2      | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 70 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|     lights_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
[7m--More--[0m[A
[K===========================================================================
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:19: Net 'state[2]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:19: Net 'state[1]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:19: Net 'state[0]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
[7m--More--[0m[A
[K*** Presto compilation terminated with 3 errors. ***
[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  Linking design 'TRAFFIC_lights'
[7m--More--[0m[A
[K  Using the following designs and libraries:
[7m--More--[0m[A
[K  --------------------------------------------------------------------------
[7m--More--[0m[A
[K  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     373.1      0.24       2.0       0.0                          
    0:00:01     371.6      0.24       2.0       0.0                          
    0:00:01     371.6      0.24       2.0       0.0                          
    0:00:01     367.8      0.24       2.0       0.0                          
    0:00:01     367.8      0.24       2.0       0.0                          
    0:00:01     315.1      0.24       1.9       0.0                          
    0:00:01     313.8      0.24       1.9       0.0                          
    0:00:01     313.8      0.24       1.9       0.0                          
    0:00:01     313.8      0.24       1.9       0.0                          
    0:00:01     313.8      0.24       1.9       0.0                          
    0:00:01     313.8      0.24       1.9       0.0                          
    0:00:01     313.8      0.24       1.9       0.0                          
    0:00:01     313.8      0.24       1.9       0.0                          
    0:00:01     313.8      0.24       1.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     313.8      0.24       1.9       0.0                          
    0:00:01     331.5      0.23       1.9       0.0 cnt_reg_1_/D             
    0:00:01     327.6      0.23       1.8       0.0                          
    0:00:01     324.4      0.23       1.8       0.0                          
    0:00:02     339.7      0.22       1.6       0.0 state_reg_2_/D           
    0:00:02     341.1      0.21       1.6       0.0                          
    0:00:02     344.0      0.21       1.6       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     344.0      0.21       1.6       0.0                          
    0:00:02     344.0      0.21       1.6       0.0                          
    0:00:02     342.6      0.21       1.6       0.0                          
    0:00:02     342.6      0.21       1.6       0.0                          
    0:00:02     342.6      0.21       1.6       0.0                          
    0:00:02     342.6      0.21       1.6       0.0                          
    0:00:02     342.6      0.21       1.6       0.0                          
    0:00:02     339.3      0.21       1.6       0.0                          
    0:00:02     339.3      0.21       1.6       0.0                          
    0:00:02     339.3      0.21       1.6       0.0                          
    0:00:02     339.3      0.21       1.6       0.0                          
    0:00:02     339.3      0.21       1.6       0.0                          
    0:00:02     339.3      0.21       1.6       0.0                          
    0:00:02     344.8      0.21       1.6       0.0                          
    0:00:02     344.0      0.21       1.6       0.0                          
    0:00:02     344.0      0.21       1.6       0.0                          
    0:00:02     344.0      0.21       1.6       0.0                          
    0:00:02     344.0      0.21       1.6       0.0                          
    0:00:02     344.0      0.21       1.6       0.0                          
    0:00:02     344.0      0.21       1.6       0.0                          
    0:00:02     344.8      0.21       1.6       0.0                          
    0:00:02     344.9      0.21       1.6       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     292.2      0.26       2.0       0.0                          
    0:00:01     292.2      0.26       2.0       0.0                          
    0:00:01     292.2      0.26       2.0       0.0                          
    0:00:01     292.2      0.26       2.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     278.6      0.27       2.0       0.0                          
    0:00:02     294.8      0.26       1.9       0.0                          
    0:00:02     322.0      0.26       1.9       0.0                          
    0:00:02     322.0      0.26       1.9       0.0                          
    0:00:02     321.3      0.25       1.9       0.0                          
    0:00:02     321.3      0.25       1.9       0.0                          
    0:00:03     335.5      0.22       1.9       0.0                          
    0:00:03     335.5      0.22       1.9       0.0                          
    0:00:03     335.5      0.22       1.9       0.0                          
    0:00:03     335.5      0.22       1.9       0.0                          
    0:00:03     335.5      0.22       1.9       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:03     322.7      0.21       1.9       0.0                          
    0:00:03     321.3      0.21       1.8       0.0                          
    0:00:03     321.3      0.21       1.8       0.0                          
    0:00:03     321.3      0.21       1.8       0.0                          
    0:00:03     321.3      0.21       1.8       0.0                          
    0:00:03     321.3      0.21       1.8       0.0                          
    0:00:03     321.3      0.21       1.8       0.0                          
    0:00:03     321.3      0.21       1.8       0.0                          
    0:00:04     321.3      0.21       1.8       0.0                          
    0:00:04     319.3      0.21       1.8       0.0                          
    0:00:04     319.3      0.21       1.8       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:05     329.1      0.21       1.8       0.0                          
    0:00:05     329.1      0.21       1.8       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     329.1      0.21       1.8       0.0                          
    0:00:05     329.6      0.21       1.8       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     329.6      0.21       1.8       0.0                          
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:06     319.6      0.21       1.7       0.0                          
    0:00:06     319.6      0.21       1.7       0.0                          
    0:00:06     322.6      0.20       1.7       0.0                          
    0:00:07     322.6      0.20       1.7       0.0                          
    0:00:07     322.6      0.20       1.7       0.0                          
    0:00:07     322.6      0.20       1.7       0.0                          
    0:00:07     322.6      0.20       1.7       0.0                          
    0:00:07     322.6      0.20       1.7       0.0                          
    0:00:07     322.6      0.20       1.7       0.0                          
    0:00:07     323.3      0.20       1.7       0.0                          
    0:00:07     323.3      0.20       1.7       0.0                          
    0:00:08     323.3      0.20       1.7       0.0                          
    0:00:08     323.3      0.20       1.7       0.0                          
    0:00:08     323.3      0.20       1.7       0.0                          
    0:00:08     323.3      0.20       1.7       0.0                          
    0:00:08     323.3      0.20       1.7       0.0                          
    0:00:08     323.3      0.20       1.7       0.0                          
    0:00:08     323.3      0.20       1.7       0.0                          
    0:00:08     323.3      0.20       1.7       0.0                          
    0:00:08     323.3      0.20       1.7       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:19: Variable 'state' is the target of both blocking and nonblocking assignments in the same always block. (VER-134)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Warning:  File /home/grads/qxn5005/CSE577/TRAFFIC_lights-verilog.pvl not found, or does not contain a usable description of TRAFFIC_lights. (ELAB-320)
Error:  Module 'TRAFFIC_lights' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***

  Linking design 'TRAFFIC_lights'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     412.8      0.25       2.0       0.0                          
    0:00:01     412.8      0.25       2.0       0.0                          
    0:00:01     412.8      0.25       2.0       0.0                          
    0:00:01     412.8      0.25       2.0       0.0                          
    0:00:01     412.8      0.25       2.0       0.0                          
    0:00:01     350.4      0.30       2.0       0.0                          
    0:00:01     351.9      0.27       2.0       0.0                          
    0:00:01     347.8      0.25       1.9       0.0                          
    0:00:01     347.8      0.25       1.9       0.0                          
    0:00:01     347.8      0.25       1.9       0.0                          
    0:00:01     347.8      0.25       1.9       0.0                          
    0:00:01     347.8      0.25       1.9       0.0                          
    0:00:01     347.8      0.25       1.9       0.0                          
    0:00:01     347.8      0.25       1.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     347.8      0.25       1.9       0.0                          
    0:00:02     357.5      0.24       1.7       0.0 state_reg_2_/D           
    0:00:02     370.7      0.23       1.7       0.0 cnt_reg_1_/D             
    0:00:02     370.6      0.23       1.7       0.0 cnt_reg_1_/D             
    0:00:02     369.6      0.23       1.7       0.0                          
    0:00:02     366.8      0.22       1.7       0.0                          
    0:00:02     363.5      0.22       1.7       0.0                          
    0:00:02     368.4      0.22       1.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     368.4      0.22       1.7       0.0                          
    0:00:02     368.4      0.22       1.7       0.0                          
    0:00:02     360.2      0.23       1.7       0.0                          
    0:00:02     356.3      0.24       1.7       0.0                          
    0:00:02     356.3      0.24       1.7       0.0                          
    0:00:02     356.3      0.24       1.7       0.0                          
    0:00:02     358.0      0.23       1.7       0.0                          
    0:00:02     352.4      0.23       1.7       0.0                          
    0:00:02     352.4      0.23       1.7       0.0                          
    0:00:02     352.4      0.23       1.7       0.0                          
    0:00:02     352.4      0.23       1.7       0.0                          
    0:00:02     352.4      0.23       1.7       0.0                          
    0:00:02     352.4      0.23       1.7       0.0                          
    0:00:03     342.6      0.23       1.7       0.0                          
    0:00:03     342.6      0.23       1.7       0.0                          
    0:00:03     342.6      0.23       1.7       0.0                          
    0:00:03     342.6      0.23       1.7       0.0                          
    0:00:03     342.6      0.23       1.7       0.0                          
    0:00:03     342.6      0.23       1.7       0.0                          
    0:00:03     343.6      0.23       1.7       0.0                          
    0:00:03     346.4      0.22       1.6       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     286.7      0.27       2.0       0.0                          
    0:00:01     285.2      0.27       2.0       0.0                          
    0:00:01     285.2      0.27       2.0       0.0                          
    0:00:01     285.2      0.27       2.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     275.0      0.27       1.9       0.0                          
    0:00:02     275.0      0.27       1.9       0.0                          
    0:00:02     300.1      0.25       1.9       0.0                          
    0:00:02     300.1      0.25       1.9       0.0                          
    0:00:02     299.1      0.25       1.9       0.0                          
    0:00:02     299.1      0.25       1.9       0.0                          
    0:00:02     325.6      0.23       1.9       0.0                          
    0:00:02     325.6      0.23       1.9       0.0                          
    0:00:02     339.7      0.21       1.9       0.0                          
    0:00:02     339.7      0.21       1.9       0.0                          
    0:00:02     339.7      0.21       1.9       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:02     339.7      0.21       1.9       0.0                          
    0:00:03     339.7      0.21       1.9       0.0                          
    0:00:03     339.7      0.21       1.9       0.0                          
    0:00:03     339.7      0.21       1.9       0.0                          
    0:00:03     339.7      0.21       1.9       0.0                          
    0:00:03     339.7      0.21       1.9       0.0                          
    0:00:03     339.7      0.21       1.9       0.0                          
    0:00:03     339.7      0.21       1.9       0.0                          
    0:00:03     339.7      0.21       1.9       0.0                          
    0:00:03     313.0      0.21       1.8       0.0                          
    0:00:03     313.0      0.21       1.8       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:04     308.8      0.21       1.8       0.0                          
    0:00:04     312.1      0.21       1.8       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     312.1      0.21       1.8       0.0                          
    0:00:04     312.1      0.21       1.8       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     312.1      0.21       1.8       0.0                          
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:05     312.8      0.20       1.7       0.0                          
    0:00:05     312.6      0.19       1.7       0.0                          
    0:00:05     313.8      0.19       1.7       0.0                          
    0:00:05     313.8      0.19       1.7       0.0                          
    0:00:06     313.8      0.19       1.7       0.0                          
    0:00:06     313.8      0.19       1.7       0.0                          
    0:00:06     313.8      0.19       1.7       0.0                          
    0:00:06     313.8      0.19       1.7       0.0                          
    0:00:06     313.8      0.19       1.7       0.0                          
    0:00:06     322.8      0.18       1.7       0.0                          
    0:00:06     322.8      0.18       1.7       0.0                          
    0:00:06     319.1      0.18       1.7       0.0                          
    0:00:06     319.1      0.18       1.7       0.0                          
    0:00:06     319.1      0.18       1.7       0.0                          
    0:00:06     319.1      0.18       1.7       0.0                          
    0:00:07     319.1      0.18       1.7       0.0                          
    0:00:07     319.1      0.18       1.7       0.0                          
    0:00:07     319.1      0.18       1.7       0.0                          
    0:00:07     319.1      0.18       1.7       0.0                          
    0:00:07     319.1      0.18       1.7       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Running PRESTO HDLC

Statistics for case statements in always block at line 19 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
[7m--More--[0m[A
[K|            25            |    auto/auto     |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Statistics for case statements in always block at line 69 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|           Line           |  full/ parallel  |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|            70            |     no/auto      |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 19 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    prevState_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 69 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|     lights_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[KPresto compilation completed successfully.
Warning: Overwriting design file '/home/grads/qxn5005/CSE577/scripts/TRAFFIC_lights.db'. (DDB-24)
[7m--More--[0m[A
[KElaborated 1 design.
[7m--More--[0m[A
[KCurrent design is now 'TRAFFIC_lights'.
[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  Linking design 'TRAFFIC_lights'
[7m--More--[0m[A
[K  Using the following designs and libraries:
[7m--More--[0m[A
[K  --------------------------------------------------------------------------
[7m--More--[0m[A
[K  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'
Information: Added key list 'DesignWare' to design 'TRAFFIC_lights'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     498.5      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     266.9      0.00       0.0       0.0                          
    0:00:01     266.9      0.00       0.0       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:02     266.9      0.00       0.0       0.0                          
    0:00:02     266.9      0.00       0.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     266.9      0.00       0.0       0.0                          
    0:00:02     265.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     265.0      0.00       0.0       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:15: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:47: Syntax error at or near token 'end'. (VER-294)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:50: Syntax error at or near token 'default'. (VER-294)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:72: Block name symbol s6 already defined. (VER-288)
Error:  Too many errors; can't continue. (VER-40)
*** Presto compilation terminated with 4 errors. ***
Running PRESTO HDLC
Warning:  File /home/grads/qxn5005/CSE577/TRAFFIC_lights-verilog.pvl not found, or does not contain a usable description of TRAFFIC_lights. (ELAB-320)
Error:  Module 'TRAFFIC_lights' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***

  Linking design 'TRAFFIC_lights'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     437.3      0.27       2.4       0.0                          
    0:00:00     437.3      0.27       2.4       0.0                          
    0:00:00     437.3      0.27       2.4       0.0                          
    0:00:00     424.9      0.27       2.4       0.0                          
    0:00:00     424.9      0.27       2.4       0.0                          
    0:00:00     308.7      0.27       2.1       0.0                          
    0:00:00     305.9      0.27       2.1       0.0                          
    0:00:00     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     309.6      0.27       2.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     309.6      0.27       2.1       0.0                          
    0:00:01     315.2      0.26       2.0       0.0 state_reg_2_/D           
    0:00:01     317.1      0.26       2.0       0.0 state_reg_2_/D           
    0:00:01     316.1      0.24       2.0       0.0                          
    0:00:01     314.6      0.24       2.0       0.0                          
    0:00:01     327.3      0.24       2.0       0.0                          
    0:00:02     337.8      0.24       1.9       0.0                          
    0:00:02     339.0      0.24       1.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     339.0      0.24       1.9       0.0                          
    0:00:02     339.0      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     336.4      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     327.5      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     326.1      0.24       1.9       0.0                          
    0:00:02     327.3      0.24       1.9       0.0                          
    0:00:02     328.3      0.24       1.9       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     297.1      0.30       2.2       0.0                          
    0:00:01     297.1      0.30       2.2       0.0                          
    0:00:01     297.1      0.30       2.2       0.0                          
    0:00:01     297.1      0.30       2.2       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     275.9      0.26       2.0       0.0                          
    0:00:02     275.9      0.26       2.0       0.0                          
    0:00:02     294.1      0.24       2.0       0.0                          
    0:00:02     294.1      0.24       2.0       0.0                          
    0:00:02     293.6      0.24       1.9       0.0                          
    0:00:02     293.6      0.24       1.9       0.0                          
    0:00:02     309.4      0.23       1.9       0.0                          
    0:00:02     309.4      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:02     311.6      0.23       1.9       0.0                          
    0:00:03     311.6      0.23       1.9       0.0                          
    0:00:03     311.6      0.23       1.9       0.0                          
    0:00:03     295.5      0.23       1.8       0.0                          
    0:00:03     295.5      0.23       1.8       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:04     303.5      0.21       1.7       0.0                          
    0:00:04     316.4      0.20       1.7       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     316.4      0.20       1.7       0.0                          
    0:00:04     316.9      0.20       1.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     316.9      0.20       1.7       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:05     300.4      0.20       1.7       0.0                          
    0:00:05     301.5      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     310.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:05     313.0      0.19       1.7       0.0                          
    0:00:06     313.0      0.19       1.7       0.0                          
    0:00:06     313.0      0.19       1.7       0.0                          
    0:00:06     313.0      0.19       1.7       0.0                          
    0:00:06     313.0      0.19       1.7       0.0                          
    0:00:06     313.0      0.19       1.7       0.0                          
    0:00:06     313.0      0.19       1.7       0.0                          
    0:00:06     313.0      0.19       1.7       0.0                          
    0:00:06     313.0      0.19       1.7       0.0                          
    0:00:06     313.0      0.19       1.7       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:15: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Running PRESTO HDLC

Statistics for case statements in always block at line 20 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
[7m--More--[0m[A
[K|            28            |    auto/auto     |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Statistics for case statements in always block at line 55 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|           Line           |  full/ parallel  |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|            56            |     no/auto      |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 20 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|    prevState_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|   northSouth_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 55 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|     lights_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[KPresto compilation completed successfully.
Warning: Overwriting design file '/home/grads/qxn5005/CSE577/scripts/TRAFFIC_lights.db'. (DDB-24)
[7m--More--[0m[A
[KElaborated 1 design.
[7m--More--[0m[A
[KCurrent design is now 'TRAFFIC_lights'.
[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  Linking design 'TRAFFIC_lights'
[7m--More--[0m[A
[K  Using the following designs and libraries:
[7m--More--[0m[A
[K  --------------------------------------------------------------------------
[7m--More--[0m[A
[K  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'
Information: Added key list 'DesignWare' to design 'TRAFFIC_lights'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     454.4      0.00       0.0       0.0                          
    0:00:01     454.4      0.00       0.0       0.0                          
    0:00:01     454.4      0.00       0.0       0.0                          
    0:00:01     454.4      0.00       0.0       0.0                          
    0:00:01     454.4      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          
    0:00:01     269.7      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     282.0      0.00       0.0       0.0                          
    0:00:01     282.0      0.00       0.0       0.0                          
    0:00:01     282.0      0.00       0.0       0.0                          
    0:00:01     282.0      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     266.5      0.00       0.0       0.0                          
    0:00:01     268.1      0.00       0.0       0.0                          
    0:00:01     268.1      0.00       0.0       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:02     268.1      0.00       0.0       0.0                          
    0:00:02     268.1      0.00       0.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     268.1      0.00       0.0       0.0                          
    0:00:02     265.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     265.9      0.00       0.0       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          
    0:00:02     260.8      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:15: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:44: The symbol 's3' is not defined. (VER-956)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Warning:  File /home/grads/qxn5005/CSE577/TRAFFIC_lights-verilog.pvl not found, or does not contain a usable description of TRAFFIC_lights. (ELAB-320)
Error:  Module 'TRAFFIC_lights' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***

  Linking design 'TRAFFIC_lights'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     419.4      0.27       2.6       0.0                          
    0:00:00     419.4      0.27       2.6       0.0                          
    0:00:00     419.4      0.27       2.6       0.0                          
    0:00:01     407.5      0.27       2.6       0.0                          
    0:00:01     407.5      0.27       2.6       0.0                          
    0:00:01     298.3      0.27       2.4       0.0                          
    0:00:01     295.3      0.30       2.5       0.0                          
    0:00:01     310.3      0.26       2.3       0.0                          
    0:00:01     315.0      0.25       2.3       0.0                          
    0:00:01     315.0      0.25       2.3       0.0                          
    0:00:01     315.0      0.25       2.3       0.0                          
    0:00:01     315.0      0.25       2.3       0.0                          
    0:00:01     315.0      0.25       2.3       0.0                          
    0:00:01     315.0      0.25       2.3       0.0                          
    0:00:01     315.0      0.25       2.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     315.0      0.25       2.3       0.0                          
    0:00:01     309.0      0.24       2.2       0.0 cnt_reg_2_/D             
    0:00:01     310.9      0.23       2.2       0.0 cnt_reg_2_/D             
    0:00:01     311.1      0.21       2.1       0.0                          
    0:00:01     306.0      0.21       2.3       0.0                          
    0:00:01     306.0      0.21       2.3       0.0                          
    0:00:02     307.0      0.21       2.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     307.0      0.21       2.2       0.0                          
    0:00:02     307.0      0.21       2.2       0.0                          
    0:00:02     302.1      0.21       2.2       0.0                          
    0:00:02     302.1      0.21       2.2       0.0                          
    0:00:02     302.1      0.21       2.2       0.0                          
    0:00:02     302.1      0.21       2.2       0.0                          
    0:00:02     302.1      0.21       2.2       0.0                          
    0:00:02     300.3      0.21       2.2       0.0                          
    0:00:02     300.3      0.21       2.2       0.0                          
    0:00:02     300.3      0.21       2.2       0.0                          
    0:00:02     300.3      0.21       2.2       0.0                          
    0:00:02     300.3      0.21       2.2       0.0                          
    0:00:02     300.3      0.21       2.2       0.0                          
    0:00:02     300.6      0.21       2.2       0.0                          
    0:00:02     300.6      0.21       2.2       0.0                          
    0:00:02     298.1      0.21       2.2       0.0                          
    0:00:02     298.1      0.21       2.2       0.0                          
    0:00:02     298.1      0.21       2.2       0.0                          
    0:00:02     298.1      0.21       2.2       0.0                          
    0:00:02     298.1      0.21       2.2       0.0                          
    0:00:02     298.1      0.21       2.2       0.0                          
    0:00:02     299.4      0.21       2.2       0.0                          
    0:00:02     308.6      0.21       2.2       0.0 cnt_reg_2_/D             

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     322.6      0.27       2.4       0.0                          
    0:00:01     326.7      0.27       2.3       0.0                          
    0:00:01     326.7      0.27       2.3       0.0                          
    0:00:02     325.9      0.27       2.3       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     275.4      0.30       2.4       0.0                          
    0:00:02     290.0      0.28       2.3       0.0                          
    0:00:02     336.0      0.26       2.3       0.0                          
    0:00:02     336.0      0.26       2.3       0.0                          
    0:00:02     334.2      0.25       2.2       0.0                          
    0:00:02     334.2      0.25       2.2       0.0                          
    0:00:02     355.8      0.25       2.2       0.0                          
    0:00:02     355.8      0.25       2.2       0.0                          
    0:00:02     346.4      0.22       2.1       0.0                          
    0:00:02     346.4      0.22       2.1       0.0                          
    0:00:03     346.4      0.22       2.1       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:03     345.9      0.22       2.1       0.0                          
    0:00:03     345.6      0.22       2.1       0.0                          
    0:00:03     345.6      0.22       2.1       0.0                          
    0:00:03     345.6      0.22       2.1       0.0                          
    0:00:03     345.1      0.22       2.1       0.0                          
    0:00:03     345.6      0.22       2.1       0.0                          
    0:00:03     345.6      0.22       2.1       0.0                          
    0:00:03     345.6      0.22       2.1       0.0                          
    0:00:03     345.1      0.22       2.1       0.0                          
    0:00:03     339.3      0.22       2.1       0.0                          
    0:00:03     339.3      0.22       2.1       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:04     328.5      0.21       2.0       0.0                          
    0:00:04     328.5      0.21       2.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     328.5      0.21       2.0       0.0                          
    0:00:04     328.5      0.21       2.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     328.5      0.21       2.0       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:00:05     329.8      0.20       1.9       0.0                          
    0:00:05     329.8      0.20       1.9       0.0                          
    0:00:05     346.6      0.20       1.9       0.0                          
    0:00:06     346.6      0.20       1.9       0.0                          
    0:00:06     346.6      0.20       1.9       0.0                          
    0:00:06     346.6      0.20       1.9       0.0                          
    0:00:06     346.6      0.20       1.9       0.0                          
    0:00:06     346.6      0.20       1.9       0.0                          
    0:00:06     346.6      0.20       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          
    0:00:06     347.5      0.19       1.9       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:15: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Running PRESTO HDLC

Statistics for case statements in always block at line 20 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
[7m--More--[0m[A
[K|            28            |    auto/auto     |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Statistics for case statements in always block at line 55 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|           Line           |  full/ parallel  |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|            56            |     no/auto      |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 20 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|    prevState_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|   northSouth_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 55 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|     lights_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[KPresto compilation completed successfully.
Warning: Overwriting design file '/home/grads/qxn5005/CSE577/scripts/TRAFFIC_lights.db'. (DDB-24)
[7m--More--[0m[A
[KElaborated 1 design.
[7m--More--[0m[A
[KCurrent design is now 'TRAFFIC_lights'.
[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  Linking design 'TRAFFIC_lights'
[7m--More--[0m[A
[K  Using the following designs and libraries:
[7m--More--[0m[A
[K  --------------------------------------------------------------------------
[7m--More--[0m[A
[K  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'
Information: Added key list 'DesignWare' to design 'TRAFFIC_lights'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     452.0      0.00       0.0       0.0                          
    0:00:00     452.0      0.00       0.0       0.0                          
    0:00:00     452.0      0.00       0.0       0.0                          
    0:00:00     452.0      0.00       0.0       0.0                          
    0:00:00     452.0      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          
    0:00:00     267.4      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     290.8      0.00       0.0       0.0                          
    0:00:01     290.8      0.00       0.0       0.0                          
    0:00:01     290.8      0.00       0.0       0.0                          
    0:00:01     290.8      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     260.6      0.00       0.0       0.0                          
    0:00:01     261.4      0.00       0.0       0.0                          
    0:00:01     261.4      0.00       0.0       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:01     261.4      0.00       0.0       0.0                          
    0:00:01     261.4      0.00       0.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     261.4      0.00       0.0       0.0                          
    0:00:02     259.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     259.2      0.00       0.0       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          
    0:00:02     255.7      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> cat c[Krep[K[K[Ktiming.rpt 
Error: unknown command 'cat' (CMD-005)
dc_shell> [11Gcat timing.rpt[11Gsource hw2_synthesis.tcl
Running PRESTO HDLC
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/Quang_TRAFFIC_LIGHT.v
Searching for ./Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/minpower/syn/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/syn_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/dw/sim_ver/Quang_TRAFFIC_LIGHT.v
Searching for /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Compiling source file /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Running PRESTO HDLC

Statistics for case statements in always block at line 19 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
[7m--More--[0m[A
[K|            27            |    auto/auto     |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Statistics for case statements in always block at line 71 in file
	'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|           Line           |  full/ parallel  |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K|            72            |     no/auto      |
[7m--More--[0m[A
[K===============================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 19 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K|    prevState_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
[7m--More--[0m[A
[K===============================================================================
[7m--More--[0m[A
[K
Inferred memory devices in process
	in routine TRAFFIC_lights line 71 in file
		'/home/grads/qxn5005/CSE577/inputs/Quang_TRAFFIC_LIGHT.v'.
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[K|     lights_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
[7m--More--[0m[A
[K===========================================================================
[7m--More--[0m[A
[KPresto compilation completed successfully.
Warning: Overwriting design file '/home/grads/qxn5005/CSE577/scripts/TRAFFIC_lights.db'. (DDB-24)
[7m--More--[0m[A
[KElaborated 1 design.
[7m--More--[0m[A
[KCurrent design is now 'TRAFFIC_lights'.
[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  Linking design 'TRAFFIC_lights'
[7m--More--[0m[A
[K  Using the following designs and libraries:
[7m--More--[0m[A
[K  --------------------------------------------------------------------------
[7m--More--[0m[A
[K  saed32rvt_ff0p85v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  saed32sram_tt1p05v25c (library)
                              /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  dw_foundation.sldb (library)
                              /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb[7m--More--[0m[A
[K
[7m--More--[0m[A
[K

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'
Information: Added key list 'DesignWare' to design 'TRAFFIC_lights'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     498.5      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:00     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          
    0:00:01     289.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Warning: Operating condition ff0p85v25c set on design TRAFFIC_lights has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRAFFIC_lights'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
    0:00:01     305.2      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     264.8      0.00       0.0       0.0                          
    0:00:01     266.9      0.00       0.0       0.0                          
    0:00:01     266.9      0.00       0.0       0.0                          
Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
    0:00:02     266.9      0.00       0.0       0.0                          
    0:00:02     266.9      0.00       0.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     266.9      0.00       0.0       0.0                          
    0:00:02     265.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     265.0      0.00       0.0       0.0                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          
    0:00:02     263.2      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> 
dc_shell> 
Thank you...
