$date
	Mon Mar 25 20:38:04 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module tb $end
$var reg 1 " rst_n $end
$upscope $end
$scope module tb $end
$var reg 1 # enqueue $end
$upscope $end
$scope module tb $end
$var reg 1 $ dequeue $end
$upscope $end
$scope module tb $end
$var reg 8 % back [7:0] $end
$upscope $end
$scope module tb $end
$var wire 8 & front [7:0] $end
$upscope $end
$scope module tb $end
$var wire 1 ' full $end
$upscope $end
$scope module tb $end
$var wire 1 ( empty $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
bx &
b0 %
0$
0#
0"
1!
$end
#50000
0!
#100000
1!
#150000
0!
#200000
1"
1!
#250000
0!
#300000
1!
#350000
0!
#400000
b11011110 %
1#
1!
#450000
0!
#500000
0(
b11011110 &
b10101101 %
1!
#550000
0!
#600000
1$
0#
1!
#650000
0!
#700000
b10101101 &
b10101110 %
0$
1#
1!
#750000
0!
#800000
b11001010 %
1!
#850000
0!
#900000
b11111110 %
1!
#950000
0!
#1000000
1'
b10101010 %
1!
#1050000
0!
#1100000
b10111011 %
1!
#1150000
0!
#1200000
b11001100 %
1!
#1250000
0!
#1300000
b11011101 %
1!
#1350000
0!
#1400000
1$
0#
1!
#1450000
0!
#1500000
0'
b10101110 &
1!
#1550000
0!
#1600000
b11001010 &
1!
#1650000
0!
#1700000
b11111110 &
1!
#1750000
0!
#1800000
1(
b10101101 &
b10101011 %
0$
1#
1!
#1850000
0!
#1900000
0(
b10101011 &
b11001101 %
1$
1!
#1950000
0!
#2000000
b11001101 &
b10101101 %
0$
1!
#2050000
0!
#2100000
b11001010 %
1!
#2150000
0!
#2200000
b11111110 %
1!
#2250000
0!
#2300000
1'
b10101010 %
1!
#2350000
0!
#2400000
b10111011 %
1!
#2450000
0!
#2500000
b11001100 %
1!
#2550000
0!
#2600000
b11011101 %
1!
#2650000
0!
#2700000
b11101111 %
1$
1!
#2750000
0!
#2800000
b10101101 &
0#
1!
#2850000
0!
#2900000
0'
b11001010 &
1!
#2950000
0!
#3000000
b11111110 &
b10101110 %
1#
1!
#3050000
0!
#3100000
b11101111 &
0#
1!
#3150000
0!
#3200000
b10101110 &
1!
#3250000
0!
#3300000
1(
b11001010 &
1!
#3350000
0!
#3400000
1!
#3450000
0!
#3500000
1!
