/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 00:25:48 CST 2026
 * 
 */
#include "bluesim_primitives.h"
#include "mkTTPoE_Top.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_4("[FSM] generate_ctrl_pkt resp=%0d kid=0x%0h", 42u);
static std::string const __str_literal_3("[FSM] kid=0x%0h evt=%0d curr=%0d next=%0d resp=%0d", 50u);
static std::string const __str_literal_5("[TOP] host_ctrl_request kid=0x%0h evt=%0d", 41u);
static std::string const __str_literal_1("[TX] build cmd resp=%0d kid=0x%0h", 33u);
static std::string const __str_literal_2("[TX] send opcode=%0h vci=%0d tx_seq=%0d rx_seq=%0d", 50u);


/* Constructor */
MOD_mkTTPoE_Top::MOD_mkTTPoE_Top(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_arbiter(simHdl, "arbiter", this),
    INST_rx_parser_mac_in_q(simHdl, "rx_parser_mac_in_q", this, 241u, 2u, (tUInt8)1u, 0u),
    INST_rx_parser_noc_out_q(simHdl, "rx_parser_noc_out_q", this, 241u, 2u, (tUInt8)1u, 0u),
    INST_rx_parser_rx_event_q(simHdl, "rx_parser_rx_event_q", this, 69u, 2u, (tUInt8)1u, 0u),
    INST_timer_array(simHdl, "timer_array", this),
    INST_tmu(simHdl, "tmu", this),
    INST_tx_builder_cmd_q(simHdl, "tx_builder_cmd_q", this, 69u, 2u, (tUInt8)1u, 0u),
    INST_tx_builder_mac_out_q(simHdl, "tx_builder_mac_out_q", this, 241u, 2u, (tUInt8)1u, 0u),
    INST_tx_builder_noc_in_q(simHdl, "tx_builder_noc_in_q", this, 241u, 2u, (tUInt8)1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_timer_array_timeout_event_out_get___d103(69u),
    DEF_arbiter_deq_event___d113(69u),
    DEF_tx_builder_noc_in_q_first____d89(241u),
    DEF_rx_parser_mac_in_q_first____d8(241u),
    DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116(165u),
    DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83(165u),
    DEF_tx_builder_cmd_q_first____d37(69u),
    DEF_rx_parser_rx_event_q_first____d99(69u),
    DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260(96u),
    DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95(241u),
    DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94(128u),
    DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262(165u),
    DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261(163u),
    DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93(120u),
    DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92(96u),
    DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322(69u),
    DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28(69u),
    DEF_mac_tx_out_get__avValue1(241u),
    DEF_noc_rx_out_get__avValue2(241u)
{
  PORT_mac_rx_in_put.setSize(241u);
  PORT_mac_rx_in_put.clear();
  PORT_noc_tx_in_put.setSize(241u);
  PORT_noc_tx_in_put.clear();
  PORT_host_ctrl_request_req.setSize(69u);
  PORT_host_ctrl_request_req.clear();
  PORT_mac_tx_out_get.setSize(241u);
  PORT_mac_tx_out_get.clear();
  PORT_noc_rx_out_get.setSize(241u);
  PORT_noc_rx_out_get.clear();
  symbol_count = 19u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTTPoE_Top::init_symbols_0()
{
  init_symbol(&symbols[0u], "arbiter", SYM_MODULE, &INST_arbiter);
  init_symbol(&symbols[1u], "host_ctrl_request_req", SYM_PORT, &PORT_host_ctrl_request_req, 69u);
  init_symbol(&symbols[2u], "mac_rx_in_put", SYM_PORT, &PORT_mac_rx_in_put, 241u);
  init_symbol(&symbols[3u], "mac_tx_out_get", SYM_PORT, &PORT_mac_tx_out_get, 241u);
  init_symbol(&symbols[4u], "noc_rx_out_get", SYM_PORT, &PORT_noc_rx_out_get, 241u);
  init_symbol(&symbols[5u], "noc_tx_in_put", SYM_PORT, &PORT_noc_tx_in_put, 241u);
  init_symbol(&symbols[6u], "RL_rl_main_fsm_pipeline", SYM_RULE);
  init_symbol(&symbols[7u], "RL_rl_route_rx_events", SYM_RULE);
  init_symbol(&symbols[8u], "RL_rl_route_timer_events", SYM_RULE);
  init_symbol(&symbols[9u], "RL_rx_parser_rl_parse_packet", SYM_RULE);
  init_symbol(&symbols[10u], "RL_tx_builder_rl_build_packet", SYM_RULE);
  init_symbol(&symbols[11u], "rx_parser_mac_in_q", SYM_MODULE, &INST_rx_parser_mac_in_q);
  init_symbol(&symbols[12u], "rx_parser_noc_out_q", SYM_MODULE, &INST_rx_parser_noc_out_q);
  init_symbol(&symbols[13u], "rx_parser_rx_event_q", SYM_MODULE, &INST_rx_parser_rx_event_q);
  init_symbol(&symbols[14u], "timer_array", SYM_MODULE, &INST_timer_array);
  init_symbol(&symbols[15u], "tmu", SYM_MODULE, &INST_tmu);
  init_symbol(&symbols[16u], "tx_builder_cmd_q", SYM_MODULE, &INST_tx_builder_cmd_q);
  init_symbol(&symbols[17u], "tx_builder_mac_out_q", SYM_MODULE, &INST_tx_builder_mac_out_q);
  init_symbol(&symbols[18u], "tx_builder_noc_in_q", SYM_MODULE, &INST_tx_builder_noc_in_q);
}


/* Rule actions */

void MOD_mkTTPoE_Top::RL_rx_parser_rl_parse_packet()
{
  tUInt8 DEF_rx_parser_mac_in_q_first_BITS_128_TO_123_2_EQ__ETC___d29;
  tUInt8 DEF_IF_rx_parser_mac_in_q_first_BITS_128_TO_123_2__ETC___d27;
  tUInt8 DEF_kid_struct_vci__h698;
  tUInt8 DEF_opcode__h606;
  tUInt32 DEF_kid_struct_mac_lsb__h697;
  tUInt32 DEF_pkt_tx_seq__h693;
  tUInt64 DEF_kid__h598;
  tUInt8 DEF_tmu_check_rx_seq_rx_parser_mac_in_q_first_BITS_ETC___d15;
  DEF_rx_parser_mac_in_q_first____d8 = INST_rx_parser_mac_in_q.METH_first();
  DEF_pkt_tx_seq__h693 = primExtract32(32u,
				       241u,
				       DEF_rx_parser_mac_in_q_first____d8,
				       32u,
				       96u,
				       32u,
				       65u);
  DEF_kid_struct_mac_lsb__h697 = primExtract32(24u,
					       241u,
					       DEF_rx_parser_mac_in_q_first____d8,
					       32u,
					       168u,
					       32u,
					       145u);
  DEF_opcode__h606 = primExtract8(6u, 241u, DEF_rx_parser_mac_in_q_first____d8, 32u, 128u, 32u, 123u);
  DEF_kid_struct_vci__h698 = DEF_rx_parser_mac_in_q_first____d8.get_bits_in_word8(3u, 25u, 2u);
  DEF_kid__h598 = (((tUInt64)(DEF_kid_struct_mac_lsb__h697)) << 40u) | (((tUInt64)(DEF_kid_struct_vci__h698)) << 38u);
  DEF_tmu_check_rx_seq_rx_parser_mac_in_q_first_BITS_ETC___d15 = INST_tmu.METH_check_rx_seq(DEF_kid__h598,
											    DEF_pkt_tx_seq__h693);
  switch (DEF_opcode__h606) {
  case (tUInt8)6u:
    DEF_IF_rx_parser_mac_in_q_first_BITS_128_TO_123_2__ETC___d27 = DEF_tmu_check_rx_seq_rx_parser_mac_in_q_first_BITS_ETC___d15 ? (tUInt8)12u : (tUInt8)14u;
    break;
  case (tUInt8)0u:
    DEF_IF_rx_parser_mac_in_q_first_BITS_128_TO_123_2__ETC___d27 = (tUInt8)6u;
    break;
  case (tUInt8)1u:
    DEF_IF_rx_parser_mac_in_q_first_BITS_128_TO_123_2__ETC___d27 = (tUInt8)7u;
    break;
  case (tUInt8)3u:
    DEF_IF_rx_parser_mac_in_q_first_BITS_128_TO_123_2__ETC___d27 = (tUInt8)9u;
    break;
  case (tUInt8)4u:
    DEF_IF_rx_parser_mac_in_q_first_BITS_128_TO_123_2__ETC___d27 = (tUInt8)10u;
    break;
  case (tUInt8)7u:
    DEF_IF_rx_parser_mac_in_q_first_BITS_128_TO_123_2__ETC___d27 = (tUInt8)13u;
    break;
  default:
    DEF_IF_rx_parser_mac_in_q_first_BITS_128_TO_123_2__ETC___d27 = (tUInt8)0u;
  }
  DEF_rx_parser_mac_in_q_first_BITS_128_TO_123_2_EQ__ETC___d29 = DEF_opcode__h606 == (tUInt8)6u && DEF_tmu_check_rx_seq_rx_parser_mac_in_q_first_BITS_ETC___d15;
  DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28.set_bits_in_word((tUInt8)(DEF_kid__h598 >> 59u),
										2u,
										0u,
										5u).set_whole_word((tUInt32)(DEF_kid__h598 >> 27u),
												   1u).set_whole_word((((tUInt32)(134217727u & DEF_kid__h598)) << 5u) | (tUInt32)(DEF_IF_rx_parser_mac_in_q_first_BITS_128_TO_123_2__ETC___d27),
														      0u);
  INST_rx_parser_mac_in_q.METH_deq();
  INST_rx_parser_rx_event_q.METH_enq(DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28);
  if (DEF_rx_parser_mac_in_q_first_BITS_128_TO_123_2_EQ__ETC___d29)
    INST_rx_parser_noc_out_q.METH_enq(DEF_rx_parser_mac_in_q_first____d8);
  if (DEF_rx_parser_mac_in_q_first_BITS_128_TO_123_2_EQ__ETC___d29)
    INST_tmu.METH_update_rx_seq(DEF_kid__h598);
}

void MOD_mkTTPoE_Top::RL_tx_builder_rl_build_packet()
{
  tUInt64 DEF_x__h1801;
  tUInt8 DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d51;
  tUInt8 DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d47;
  tUInt8 DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d70;
  tUInt8 DEF_x1_avValue_fst_ttp_opcode__h1642;
  tUInt32 DEF_x1_avValue_fst_ttp_payload_len__h1645;
  tUInt8 DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_7_8_ETC___d50;
  tUInt32 DEF_x1_avValue_fst_ttp_tx_seq__h1646;
  tUInt8 DEF_x1_avValue_fst_ttp_vci__h1643;
  tUInt8 DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38;
  tUInt32 DEF_y_avValue_ttp_payload_len__h1550;
  tUInt32 DEF__theResult___fst_ttp_tx_seq__h1639;
  tUInt32 DEF_x1_avValue_fst_ttp_rx_seq__h1647;
  tUInt64 DEF_tx_builder_cmd_q_first__7_BITS_68_TO_5___d39;
  tUInt32 DEF_v__h1319;
  tUInt32 DEF_AVMeth_tmu_get_and_inc_tx_seq;
  DEF_tx_builder_noc_in_q_first____d89 = INST_tx_builder_noc_in_q.METH_first();
  DEF_tx_builder_cmd_q_first____d37 = INST_tx_builder_cmd_q.METH_first();
  DEF_tx_builder_cmd_q_first__7_BITS_68_TO_5___d39 = primExtract64(64u,
								   69u,
								   DEF_tx_builder_cmd_q_first____d37,
								   32u,
								   68u,
								   32u,
								   5u);
  DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83 = INST_tmu.METH_read_context(DEF_tx_builder_cmd_q_first__7_BITS_68_TO_5___d39);
  DEF_x1_avValue_fst_ttp_rx_seq__h1647 = DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83.get_whole_word(2u);
  DEF__theResult___fst_ttp_tx_seq__h1639 = DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83.get_whole_word(1u);
  DEF_y_avValue_ttp_payload_len__h1550 = DEF_tx_builder_noc_in_q_first____d89.get_bits_in_word32(3u,
												 1u,
												 16u);
  DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 = DEF_tx_builder_cmd_q_first____d37.get_bits_in_word8(0u,
													0u,
													5u);
  DEF_x1_avValue_fst_ttp_vci__h1643 = DEF_tx_builder_cmd_q_first____d37.get_bits_in_word8(0u,
											  29u,
											  2u);
  DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_7_8_ETC___d50 = DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)7u || DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)8u;
  switch (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38) {
  case (tUInt8)7u:
  case (tUInt8)8u:
    DEF_x1_avValue_fst_ttp_payload_len__h1645 = DEF_y_avValue_ttp_payload_len__h1550;
    break;
  default:
    DEF_x1_avValue_fst_ttp_payload_len__h1645 = 0u;
  }
  switch (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38) {
  case (tUInt8)7u:
  case (tUInt8)8u:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)6u;
    break;
  case (tUInt8)2u:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)1u;
    break;
  case (tUInt8)3u:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)2u;
    break;
  case (tUInt8)4u:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)3u;
    break;
  case (tUInt8)5u:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)4u;
    break;
  case (tUInt8)6u:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)5u;
    break;
  case (tUInt8)9u:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)7u;
    break;
  case (tUInt8)10u:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)8u;
    break;
  case (tUInt8)11u:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)9u;
    break;
  default:
    DEF_x1_avValue_fst_ttp_opcode__h1642 = (tUInt8)0u;
  }
  DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d47 = (!(DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)0u) && !(DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)12u)) && !(DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)13u);
  DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d70 = DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d47 && (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_7_8_ETC___d50 || (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)1u || (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)2u || (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)3u || (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)4u || (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)5u || (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)6u || (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)9u || (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)10u || DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38 == (tUInt8)11u)))))))));
  DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d51 = DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d47 && DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_7_8_ETC___d50;
  DEF_x__h1801 = 281474976710655llu & ((((tUInt64)(0u)) << 24u) | (tUInt64)(DEF_tx_builder_cmd_q_first____d37.get_bits_in_word32(0u,
																 5u,
																 24u)));
  INST_tx_builder_cmd_q.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,5,64",
		   &__str_literal_1,
		   DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38,
		   DEF_tx_builder_cmd_q_first__7_BITS_68_TO_5___d39);
  if (DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d51)
    INST_tx_builder_noc_in_q.METH_deq();
  if (DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d51)
    DEF_AVMeth_tmu_get_and_inc_tx_seq = INST_tmu.METH_get_and_inc_tx_seq(DEF_tx_builder_cmd_q_first__7_BITS_68_TO_5___d39);
  else
    DEF_AVMeth_tmu_get_and_inc_tx_seq = 2863311530u;
  DEF_v__h1319 = DEF_AVMeth_tmu_get_and_inc_tx_seq;
  switch (DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0___d38) {
  case (tUInt8)7u:
  case (tUInt8)8u:
    DEF_x1_avValue_fst_ttp_tx_seq__h1646 = DEF_v__h1319;
    break;
  default:
    DEF_x1_avValue_fst_ttp_tx_seq__h1646 = DEF__theResult___fst_ttp_tx_seq__h1639;
  }
  DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92.set_whole_word(DEF_x1_avValue_fst_ttp_tx_seq__h1646,
									      2u).set_whole_word(DEF_x1_avValue_fst_ttp_rx_seq__h1647,
												 1u).set_whole_word(0u,
														    0u);
  DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93.build_concat(72057594037927935llu & (((((tUInt64)((tUInt8)0u)) << 48u) | (((tUInt64)(DEF_x1_avValue_fst_ttp_payload_len__h1645)) << 32u)) | (tUInt64)(DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92.get_whole_word(2u))),
									     64u,
									     56u).set_whole_word(DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92.get_whole_word(1u),
												 1u).set_whole_word(DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92.get_whole_word(0u),
														    0u);
  DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94.set_whole_word(((((tUInt32)(DEF_x1_avValue_fst_ttp_opcode__h1642)) << 26u) | (((tUInt32)(DEF_x1_avValue_fst_ttp_vci__h1643)) << 24u)) | DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93.get_bits_in_word32(3u,
																																			0u,
																																			24u),
									      3u).set_whole_word(DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93.get_whole_word(2u),
												 2u).set_whole_word(DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93.get_whole_word(1u),
														    1u).set_whole_word(DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93.get_whole_word(0u),
																       0u);
  DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95.set_bits_in_word((tUInt32)(DEF_x__h1801 >> 31u),
										 7u,
										 0u,
										 17u).set_whole_word((((tUInt32)(2147483647u & DEF_x__h1801)) << 1u) | (tUInt32)((tUInt8)(12302652060662209222llu >> 63u)),
												     6u).set_whole_word((tUInt32)(12302652060662209222llu >> 31u),
															5u).set_whole_word((((tUInt32)(2147483647u & 12302652060662209222llu)) << 1u) | (tUInt32)(DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94.get_bits_in_word8(3u,
																																				 31u,
																																				 1u)),
																	   4u).set_whole_word(primExtract32(32u,
																					    128u,
																					    DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94,
																					    32u,
																					    126u,
																					    32u,
																					    95u),
																			      3u).set_whole_word(primExtract32(32u,
																							       128u,
																							       DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94,
																							       32u,
																							       94u,
																							       32u,
																							       63u),
																						 2u).set_whole_word(primExtract32(32u,
																										  128u,
																										  DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94,
																										  32u,
																										  62u,
																										  32u,
																										  31u),
																								    1u).set_whole_word((DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94.get_bits_in_word32(0u,
																																					0u,
																																					31u) << 1u) | (tUInt32)(DEF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_7_8_ETC___d50),
																										       0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d70)
      dollar_display(sim_hdl,
		     this,
		     "s,6,2,32,32",
		     &__str_literal_2,
		     DEF_x1_avValue_fst_ttp_opcode__h1642,
		     DEF_x1_avValue_fst_ttp_vci__h1643,
		     DEF_x1_avValue_fst_ttp_tx_seq__h1646,
		     DEF_x1_avValue_fst_ttp_rx_seq__h1647);
  if (DEF_NOT_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ_ETC___d70)
    INST_tx_builder_mac_out_q.METH_enq(DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95);
}

void MOD_mkTTPoE_Top::RL_rl_route_rx_events()
{
  DEF_rx_parser_rx_event_q_first____d99 = INST_rx_parser_rx_event_q.METH_first();
  INST_rx_parser_rx_event_q.METH_deq();
  INST_arbiter.METH_enq_rx_event(DEF_rx_parser_rx_event_q_first____d99);
}

void MOD_mkTTPoE_Top::RL_rl_route_timer_events()
{
  tUWide DEF_AVMeth_timer_array_timeout_event_out_get(69u, false);
  DEF_AVMeth_timer_array_timeout_event_out_get = INST_timer_array.METH_timeout_event_out_get();
  DEF_timer_array_timeout_event_out_get___d103 = DEF_AVMeth_timer_array_timeout_event_out_get;
  INST_arbiter.METH_enq_in_event(DEF_timer_array_timeout_event_out_get___d103);
}

void MOD_mkTTPoE_Top::RL_rl_main_fsm_pipeline()
{
  tUInt8 DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d211;
  tUInt8 DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d207;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d230;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d264;
  tUInt8 DEF_NOT_IF_tmu_read_context_arbiter_deq_event_13_B_ETC___d229;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d299;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d321;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d123;
  tUInt8 DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d215;
  tUInt8 DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d206;
  tUInt8 DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d199;
  tUInt8 DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_24_49___d212;
  tUInt8 DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d202;
  tUInt8 DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d283;
  tUInt8 DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3_25___d200;
  tUInt8 DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12_37___d208;
  tUInt8 DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6_29___d279;
  tUInt8 DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d204;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d118;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d144;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d141;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d154;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_1___d119;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_2___d127;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3___d125;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6___d129;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_7___d131;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_8___d134;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_9___d139;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_10___d142;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12___d137;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_24___d149;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_29___d147;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_30___d155;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_31___d178;
  tUInt8 DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d171;
  tUInt8 DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d198;
  tUInt8 DEF__theResult___way_idx__h2435;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117;
  tUInt64 DEF_arbiter_deq_event_13_BITS_68_TO_5___d114;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d153;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d151;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d150;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d148;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d146;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d143;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d140;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d135;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d133;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d130;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d128;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d120;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d156;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d177;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d176;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d175;
  tUInt8 DEF_arbiter_deq_event_13_BITS_4_TO_0___d115;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d174;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d173;
  tUInt8 DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d172;
  tUInt8 DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d280;
  tUWide DEF_AVMeth_arbiter_deq_event(69u, false);
  DEF_AVMeth_arbiter_deq_event = INST_arbiter.METH_deq_event();
  DEF_arbiter_deq_event___d113 = DEF_AVMeth_arbiter_deq_event;
  DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 = DEF_arbiter_deq_event___d113.get_bits_in_word8(0u,
											       0u,
											       5u);
  DEF_arbiter_deq_event_13_BITS_68_TO_5___d114 = primExtract64(64u,
							       69u,
							       DEF_arbiter_deq_event___d113,
							       32u,
							       68u,
							       32u,
							       5u);
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116 = INST_tmu.METH_read_context(DEF_arbiter_deq_event_13_BITS_68_TO_5___d114);
  wop_primExtractWide(96u,
		      165u,
		      DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116,
		      32u,
		      95u,
		      32u,
		      0u,
		      DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260);
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116.get_bits_in_word8(3u,
																		  0u,
																		  3u);
  DEF__theResult___way_idx__h2435 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116.get_bits_in_word8(5u,
														    3u,
														    1u);
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_31___d178 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)31u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_30___d155 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)30u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_29___d147 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)29u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_10___d142 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)10u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_24___d149 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)24u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12___d137 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)12u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_9___d139 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)9u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_8___d134 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)8u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_7___d131 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)7u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6___d129 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)6u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3___d125 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)3u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_2___d127 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)2u;
  DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_1___d119 = DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)1u;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d154 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117 == (tUInt8)6u;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d156 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d154 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_30___d155;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d141 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117 == (tUInt8)5u;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d143 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d141 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_10___d142;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117 == (tUInt8)4u;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d172 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3___d125;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d176 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12___d137;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d128 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_2___d127;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d140 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_9___d139;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d151 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_24___d149;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d153 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121 && DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)25u;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d144 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117 == (tUInt8)3u;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d146 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d144 && DEF_arbiter_deq_event_13_BITS_4_TO_0___d115 == (tUInt8)28u;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d148 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d144 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_29___d147;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117 == (tUInt8)2u;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d174 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6___d129;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d175 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_7___d131;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d133 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122 && (DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6___d129 || DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_7___d131);
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d135 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_8___d134;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d150 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_24___d149;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d118 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117 == (tUInt8)1u;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d177 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d118 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12___d137;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d120 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d118 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_1___d119;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d130 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d118 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6___d129;
  DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d204 = !DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d118;
  DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6_29___d279 = !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6___d129;
  DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d280 = DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d204 || DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6_29___d279;
  DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12_37___d208 = !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12___d137;
  DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3_25___d200 = !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3___d125;
  DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d202 = !DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122;
  DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d283 = DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d202 || !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_7___d131;
  DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_24_49___d212 = !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_24___d149;
  DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d199 = !DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121;
  DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d206 = (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d202 || DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3_25___d200) && (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d204 || DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3_25___d200);
  DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d215 = (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d199 || DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_24_49___d212) && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d153 || DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d156);
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d123 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122 || DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d118;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d173 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d123 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3___d125;
  DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d198 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d120 ? (tUInt8)1u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d172 ? (tUInt8)7u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d173 ? (tUInt8)12u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d128 ? (tUInt8)4u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d130 ? (tUInt8)0u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d174 ? (tUInt8)2u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d175 ? (tUInt8)0u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d135 ? (tUInt8)15u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d176 ? (tUInt8)9u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d177 ? (tUInt8)11u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d140 ? (tUInt8)6u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d143 ? (tUInt8)16u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d146 ? (tUInt8)2u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d148 ? (tUInt8)3u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d150 ? (tUInt8)1u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d151 ? (tUInt8)14u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d153 ? (tUInt8)4u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d156 ? (tUInt8)5u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d154 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_31___d178 ? (tUInt8)6u : (tUInt8)0u))))))))))))))))));
  DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d171 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d120 ? (tUInt8)2u : ((DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121 || DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d123) && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3___d125 ? (tUInt8)0u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d128 ? (tUInt8)5u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d130 ? (tUInt8)3u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d133 ? (tUInt8)4u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d135 ? (tUInt8)1u : ((DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d121 || DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d118) && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12___d137 ? (tUInt8)0u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d140 ? (tUInt8)6u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d143 ? (tUInt8)1u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d146 ? (tUInt8)4u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d148 ? (tUInt8)1u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d150 ? (tUInt8)2u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d151 ? (tUInt8)0u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d153 ? (tUInt8)5u : (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d156 ? (tUInt8)1u : (tUInt8)0u))))))))))))));
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d321 = (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d120 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d172 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d173 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d128 || (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d280 && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d174 || (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d283 && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d135 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d176 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d177 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d140 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d143 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d146 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d148 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d150 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d151 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d153 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d154 && (DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_30___d155 || DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_31___d178))))))))))))))))))) && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d120 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d172 || DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d206));
  DEF_NOT_IF_tmu_read_context_arbiter_deq_event_13_B_ETC___d229 = !(DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d171 == DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117);
  DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d207 = (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d199 || DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3_25___d200) && DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d206;
  DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d211 = (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d199 || DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12_37___d208) && (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d204 || DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_12_37___d208);
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d299 = ((DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d133 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d135 || (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d211 && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d140 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d143 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d146 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d148 || DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d215))))))) && DEF_NOT_IF_tmu_read_context_arbiter_deq_event_13_B_ETC___d229) && (((DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d204 || !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_1___d119) && (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d202 || DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_24_49___d212)) && (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d207 && ((DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d199 || !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_2___d127) && (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d280 && ((((DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d202 || DEF_NOT_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_6_29___d279) && DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d283) && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d135 || (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d211 && ((DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d199 || !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_9___d139) && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d143 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d148 || DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d156)))))) || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d133 || DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d146))))));
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d230 = (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d120 || (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d207 && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d128 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d130 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d133 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d135 || (DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d211 && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d140 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d143 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d146 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d148 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d150 || DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d215)))))))))))) && DEF_NOT_IF_tmu_read_context_arbiter_deq_event_13_B_ETC___d229;
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d264 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d230 && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d120 || DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d150);
  DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261.set_bits_in_word((tUInt8)(DEF_arbiter_deq_event_13_BITS_68_TO_5___d114 >> 61u),
										 5u,
										 0u,
										 3u).set_whole_word((tUInt32)(DEF_arbiter_deq_event_13_BITS_68_TO_5___d114 >> 29u),
												    4u).build_concat(((((tUInt64)((tUInt32)(536870911u & DEF_arbiter_deq_event_13_BITS_68_TO_5___d114))) << 35u) | (((tUInt64)(DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d171)) << 32u)) | (tUInt64)(DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260.get_whole_word(2u)),
														     64u,
														     64u).set_whole_word(DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260.get_whole_word(1u),
																	 1u).set_whole_word(DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260.get_whole_word(0u),
																			    0u);
  DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262.set_bits_in_word((tUInt8)31u & ((((DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d120 || ((DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d172 || ((DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d122 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3___d125) || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d118 && DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_3___d125))) || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d128 || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d130 || ((DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d174 || DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d175) || ((DEF_NOT_tmu_read_context_arbiter_deq_event_13_BITS_ETC___d202 || !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_8___d134) && ((DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d176 || DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d177) || (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d140 || ((!DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d141 || !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_10___d142) && (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d146 || ((!DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d144 || !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_29___d147) && (!DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d154 || !DEF_arbiter_deq_event_13_BITS_4_TO_0_15_EQ_30___d155)))))))))))) << 4u) | (DEF__theResult___way_idx__h2435 << 3u)) | DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261.get_bits_in_word8(5u,
																																																																																																																																																																																																														 0u,
																																																																																																																																																																																																														 3u)),
										 5u,
										 0u,
										 5u).set_whole_word(DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261.get_whole_word(4u),
												    4u).set_whole_word(DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261.get_whole_word(3u),
														       3u).set_whole_word(DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261.get_whole_word(2u),
																	  2u).set_whole_word(DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261.get_whole_word(1u),
																			     1u).set_whole_word(DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261.get_whole_word(0u),
																						0u);
  DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322.set_bits_in_word((tUInt8)(DEF_arbiter_deq_event_13_BITS_68_TO_5___d114 >> 59u),
										 2u,
										 0u,
										 5u).set_whole_word((tUInt32)(DEF_arbiter_deq_event_13_BITS_68_TO_5___d114 >> 27u),
												    1u).set_whole_word((((tUInt32)(134217727u & DEF_arbiter_deq_event_13_BITS_68_TO_5___d114)) << 5u) | (tUInt32)(DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d198),
														       0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,5,3,3,5",
		   &__str_literal_3,
		   DEF_arbiter_deq_event_13_BITS_68_TO_5___d114,
		   DEF_arbiter_deq_event_13_BITS_4_TO_0___d115,
		   DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d117,
		   DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d171,
		   DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d198);
  if (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d230)
    INST_tmu.METH_write_context(DEF_arbiter_deq_event_13_BITS_68_TO_5___d114,
				DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262);
  if (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d264)
    INST_timer_array.METH_start_timer(DEF_arbiter_deq_event_13_BITS_68_TO_5___d114,
				      DEF__theResult___way_idx__h2435,
				      250u);
  if (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d299)
    INST_timer_array.METH_stop_timer(DEF_arbiter_deq_event_13_BITS_68_TO_5___d114,
				     DEF__theResult___way_idx__h2435);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d321)
      dollar_display(sim_hdl,
		     this,
		     "s,5,64",
		     &__str_literal_4,
		     DEF_IF_tmu_read_context_arbiter_deq_event_13_BITS__ETC___d198,
		     DEF_arbiter_deq_event_13_BITS_68_TO_5___d114);
  if (DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d321)
    INST_tx_builder_cmd_q.METH_enq(DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322);
}


/* Methods */

void MOD_mkTTPoE_Top::METH_mac_rx_in_put(tUWide ARG_mac_rx_in_put)
{
  PORT_mac_rx_in_put = ARG_mac_rx_in_put;
  INST_rx_parser_mac_in_q.METH_enq(ARG_mac_rx_in_put);
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_mac_rx_in_put()
{
  tUInt8 DEF_CAN_FIRE_mac_rx_in_put;
  tUInt8 PORT_RDY_mac_rx_in_put;
  DEF_CAN_FIRE_mac_rx_in_put = INST_rx_parser_mac_in_q.METH_i_notFull();
  PORT_RDY_mac_rx_in_put = DEF_CAN_FIRE_mac_rx_in_put;
  return PORT_RDY_mac_rx_in_put;
}

tUWide MOD_mkTTPoE_Top::METH_mac_tx_out_get()
{
  DEF_mac_tx_out_get__avValue1 = INST_tx_builder_mac_out_q.METH_first();
  PORT_mac_tx_out_get = DEF_mac_tx_out_get__avValue1;
  INST_tx_builder_mac_out_q.METH_deq();
  return PORT_mac_tx_out_get;
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_mac_tx_out_get()
{
  tUInt8 DEF_CAN_FIRE_mac_tx_out_get;
  tUInt8 PORT_RDY_mac_tx_out_get;
  DEF_CAN_FIRE_mac_tx_out_get = INST_tx_builder_mac_out_q.METH_i_notEmpty();
  PORT_RDY_mac_tx_out_get = DEF_CAN_FIRE_mac_tx_out_get;
  return PORT_RDY_mac_tx_out_get;
}

tUWide MOD_mkTTPoE_Top::METH_noc_rx_out_get()
{
  DEF_noc_rx_out_get__avValue2 = INST_rx_parser_noc_out_q.METH_first();
  PORT_noc_rx_out_get = DEF_noc_rx_out_get__avValue2;
  INST_rx_parser_noc_out_q.METH_deq();
  return PORT_noc_rx_out_get;
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_noc_rx_out_get()
{
  tUInt8 DEF_CAN_FIRE_noc_rx_out_get;
  tUInt8 PORT_RDY_noc_rx_out_get;
  DEF_CAN_FIRE_noc_rx_out_get = INST_rx_parser_noc_out_q.METH_i_notEmpty();
  PORT_RDY_noc_rx_out_get = DEF_CAN_FIRE_noc_rx_out_get;
  return PORT_RDY_noc_rx_out_get;
}

void MOD_mkTTPoE_Top::METH_noc_tx_in_put(tUWide ARG_noc_tx_in_put)
{
  PORT_noc_tx_in_put = ARG_noc_tx_in_put;
  INST_tx_builder_noc_in_q.METH_enq(ARG_noc_tx_in_put);
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_noc_tx_in_put()
{
  tUInt8 DEF_CAN_FIRE_noc_tx_in_put;
  tUInt8 PORT_RDY_noc_tx_in_put;
  DEF_CAN_FIRE_noc_tx_in_put = INST_tx_builder_noc_in_q.METH_i_notFull();
  PORT_RDY_noc_tx_in_put = DEF_CAN_FIRE_noc_tx_in_put;
  return PORT_RDY_noc_tx_in_put;
}

void MOD_mkTTPoE_Top::METH_host_ctrl_request(tUWide ARG_host_ctrl_request_req)
{
  tUInt8 DEF_host_ctrl_request_req_BITS_4_TO_0___d324;
  tUInt64 DEF_req_kid__h3316;
  PORT_host_ctrl_request_req = ARG_host_ctrl_request_req;
  DEF_req_kid__h3316 = primExtract64(64u, 69u, ARG_host_ctrl_request_req, 32u, 68u, 32u, 5u);
  DEF_host_ctrl_request_req_BITS_4_TO_0___d324 = ARG_host_ctrl_request_req.get_bits_in_word8(0u,
											     0u,
											     5u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,5",
		   &__str_literal_5,
		   DEF_req_kid__h3316,
		   DEF_host_ctrl_request_req_BITS_4_TO_0___d324);
  INST_arbiter.METH_enq_tx_event(ARG_host_ctrl_request_req);
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_host_ctrl_request()
{
  tUInt8 DEF_CAN_FIRE_host_ctrl_request;
  tUInt8 PORT_RDY_host_ctrl_request;
  DEF_CAN_FIRE_host_ctrl_request = INST_arbiter.METH_RDY_enq_tx_event();
  PORT_RDY_host_ctrl_request = DEF_CAN_FIRE_host_ctrl_request;
  return PORT_RDY_host_ctrl_request;
}


/* Reset routines */

void MOD_mkTTPoE_Top::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_tx_builder_noc_in_q.reset_RST(ARG_rst_in);
  INST_tx_builder_mac_out_q.reset_RST(ARG_rst_in);
  INST_tx_builder_cmd_q.reset_RST(ARG_rst_in);
  INST_tmu.reset_RST_N(ARG_rst_in);
  INST_timer_array.reset_RST_N(ARG_rst_in);
  INST_rx_parser_rx_event_q.reset_RST(ARG_rst_in);
  INST_rx_parser_noc_out_q.reset_RST(ARG_rst_in);
  INST_rx_parser_mac_in_q.reset_RST(ARG_rst_in);
  INST_arbiter.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTTPoE_Top::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTTPoE_Top::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_arbiter.dump_state(indent + 2u);
  INST_rx_parser_mac_in_q.dump_state(indent + 2u);
  INST_rx_parser_noc_out_q.dump_state(indent + 2u);
  INST_rx_parser_rx_event_q.dump_state(indent + 2u);
  INST_timer_array.dump_state(indent + 2u);
  INST_tmu.dump_state(indent + 2u);
  INST_tx_builder_cmd_q.dump_state(indent + 2u);
  INST_tx_builder_mac_out_q.dump_state(indent + 2u);
  INST_tx_builder_noc_in_q.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTTPoE_Top::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 31u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94", 128u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93", 120u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261", 163u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "arbiter_deq_event___d113", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mac_tx_out_get__avValue1", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "noc_rx_out_get__avValue2", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rx_parser_mac_in_q_first____d8", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rx_parser_rx_event_q_first____d99", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "timer_array_timeout_event_out_get___d103", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tx_builder_cmd_q_first____d37", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tx_builder_noc_in_q_first____d89", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "host_ctrl_request_req", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mac_rx_in_put", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mac_tx_out_get", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "noc_rx_out_get", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "noc_tx_in_put", 241u);
  num = INST_rx_parser_mac_in_q.dump_VCD_defs(num);
  num = INST_rx_parser_noc_out_q.dump_VCD_defs(num);
  num = INST_rx_parser_rx_event_q.dump_VCD_defs(num);
  num = INST_tx_builder_cmd_q.dump_VCD_defs(num);
  num = INST_tx_builder_mac_out_q.dump_VCD_defs(num);
  num = INST_tx_builder_noc_in_q.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_arbiter.dump_VCD_defs(l);
    num = INST_timer_array.dump_VCD_defs(l);
    num = INST_tmu.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTTPoE_Top::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTTPoE_Top &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkTTPoE_Top::vcd_defs(tVCDDumpType dt, MOD_mkTTPoE_Top &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 120u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 163u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 241u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92) != DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92, 96u);
	backing.DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92 = DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92;
      }
      ++num;
      if ((backing.DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94) != DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94, 128u);
	backing.DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94 = DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93) != DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93)
      {
	vcd_write_val(sim_hdl, num, DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93, 120u);
	backing.DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93 = DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93;
      }
      ++num;
      if ((backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95) != DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95)
      {
	vcd_write_val(sim_hdl, num, DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95, 241u);
	backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95 = DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95;
      }
      ++num;
      if ((backing.DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261) != DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261)
      {
	vcd_write_val(sim_hdl, num, DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261, 163u);
	backing.DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261 = DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261;
      }
      ++num;
      if ((backing.DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322) != DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322)
      {
	vcd_write_val(sim_hdl, num, DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322, 69u);
	backing.DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322 = DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322;
      }
      ++num;
      if ((backing.DEF_arbiter_deq_event___d113) != DEF_arbiter_deq_event___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_arbiter_deq_event___d113, 69u);
	backing.DEF_arbiter_deq_event___d113 = DEF_arbiter_deq_event___d113;
      }
      ++num;
      if ((backing.DEF_mac_tx_out_get__avValue1) != DEF_mac_tx_out_get__avValue1)
      {
	vcd_write_val(sim_hdl, num, DEF_mac_tx_out_get__avValue1, 241u);
	backing.DEF_mac_tx_out_get__avValue1 = DEF_mac_tx_out_get__avValue1;
      }
      ++num;
      if ((backing.DEF_noc_rx_out_get__avValue2) != DEF_noc_rx_out_get__avValue2)
      {
	vcd_write_val(sim_hdl, num, DEF_noc_rx_out_get__avValue2, 241u);
	backing.DEF_noc_rx_out_get__avValue2 = DEF_noc_rx_out_get__avValue2;
      }
      ++num;
      if ((backing.DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28) != DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28, 69u);
	backing.DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28 = DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28;
      }
      ++num;
      if ((backing.DEF_rx_parser_mac_in_q_first____d8) != DEF_rx_parser_mac_in_q_first____d8)
      {
	vcd_write_val(sim_hdl, num, DEF_rx_parser_mac_in_q_first____d8, 241u);
	backing.DEF_rx_parser_mac_in_q_first____d8 = DEF_rx_parser_mac_in_q_first____d8;
      }
      ++num;
      if ((backing.DEF_rx_parser_rx_event_q_first____d99) != DEF_rx_parser_rx_event_q_first____d99)
      {
	vcd_write_val(sim_hdl, num, DEF_rx_parser_rx_event_q_first____d99, 69u);
	backing.DEF_rx_parser_rx_event_q_first____d99 = DEF_rx_parser_rx_event_q_first____d99;
      }
      ++num;
      if ((backing.DEF_timer_array_timeout_event_out_get___d103) != DEF_timer_array_timeout_event_out_get___d103)
      {
	vcd_write_val(sim_hdl, num, DEF_timer_array_timeout_event_out_get___d103, 69u);
	backing.DEF_timer_array_timeout_event_out_get___d103 = DEF_timer_array_timeout_event_out_get___d103;
      }
      ++num;
      if ((backing.DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116) != DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116)
      {
	vcd_write_val(sim_hdl, num, DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116, 165u);
	backing.DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116;
      }
      ++num;
      if ((backing.DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260) != DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260, 96u);
	backing.DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260;
      }
      ++num;
      if ((backing.DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262) != DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262)
      {
	vcd_write_val(sim_hdl, num, DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262, 165u);
	backing.DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262;
      }
      ++num;
      if ((backing.DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83) != DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83)
      {
	vcd_write_val(sim_hdl, num, DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83, 165u);
	backing.DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83 = DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83;
      }
      ++num;
      if ((backing.DEF_tx_builder_cmd_q_first____d37) != DEF_tx_builder_cmd_q_first____d37)
      {
	vcd_write_val(sim_hdl, num, DEF_tx_builder_cmd_q_first____d37, 69u);
	backing.DEF_tx_builder_cmd_q_first____d37 = DEF_tx_builder_cmd_q_first____d37;
      }
      ++num;
      if ((backing.DEF_tx_builder_noc_in_q_first____d89) != DEF_tx_builder_noc_in_q_first____d89)
      {
	vcd_write_val(sim_hdl, num, DEF_tx_builder_noc_in_q_first____d89, 241u);
	backing.DEF_tx_builder_noc_in_q_first____d89 = DEF_tx_builder_noc_in_q_first____d89;
      }
      ++num;
      if ((backing.PORT_host_ctrl_request_req) != PORT_host_ctrl_request_req)
      {
	vcd_write_val(sim_hdl, num, PORT_host_ctrl_request_req, 69u);
	backing.PORT_host_ctrl_request_req = PORT_host_ctrl_request_req;
      }
      ++num;
      if ((backing.PORT_mac_rx_in_put) != PORT_mac_rx_in_put)
      {
	vcd_write_val(sim_hdl, num, PORT_mac_rx_in_put, 241u);
	backing.PORT_mac_rx_in_put = PORT_mac_rx_in_put;
      }
      ++num;
      if ((backing.PORT_mac_tx_out_get) != PORT_mac_tx_out_get)
      {
	vcd_write_val(sim_hdl, num, PORT_mac_tx_out_get, 241u);
	backing.PORT_mac_tx_out_get = PORT_mac_tx_out_get;
      }
      ++num;
      if ((backing.PORT_noc_rx_out_get) != PORT_noc_rx_out_get)
      {
	vcd_write_val(sim_hdl, num, PORT_noc_rx_out_get, 241u);
	backing.PORT_noc_rx_out_get = PORT_noc_rx_out_get;
      }
      ++num;
      if ((backing.PORT_noc_tx_in_put) != PORT_noc_tx_in_put)
      {
	vcd_write_val(sim_hdl, num, PORT_noc_tx_in_put, 241u);
	backing.PORT_noc_tx_in_put = PORT_noc_tx_in_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92, 96u);
      backing.DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92 = DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d92;
      vcd_write_val(sim_hdl, num++, DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94, 128u);
      backing.DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94 = DEF_IF_tx_builder_cmd_q_first__7_BITS_4_TO_0_8_EQ__ETC___d94;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93, 120u);
      backing.DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93 = DEF__0x0_CONCAT_IF_tx_builder_cmd_q_first__7_BITS_4_ETC___d93;
      vcd_write_val(sim_hdl, num++, DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95, 241u);
      backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95 = DEF__0x0_CONCAT_tx_builder_cmd_q_first__7_BITS_28_T_ETC___d95;
      vcd_write_val(sim_hdl, num++, DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261, 163u);
      backing.DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261 = DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d261;
      vcd_write_val(sim_hdl, num++, DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322, 69u);
      backing.DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322 = DEF_arbiter_deq_event_13_BITS_68_TO_5_14_CONCAT_IF_ETC___d322;
      vcd_write_val(sim_hdl, num++, DEF_arbiter_deq_event___d113, 69u);
      backing.DEF_arbiter_deq_event___d113 = DEF_arbiter_deq_event___d113;
      vcd_write_val(sim_hdl, num++, DEF_mac_tx_out_get__avValue1, 241u);
      backing.DEF_mac_tx_out_get__avValue1 = DEF_mac_tx_out_get__avValue1;
      vcd_write_val(sim_hdl, num++, DEF_noc_rx_out_get__avValue2, 241u);
      backing.DEF_noc_rx_out_get__avValue2 = DEF_noc_rx_out_get__avValue2;
      vcd_write_val(sim_hdl, num++, DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28, 69u);
      backing.DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28 = DEF_rx_parser_mac_in_q_first_BITS_168_TO_145_CONCA_ETC___d28;
      vcd_write_val(sim_hdl, num++, DEF_rx_parser_mac_in_q_first____d8, 241u);
      backing.DEF_rx_parser_mac_in_q_first____d8 = DEF_rx_parser_mac_in_q_first____d8;
      vcd_write_val(sim_hdl, num++, DEF_rx_parser_rx_event_q_first____d99, 69u);
      backing.DEF_rx_parser_rx_event_q_first____d99 = DEF_rx_parser_rx_event_q_first____d99;
      vcd_write_val(sim_hdl, num++, DEF_timer_array_timeout_event_out_get___d103, 69u);
      backing.DEF_timer_array_timeout_event_out_get___d103 = DEF_timer_array_timeout_event_out_get___d103;
      vcd_write_val(sim_hdl, num++, DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116, 165u);
      backing.DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d116;
      vcd_write_val(sim_hdl, num++, DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260, 96u);
      backing.DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d260;
      vcd_write_val(sim_hdl, num++, DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262, 165u);
      backing.DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262 = DEF_tmu_read_context_arbiter_deq_event_13_BITS_68__ETC___d262;
      vcd_write_val(sim_hdl, num++, DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83, 165u);
      backing.DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83 = DEF_tmu_read_context_tx_builder_cmd_q_first__7_BIT_ETC___d83;
      vcd_write_val(sim_hdl, num++, DEF_tx_builder_cmd_q_first____d37, 69u);
      backing.DEF_tx_builder_cmd_q_first____d37 = DEF_tx_builder_cmd_q_first____d37;
      vcd_write_val(sim_hdl, num++, DEF_tx_builder_noc_in_q_first____d89, 241u);
      backing.DEF_tx_builder_noc_in_q_first____d89 = DEF_tx_builder_noc_in_q_first____d89;
      vcd_write_val(sim_hdl, num++, PORT_host_ctrl_request_req, 69u);
      backing.PORT_host_ctrl_request_req = PORT_host_ctrl_request_req;
      vcd_write_val(sim_hdl, num++, PORT_mac_rx_in_put, 241u);
      backing.PORT_mac_rx_in_put = PORT_mac_rx_in_put;
      vcd_write_val(sim_hdl, num++, PORT_mac_tx_out_get, 241u);
      backing.PORT_mac_tx_out_get = PORT_mac_tx_out_get;
      vcd_write_val(sim_hdl, num++, PORT_noc_rx_out_get, 241u);
      backing.PORT_noc_rx_out_get = PORT_noc_rx_out_get;
      vcd_write_val(sim_hdl, num++, PORT_noc_tx_in_put, 241u);
      backing.PORT_noc_tx_in_put = PORT_noc_tx_in_put;
    }
}

void MOD_mkTTPoE_Top::vcd_prims(tVCDDumpType dt, MOD_mkTTPoE_Top &backing)
{
  INST_rx_parser_mac_in_q.dump_VCD(dt, backing.INST_rx_parser_mac_in_q);
  INST_rx_parser_noc_out_q.dump_VCD(dt, backing.INST_rx_parser_noc_out_q);
  INST_rx_parser_rx_event_q.dump_VCD(dt, backing.INST_rx_parser_rx_event_q);
  INST_tx_builder_cmd_q.dump_VCD(dt, backing.INST_tx_builder_cmd_q);
  INST_tx_builder_mac_out_q.dump_VCD(dt, backing.INST_tx_builder_mac_out_q);
  INST_tx_builder_noc_in_q.dump_VCD(dt, backing.INST_tx_builder_noc_in_q);
}

void MOD_mkTTPoE_Top::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkTTPoE_Top &backing)
{
  INST_arbiter.dump_VCD(dt, levels, backing.INST_arbiter);
  INST_timer_array.dump_VCD(dt, levels, backing.INST_timer_array);
  INST_tmu.dump_VCD(dt, levels, backing.INST_tmu);
}
