<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: File Index</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li id="current"><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>Silicon Labs EFM32 CMSIS File List</h1>Here is a list of all documented files with brief descriptions:<table>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b100f128gm32_8h.html">efm32jg1b100f128gm32.h</a> <a href="efm32jg1b100f128gm32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32JG1B100F128GM32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b100f256gm32_8h.html">efm32jg1b100f256gm32.h</a> <a href="efm32jg1b100f256gm32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32JG1B100F256GM32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b100f64gm32_8h.html">efm32jg1b100f64gm32.h</a> <a href="efm32jg1b100f64gm32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32JG1B100F64GM32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b200f128gm32_8h.html">efm32jg1b200f128gm32.h</a> <a href="efm32jg1b200f128gm32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32JG1B200F128GM32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b200f128gm48_8h.html">efm32jg1b200f128gm48.h</a> <a href="efm32jg1b200f128gm48_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32JG1B200F128GM48 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b200f256gm32_8h.html">efm32jg1b200f256gm32.h</a> <a href="efm32jg1b200f256gm32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32JG1B200F256GM32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b200f256gm48_8h.html">efm32jg1b200f256gm48.h</a> <a href="efm32jg1b200f256gm48_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32JG1B200F256GM48 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b200f64gm32_8h.html">efm32jg1b200f64gm32.h</a> <a href="efm32jg1b200f64gm32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32JG1B200F64GM32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b200f64gm48_8h.html">efm32jg1b200f64gm48.h</a> <a href="efm32jg1b200f64gm48_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32JG1B200F64GM48 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__acmp_8h.html">efm32jg1b_acmp.h</a> <a href="efm32jg1b__acmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_ACMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__adc_8h.html">efm32jg1b_adc.h</a> <a href="efm32jg1b__adc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_ADC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__af__pins_8h.html">efm32jg1b_af_pins.h</a> <a href="efm32jg1b__af__pins_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_AF_PINS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__af__ports_8h.html">efm32jg1b_af_ports.h</a> <a href="efm32jg1b__af__ports_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_AF_PORTS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__cmu_8h.html">efm32jg1b_cmu.h</a> <a href="efm32jg1b__cmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_CMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__cryotimer_8h.html">efm32jg1b_cryotimer.h</a> <a href="efm32jg1b__cryotimer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_CRYOTIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__devinfo_8h.html">efm32jg1b_devinfo.h</a> <a href="efm32jg1b__devinfo_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_DEVINFO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__dma__descriptor_8h.html">efm32jg1b_dma_descriptor.h</a> <a href="efm32jg1b__dma__descriptor_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_DMA_DESCRIPTOR register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__dmareq_8h.html">efm32jg1b_dmareq.h</a> <a href="efm32jg1b__dmareq_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_DMAREQ register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__emu_8h.html">efm32jg1b_emu.h</a> <a href="efm32jg1b__emu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_EMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__gpcrc_8h.html">efm32jg1b_gpcrc.h</a> <a href="efm32jg1b__gpcrc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_GPCRC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__gpcrc__snoop_8h.html">efm32jg1b_gpcrc_snoop.h</a> <a href="efm32jg1b__gpcrc__snoop_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_GPCRC_SNOOP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__gpio_8h.html">efm32jg1b_gpio.h</a> <a href="efm32jg1b__gpio_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_GPIO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__gpio__p_8h.html">efm32jg1b_gpio_p.h</a> <a href="efm32jg1b__gpio__p_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_GPIO_P register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__i2c_8h.html">efm32jg1b_i2c.h</a> <a href="efm32jg1b__i2c_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_I2C register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__idac_8h.html">efm32jg1b_idac.h</a> <a href="efm32jg1b__idac_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_IDAC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__ldma_8h.html">efm32jg1b_ldma.h</a> <a href="efm32jg1b__ldma_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_LDMA register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__ldma__ch_8h.html">efm32jg1b_ldma_ch.h</a> <a href="efm32jg1b__ldma__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_LDMA_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__letimer_8h.html">efm32jg1b_letimer.h</a> <a href="efm32jg1b__letimer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_LETIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__leuart_8h.html">efm32jg1b_leuart.h</a> <a href="efm32jg1b__leuart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_LEUART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__msc_8h.html">efm32jg1b_msc.h</a> <a href="efm32jg1b__msc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_MSC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__pcnt_8h.html">efm32jg1b_pcnt.h</a> <a href="efm32jg1b__pcnt_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_PCNT register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__prs_8h.html">efm32jg1b_prs.h</a> <a href="efm32jg1b__prs_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_PRS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__prs__ch_8h.html">efm32jg1b_prs_ch.h</a> <a href="efm32jg1b__prs__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_PRS_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__prs__signals_8h.html">efm32jg1b_prs_signals.h</a> <a href="efm32jg1b__prs__signals_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_PRS_SIGNALS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__rmu_8h.html">efm32jg1b_rmu.h</a> <a href="efm32jg1b__rmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_RMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__romtable_8h.html">efm32jg1b_romtable.h</a> <a href="efm32jg1b__romtable_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_ROMTABLE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__rtcc_8h.html">efm32jg1b_rtcc.h</a> <a href="efm32jg1b__rtcc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_RTCC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__rtcc__cc_8h.html">efm32jg1b_rtcc_cc.h</a> <a href="efm32jg1b__rtcc__cc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_RTCC_CC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__rtcc__ret_8h.html">efm32jg1b_rtcc_ret.h</a> <a href="efm32jg1b__rtcc__ret_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_RTCC_RET register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__timer_8h.html">efm32jg1b_timer.h</a> <a href="efm32jg1b__timer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_TIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__timer__cc_8h.html">efm32jg1b_timer_cc.h</a> <a href="efm32jg1b__timer__cc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_TIMER_CC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__usart_8h.html">efm32jg1b_usart.h</a> <a href="efm32jg1b__usart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_USART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__wdog_8h.html">efm32jg1b_wdog.h</a> <a href="efm32jg1b__wdog_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_WDOG register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="efm32jg1b__wdog__pch_8h.html">efm32jg1b_wdog_pch.h</a> <a href="efm32jg1b__wdog__pch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32JG1B_WDOG_PCH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="em__device_8h.html">em_device.h</a> <a href="em__device_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer for Silicon Laboratories microcontroller devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Include/<a class="el" href="system__efm32jg1b_8h.html">system_efm32jg1b.h</a> <a href="system__efm32jg1b_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3/M4 System Layer for EFM32 devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Source/<a class="el" href="system__efm32jg1b_8c.html">system_efm32jg1b.c</a> <a href="system__efm32jg1b_8c-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3/M4 System Layer for EFM32 devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Source/GCC/<b>startup_efm32jg1b.c</b> <a href="GCC_2startup__efm32jg1b_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32JG1B/Source/IAR/<b>startup_efm32jg1b.c</b> <a href="IAR_2startup__efm32jg1b_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
</table>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 11:29:44 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
