# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/part1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:48 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/part1.v 
# -- Compiling module part1
# 
# Top level modules:
# 	part1
# End time: 19:45:49 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/clock_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:50 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 19:45:50 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/audio_and_video_config.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:51 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 19:45:52 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/altera_up_slow_clock_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:52 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/altera_up_slow_clock_generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 19:45:53 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/altera_up_i2c_av_auto_initialize.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:53 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/altera_up_i2c_av_auto_initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 19:45:54 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/altera_up_i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:54 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/altera_up_i2c.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 19:45:55 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/audio_codec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:55 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 19:45:56 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/altera_up_clock_edge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:56 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/altera_up_clock_edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 19:45:57 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/altera_up_audio_in_deserializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:58 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/altera_up_audio_in_deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 19:45:59 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/altera_up_audio_bit_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:59 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/altera_up_audio_bit_counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 19:46:00 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/altera_up_sync_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:00 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/altera_up_sync_fifo.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 19:46:01 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/altera_up_audio_out_serializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:01 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/altera_up_audio_out_serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 19:46:02 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/noise_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:02 on Nov 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+U:/starterkit/DE1-SoC" U:/starterkit/DE1-SoC/noise_generator.sv 
# -- Compiling module noise_generator
# ** Error: U:/starterkit/DE1-SoC/noise_generator.sv(14): (vlog-2110) Illegal reference to net "counter".
# End time: 19:46:03 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./part1_run_msim_rtl_verilog.do line 20
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+U:/starterkit/DE1-SoC {U:/starterkit/DE1-SoC/noise_generator.sv}"
