* Z:\mnt\design.r\spice\examples\3942.asc
XU1 IN MP_01 IN N009 N007 N008 0 N009 N012 N012 OUT N005 NC_02 N010 N016 N006 N014 N017 0 N011 OUT MP_03 N003 MP_04 N004 N001 N002 MP_05 0 LT3942
L1 N002 N003 3.3
C1 N002 N001 100n
C2 N004 N003 100n
R1 N010 N009 100k
R2 IN N007 499k
C3 N009 0 4.7
C4 N012 0 0.22
R3 N007 0 115k
R4 IN N008 1Meg
R5 N008 0 34.8k
V1 IN 0 PWL(0 0 100u 12 1m 12)
R6 OUT N006 1000k
R7 N006 0 69.8k
C6 OUT 0 10
R8 OUT N005 100m
D쬙ED1 N013 0 LUW-W5AP N=4
M1 N013 N011 N005 N005 SP8M24_P
R9 N015 N014 3.92k
C7 0 N015 3.3n
C8 0 N016 10n
R10 0 N017 14.3k
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LT3942.sub
.backanno
.end
