Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: MIPS_PROCESSOR.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS_PROCESSOR.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS_PROCESSOR"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MIPS_PROCESSOR
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica4\REG_FILE_REGISTERS.vhd" into library work
Parsing package <register_utils>.
Parsing package body <register_utils>.
Parsing entity <REG_FILE_REGISTERS>.
Parsing architecture <Behavioral> of entity <reg_file_registers>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica4\REG_FILE_MUX.vhd" into library work
Parsing entity <REG_FILE_MUX>.
Parsing architecture <Behavioral> of entity <reg_file_mux>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica4\REG_FILE_DECODER.vhd" into library work
Parsing entity <REG_FILE_DECODER>.
Parsing architecture <Behavioral> of entity <reg_file_decoder>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica7\CONTROL_UNIT.vhd" into library work
Parsing entity <CONTROL_UNIT>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica7\ALU_CONTROL.vhd" into library work
Parsing entity <ALU_CONTROL>.
Parsing architecture <Behavioral> of entity <alu_control>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica4\REG_FILE.vhd" into library work
Parsing entity <REG_FILE>.
Parsing architecture <structural> of entity <reg_file>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica3\ROM.vhd" into library work
Parsing entity <ROM>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica3\RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica 1\sign_extender.vhd" into library work
Parsing entity <sign_extender>.
Parsing architecture <Behavioral> of entity <sign_extender>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica 1\Shift_Left_32b.vhd" into library work
Parsing entity <shift_left_32b>.
Parsing architecture <Behavioral> of entity <shift_left_32b>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica 1\SHIFTLEFT.vhd" into library work
Parsing entity <SHIFTLEFT>.
Parsing architecture <Behavioral> of entity <shiftleft>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica 1\PROGRAM_COUNTER.vhd" into library work
Parsing entity <PROGRAM_COUNTER>.
Parsing architecture <Behavioral> of entity <program_counter>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica 1\MUX_5_BITS.vhd" into library work
Parsing entity <MUX_5_BITS>.
Parsing architecture <Behavioral> of entity <mux_5_bits>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica 1\MUX_32_BITS.vhd" into library work
Parsing entity <MUX_32_BITS>.
Parsing architecture <Behavioral> of entity <mux_32_bits>.
Parsing VHDL file "\\vboxsrv\sharedfolder\Practica 1\add.vhd" into library work
Parsing entity <add>.
Parsing architecture <Behavioral> of entity <add>.
Parsing VHDL file "\\vboxsrv\sharedfolder\P2\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "\\vboxsrv\sharedfolder\P8\MIPS_PROCESSOR.vhd" into library work
Parsing entity <MIPS_PROCESSOR>.
Parsing architecture <structural> of entity <mips_processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MIPS_PROCESSOR> (architecture <structural>) from library <work>.

Elaborating entity <PROGRAM_COUNTER> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "\\vboxsrv\sharedfolder\Practica 1\PROGRAM_COUNTER.vhd" Line 50: d should be on the sensitivity list of the process

Elaborating entity <ROM> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "\\vboxsrv\sharedfolder\Practica3\ROM.vhd" Line 41: Net <ROM_DATA[2][31]> does not have a driver.

Elaborating entity <REG_FILE> (architecture <structural>) from library <work>.

Elaborating entity <REG_FILE_DECODER> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "\\vboxsrv\sharedfolder\Practica4\REG_FILE_DECODER.vhd" Line 44: Net <initial_value[31]> does not have a driver.

Elaborating entity <REG_FILE_REGISTERS> (architecture <Behavioral>) from library <work>.

Elaborating entity <REG_FILE_MUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_5_BITS> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_32_BITS> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU_CONTROL> (architecture <Behavioral>) from library <work>.

Elaborating entity <CONTROL_UNIT> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_left_32b> (architecture <Behavioral>) from library <work>.

Elaborating entity <SHIFTLEFT> (architecture <Behavioral>) from library <work>.

Elaborating entity <sign_extender> (architecture <Behavioral>) from library <work>.

Elaborating entity <add> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MIPS_PROCESSOR>.
    Related source file is "\\vboxsrv\sharedfolder\P8\MIPS_PROCESSOR.vhd".
    Summary:
	no macro.
Unit <MIPS_PROCESSOR> synthesized.

Synthesizing Unit <PROGRAM_COUNTER>.
    Related source file is "\\vboxsrv\sharedfolder\Practica 1\PROGRAM_COUNTER.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_PREV<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
Unit <PROGRAM_COUNTER> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "\\vboxsrv\sharedfolder\Practica3\ROM.vhd".
WARNING:Xst:647 - Input <READ_ADDRESS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <READ_ADDRESS<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ROM_DATA<2>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<3>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<4>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<5>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<6>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<7>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<8>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<9>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<10>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<11>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<12>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<13>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<14>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<15>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<16>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<17>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<18>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<19>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<20>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<21>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<22>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<23>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<24>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<25>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<26>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<27>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<28>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<29>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<30>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_DATA<31>', unconnected in block 'ROM', is tied to its initial value (00000000000000000000000000000000).
    Found 32x32-bit Read Only RAM for signal <INSTRUCTION>
    Summary:
	inferred   1 RAM(s).
Unit <ROM> synthesized.

Synthesizing Unit <REG_FILE>.
    Related source file is "\\vboxsrv\sharedfolder\Practica4\REG_FILE.vhd".
    Summary:
	no macro.
Unit <REG_FILE> synthesized.

Synthesizing Unit <REG_FILE_DECODER>.
    Related source file is "\\vboxsrv\sharedfolder\Practica4\REG_FILE_DECODER.vhd".
WARNING:Xst:2935 - Signal 'initial_value<31:1>', unconnected in block 'REG_FILE_DECODER', is tied to its initial value (0000000000000000000000000000000).
    Found 32-bit shifter logical left for signal <REG_FILE_DECODER_ENABLES> created at line 37
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <REG_FILE_DECODER> synthesized.

Synthesizing Unit <REG_FILE_REGISTERS>.
    Related source file is "\\vboxsrv\sharedfolder\Practica4\REG_FILE_REGISTERS.vhd".
WARNING:Xst:647 - Input <ENABLES<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <OUT_DATA<2>>.
    Found 32-bit register for signal <OUT_DATA<3>>.
    Found 32-bit register for signal <OUT_DATA<4>>.
    Found 32-bit register for signal <OUT_DATA<5>>.
    Found 32-bit register for signal <OUT_DATA<6>>.
    Found 32-bit register for signal <OUT_DATA<7>>.
    Found 32-bit register for signal <OUT_DATA<8>>.
    Found 32-bit register for signal <OUT_DATA<9>>.
    Found 32-bit register for signal <OUT_DATA<10>>.
    Found 32-bit register for signal <OUT_DATA<11>>.
    Found 32-bit register for signal <OUT_DATA<12>>.
    Found 32-bit register for signal <OUT_DATA<13>>.
    Found 32-bit register for signal <OUT_DATA<14>>.
    Found 32-bit register for signal <OUT_DATA<15>>.
    Found 32-bit register for signal <OUT_DATA<16>>.
    Found 32-bit register for signal <OUT_DATA<17>>.
    Found 32-bit register for signal <OUT_DATA<18>>.
    Found 32-bit register for signal <OUT_DATA<19>>.
    Found 32-bit register for signal <OUT_DATA<20>>.
    Found 32-bit register for signal <OUT_DATA<21>>.
    Found 32-bit register for signal <OUT_DATA<22>>.
    Found 32-bit register for signal <OUT_DATA<23>>.
    Found 32-bit register for signal <OUT_DATA<24>>.
    Found 32-bit register for signal <OUT_DATA<25>>.
    Found 32-bit register for signal <OUT_DATA<26>>.
    Found 32-bit register for signal <OUT_DATA<27>>.
    Found 32-bit register for signal <OUT_DATA<28>>.
    Found 32-bit register for signal <OUT_DATA<29>>.
    Found 32-bit register for signal <OUT_DATA<30>>.
    Found 32-bit register for signal <OUT_DATA<31>>.
    Found 32-bit register for signal <OUT_DATA<1>>.
    Summary:
	inferred 992 D-type flip-flop(s).
Unit <REG_FILE_REGISTERS> synthesized.

Synthesizing Unit <REG_FILE_MUX>.
    Related source file is "\\vboxsrv\sharedfolder\Practica4\REG_FILE_MUX.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <REG_FILE_MUX_READ_DATA> created at line 148.
    Summary:
	inferred   1 Multiplexer(s).
Unit <REG_FILE_MUX> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "\\vboxsrv\sharedfolder\Practica3\RAM.vhd".
WARNING:Xst:647 - Input <RW_ADDRESS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RW_ADDRESS<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit single-port RAM <Mram_RAM_DATA> for signal <RAM_DATA>.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READ_DATA<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred  32 Latch(s).
	inferred  33 Multiplexer(s).
Unit <RAM> synthesized.

Synthesizing Unit <MUX_5_BITS>.
    Related source file is "\\vboxsrv\sharedfolder\Practica 1\MUX_5_BITS.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_5_BITS> synthesized.

Synthesizing Unit <MUX_32_BITS>.
    Related source file is "\\vboxsrv\sharedfolder\Practica 1\MUX_32_BITS.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_32_BITS> synthesized.

Synthesizing Unit <ALU_CONTROL>.
    Related source file is "\\vboxsrv\sharedfolder\Practica7\ALU_CONTROL.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ALU_CONTROL> synthesized.

Synthesizing Unit <CONTROL_UNIT>.
    Related source file is "\\vboxsrv\sharedfolder\Practica7\CONTROL_UNIT.vhd".
    Summary:
	no macro.
Unit <CONTROL_UNIT> synthesized.

Synthesizing Unit <shift_left_32b>.
    Related source file is "\\vboxsrv\sharedfolder\Practica 1\Shift_Left_32b.vhd".
    Summary:
	no macro.
Unit <shift_left_32b> synthesized.

Synthesizing Unit <SHIFTLEFT>.
    Related source file is "\\vboxsrv\sharedfolder\Practica 1\SHIFTLEFT.vhd".
    Summary:
	no macro.
Unit <SHIFTLEFT> synthesized.

Synthesizing Unit <sign_extender>.
    Related source file is "\\vboxsrv\sharedfolder\Practica 1\sign_extender.vhd".
    Summary:
	no macro.
Unit <sign_extender> synthesized.

Synthesizing Unit <add>.
    Related source file is "\\vboxsrv\sharedfolder\Practica 1\add.vhd".
    Found 32-bit adder for signal <C_Adder> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "\\vboxsrv\sharedfolder\P2\ALU.vhd".
    Found 32-bit adder for signal <ALU_A[31]_ALU_B[31]_add_6_OUT> created at line 55.
    Found 32-bit subtractor for signal <GND_119_o_GND_119_o_sub_8_OUT<31:0>> created at line 58.
    Found 32-bit 8-to-1 multiplexer for signal <aux_result> created at line 52.
    Found 32-bit comparator greater for signal <PWR_24_o_ALU_A[31]_equal_2_o> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit single-port RAM                             : 1
 32x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 31
 32-bit register                                       : 31
# Latches                                              : 64
 1-bit latch                                           : 64
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 33
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM_DATA> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <RW_ADDRESS>    |          |
    |     diA            | connected to signal <WRITE_DATA>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_INSTRUCTION> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <READ_ADDRESS>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <INSTRUCTION>   |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit single-port distributed RAM                 : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 992
 Flip-Flops                                            : 992
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <DATA_MEMORY> of block <RAM> are unconnected in block <MIPS_PROCESSOR>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <ALU_COMP> of block <ALU> are unconnected in block <MIPS_PROCESSOR>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <REGISTER_FILE/REGISTERS> of block <REG_FILE_REGISTERS> are unconnected in block <MIPS_PROCESSOR>. Underlying logic will be removed.

Optimizing unit <MIPS_PROCESSOR> ...

Optimizing unit <PROGRAM_COUNTER> ...

Optimizing unit <REG_FILE_REGISTERS> ...

Optimizing unit <RAM> ...

Optimizing unit <ALU> ...
WARNING:Xst:1293 - FF/Latch <PC/SALIDA_PREV_0> has a constant value of 0 in block <MIPS_PROCESSOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC/SALIDA_PREV_1> has a constant value of 0 in block <MIPS_PROCESSOR>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS_PROCESSOR, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MIPS_PROCESSOR.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 91
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 30
#      LDC_1                       : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  18224     0%  
 Number of Slice LUTs:                   30  out of   9112     0%  
    Number used as Logic:                30  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     30
   Number with an unused Flip Flop:       0  out of     30     0%  
   Number with an unused LUT:             0  out of     30     0%  
   Number of fully used LUT-FF pairs:    30  out of     30   100%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
MIPS_P_CLK                         | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.241ns (Maximum Frequency: 446.179MHz)
   Minimum input arrival time before clock: 2.915ns
   Maximum output required time after clock: 3.685ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MIPS_P_CLK'
  Clock period: 2.241ns (frequency: 446.179MHz)
  Total number of paths / destination ports: 465 / 30
-------------------------------------------------------------------------
Delay:               2.241ns (Levels of Logic = 31)
  Source:            PC/SALIDA_PREV_2 (LATCH)
  Destination:       PC/SALIDA_PREV_31 (LATCH)
  Source Clock:      MIPS_P_CLK rising
  Destination Clock: MIPS_P_CLK rising

  Data Path: PC/SALIDA_PREV_2 to PC/SALIDA_PREV_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q            2   0.498   0.616  PC/SALIDA_PREV_2 (PC/SALIDA_PREV_2)
     INV:I->O              1   0.206   0.000  ADD_PC/Madd_C_Adder_lut<2>_INV_0 (ADD_PC/Madd_C_Adder_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ADD_PC/Madd_C_Adder_cy<2> (ADD_PC/Madd_C_Adder_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<3> (ADD_PC/Madd_C_Adder_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<4> (ADD_PC/Madd_C_Adder_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<5> (ADD_PC/Madd_C_Adder_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<6> (ADD_PC/Madd_C_Adder_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<7> (ADD_PC/Madd_C_Adder_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<8> (ADD_PC/Madd_C_Adder_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<9> (ADD_PC/Madd_C_Adder_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<10> (ADD_PC/Madd_C_Adder_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<11> (ADD_PC/Madd_C_Adder_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<12> (ADD_PC/Madd_C_Adder_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<13> (ADD_PC/Madd_C_Adder_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<14> (ADD_PC/Madd_C_Adder_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<15> (ADD_PC/Madd_C_Adder_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<16> (ADD_PC/Madd_C_Adder_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<17> (ADD_PC/Madd_C_Adder_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<18> (ADD_PC/Madd_C_Adder_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<19> (ADD_PC/Madd_C_Adder_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<20> (ADD_PC/Madd_C_Adder_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<21> (ADD_PC/Madd_C_Adder_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<22> (ADD_PC/Madd_C_Adder_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<23> (ADD_PC/Madd_C_Adder_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<24> (ADD_PC/Madd_C_Adder_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<25> (ADD_PC/Madd_C_Adder_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<26> (ADD_PC/Madd_C_Adder_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<27> (ADD_PC/Madd_C_Adder_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<28> (ADD_PC/Madd_C_Adder_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  ADD_PC/Madd_C_Adder_cy<29> (ADD_PC/Madd_C_Adder_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  ADD_PC/Madd_C_Adder_cy<30> (ADD_PC/Madd_C_Adder_cy<30>)
     XORCY:CI->O           1   0.180   0.000  ADD_PC/Madd_C_Adder_xor<31> (ADDER_OUT_PC_PLUS_4_SIGNAL<31>)
     LDC_1:D                   0.037          PC/SALIDA_PREV_31
    ----------------------------------------
    Total                      2.241ns (1.625ns logic, 0.616ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MIPS_P_CLK'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              2.915ns (Levels of Logic = 1)
  Source:            MIPS_P_RESET (PAD)
  Destination:       PC/SALIDA_PREV_31 (LATCH)
  Destination Clock: MIPS_P_CLK rising

  Data Path: MIPS_P_RESET to PC/SALIDA_PREV_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  MIPS_P_RESET_IBUF (MIPS_P_RESET_IBUF)
     LDC_1:CLR                 0.430          PC/SALIDA_PREV_30
    ----------------------------------------
    Total                      2.915ns (1.652ns logic, 1.263ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MIPS_P_CLK'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            PC/SALIDA_PREV_31 (LATCH)
  Destination:       DUMMY_OUT<31> (PAD)
  Source Clock:      MIPS_P_CLK rising

  Data Path: PC/SALIDA_PREV_31 to DUMMY_OUT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q            2   0.498   0.616  PC/SALIDA_PREV_31 (PC/SALIDA_PREV_31)
     OBUF:I->O                 2.571          DUMMY_OUT_31_OBUF (DUMMY_OUT<31>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MIPS_P_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MIPS_P_CLK     |    2.241|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.40 secs
 
--> 

Total memory usage is 153128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  108 (   0 filtered)
Number of infos    :    3 (   0 filtered)

