-- generated by newgenasym Fri Mar 17 15:13:31 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ferrite is
    port (    
	N1:        INOUT  STD_LOGIC;    
	N2:        INOUT  STD_LOGIC);
end ferrite;
