
TP1_Especial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d88  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001620  08004e94  08004e94  00005e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064b4  080064b4  00008020  2**0
                  CONTENTS
  4 .ARM          00000000  080064b4  080064b4  00008020  2**0
                  CONTENTS
  5 .preinit_array 00000000  080064b4  080064b4  00008020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064b4  080064b4  000074b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064b8  080064b8  000074b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  080064bc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000020  080064dc  00008020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  080064dc  00008270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011160  00000000  00000000  00008049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002743  00000000  00000000  000191a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  0001b8f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d4a  00000000  00000000  0001c9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e1d  00000000  00000000  0001d73a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013715  00000000  00000000  00036557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091a25  00000000  00000000  00049c6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db691  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047e0  00000000  00000000  000db6d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000dfeb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000020 	.word	0x20000020
 8000128:	00000000 	.word	0x00000000
 800012c:	08004e7c 	.word	0x08004e7c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000024 	.word	0x20000024
 8000148:	08004e7c 	.word	0x08004e7c

0800014c <drawPixel>:
extern uint8_t _xstart;
extern uint8_t _ystart;


void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	80fb      	strh	r3, [r7, #6]
 8000156:	460b      	mov	r3, r1
 8000158:	80bb      	strh	r3, [r7, #4]
 800015a:	4613      	mov	r3, r2
 800015c:	807b      	strh	r3, [r7, #2]
	ST7735_DrawPixel(x, y, color);
 800015e:	88fb      	ldrh	r3, [r7, #6]
 8000160:	88b9      	ldrh	r1, [r7, #4]
 8000162:	887a      	ldrh	r2, [r7, #2]
 8000164:	4618      	mov	r0, r3
 8000166:	f000 fd79 	bl	8000c5c <ST7735_DrawPixel>
}
 800016a:	bf00      	nop
 800016c:	3708      	adds	r7, #8
 800016e:	46bd      	mov	sp, r7
 8000170:	bd80      	pop	{r7, pc}

08000172 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000172:	b590      	push	{r4, r7, lr}
 8000174:	b085      	sub	sp, #20
 8000176:	af02      	add	r7, sp, #8
 8000178:	4604      	mov	r4, r0
 800017a:	4608      	mov	r0, r1
 800017c:	4611      	mov	r1, r2
 800017e:	461a      	mov	r2, r3
 8000180:	4623      	mov	r3, r4
 8000182:	80fb      	strh	r3, [r7, #6]
 8000184:	4603      	mov	r3, r0
 8000186:	80bb      	strh	r3, [r7, #4]
 8000188:	460b      	mov	r3, r1
 800018a:	807b      	strh	r3, [r7, #2]
 800018c:	4613      	mov	r3, r2
 800018e:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8000190:	88f8      	ldrh	r0, [r7, #6]
 8000192:	88b9      	ldrh	r1, [r7, #4]
 8000194:	887a      	ldrh	r2, [r7, #2]
 8000196:	883c      	ldrh	r4, [r7, #0]
 8000198:	8b3b      	ldrh	r3, [r7, #24]
 800019a:	9300      	str	r3, [sp, #0]
 800019c:	4623      	mov	r3, r4
 800019e:	f000 fe67 	bl	8000e70 <ST7735_FillRectangle>
}
 80001a2:	bf00      	nop
 80001a4:	370c      	adds	r7, #12
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bd90      	pop	{r4, r7, pc}

080001aa <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 80001aa:	b580      	push	{r7, lr}
 80001ac:	b082      	sub	sp, #8
 80001ae:	af00      	add	r7, sp, #0
 80001b0:	4603      	mov	r3, r0
 80001b2:	80fb      	strh	r3, [r7, #6]
 80001b4:	460b      	mov	r3, r1
 80001b6:	80bb      	strh	r3, [r7, #4]
 80001b8:	4613      	mov	r3, r2
 80001ba:	807b      	strh	r3, [r7, #2]
    drawPixel(x, y, color);
 80001bc:	887a      	ldrh	r2, [r7, #2]
 80001be:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80001c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80001c6:	4618      	mov	r0, r3
 80001c8:	f7ff ffc0 	bl	800014c <drawPixel>
}
 80001cc:	bf00      	nop
 80001ce:	3708      	adds	r7, #8
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bd80      	pop	{r7, pc}

080001d4 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80001d4:	b590      	push	{r4, r7, lr}
 80001d6:	b089      	sub	sp, #36	@ 0x24
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4604      	mov	r4, r0
 80001dc:	4608      	mov	r0, r1
 80001de:	4611      	mov	r1, r2
 80001e0:	461a      	mov	r2, r3
 80001e2:	4623      	mov	r3, r4
 80001e4:	80fb      	strh	r3, [r7, #6]
 80001e6:	4603      	mov	r3, r0
 80001e8:	80bb      	strh	r3, [r7, #4]
 80001ea:	460b      	mov	r3, r1
 80001ec:	807b      	strh	r3, [r7, #2]
 80001ee:	4613      	mov	r3, r2
 80001f0:	803b      	strh	r3, [r7, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80001f2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80001f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80001fa:	1ad3      	subs	r3, r2, r3
 80001fc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000200:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000204:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8000208:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800020c:	1acb      	subs	r3, r1, r3
 800020e:	2b00      	cmp	r3, #0
 8000210:	bfb8      	it	lt
 8000212:	425b      	neglt	r3, r3
 8000214:	429a      	cmp	r2, r3
 8000216:	bfcc      	ite	gt
 8000218:	2301      	movgt	r3, #1
 800021a:	2300      	movle	r3, #0
 800021c:	b2db      	uxtb	r3, r3
 800021e:	837b      	strh	r3, [r7, #26]
    if (steep) {
 8000220:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d00b      	beq.n	8000240 <writeLine+0x6c>
        _swap_int16_t(x0, y0);
 8000228:	88fb      	ldrh	r3, [r7, #6]
 800022a:	833b      	strh	r3, [r7, #24]
 800022c:	88bb      	ldrh	r3, [r7, #4]
 800022e:	80fb      	strh	r3, [r7, #6]
 8000230:	8b3b      	ldrh	r3, [r7, #24]
 8000232:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8000234:	887b      	ldrh	r3, [r7, #2]
 8000236:	82fb      	strh	r3, [r7, #22]
 8000238:	883b      	ldrh	r3, [r7, #0]
 800023a:	807b      	strh	r3, [r7, #2]
 800023c:	8afb      	ldrh	r3, [r7, #22]
 800023e:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 8000240:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000244:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000248:	429a      	cmp	r2, r3
 800024a:	dd0b      	ble.n	8000264 <writeLine+0x90>
        _swap_int16_t(x0, x1);
 800024c:	88fb      	ldrh	r3, [r7, #6]
 800024e:	82bb      	strh	r3, [r7, #20]
 8000250:	887b      	ldrh	r3, [r7, #2]
 8000252:	80fb      	strh	r3, [r7, #6]
 8000254:	8abb      	ldrh	r3, [r7, #20]
 8000256:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 8000258:	88bb      	ldrh	r3, [r7, #4]
 800025a:	827b      	strh	r3, [r7, #18]
 800025c:	883b      	ldrh	r3, [r7, #0]
 800025e:	80bb      	strh	r3, [r7, #4]
 8000260:	8a7b      	ldrh	r3, [r7, #18]
 8000262:	803b      	strh	r3, [r7, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8000264:	887a      	ldrh	r2, [r7, #2]
 8000266:	88fb      	ldrh	r3, [r7, #6]
 8000268:	1ad3      	subs	r3, r2, r3
 800026a:	b29b      	uxth	r3, r3
 800026c:	823b      	strh	r3, [r7, #16]
    dy = abs(y1 - y0);
 800026e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000272:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000276:	1ad3      	subs	r3, r2, r3
 8000278:	2b00      	cmp	r3, #0
 800027a:	bfb8      	it	lt
 800027c:	425b      	neglt	r3, r3
 800027e:	81fb      	strh	r3, [r7, #14]

    int16_t err = dx / 2;
 8000280:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000284:	0fda      	lsrs	r2, r3, #31
 8000286:	4413      	add	r3, r2
 8000288:	105b      	asrs	r3, r3, #1
 800028a:	83fb      	strh	r3, [r7, #30]
    int16_t ystep;

    if (y0 < y1) {
 800028c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000290:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000294:	429a      	cmp	r2, r3
 8000296:	da02      	bge.n	800029e <writeLine+0xca>
        ystep = 1;
 8000298:	2301      	movs	r3, #1
 800029a:	83bb      	strh	r3, [r7, #28]
 800029c:	e031      	b.n	8000302 <writeLine+0x12e>
    } else {
        ystep = -1;
 800029e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80002a2:	83bb      	strh	r3, [r7, #28]
    }

    for (; x0<=x1; x0++) {
 80002a4:	e02d      	b.n	8000302 <writeLine+0x12e>
        if (steep) {
 80002a6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d008      	beq.n	80002c0 <writeLine+0xec>
            writePixel(y0, x0, color);
 80002ae:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80002b0:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80002b4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80002b8:	4618      	mov	r0, r3
 80002ba:	f7ff ff76 	bl	80001aa <writePixel>
 80002be:	e007      	b.n	80002d0 <writeLine+0xfc>
        } else {
            writePixel(x0, y0, color);
 80002c0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80002c2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80002c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80002ca:	4618      	mov	r0, r3
 80002cc:	f7ff ff6d 	bl	80001aa <writePixel>
        }
        err -= dy;
 80002d0:	8bfa      	ldrh	r2, [r7, #30]
 80002d2:	89fb      	ldrh	r3, [r7, #14]
 80002d4:	1ad3      	subs	r3, r2, r3
 80002d6:	b29b      	uxth	r3, r3
 80002d8:	83fb      	strh	r3, [r7, #30]
        if (err < 0) {
 80002da:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	da09      	bge.n	80002f6 <writeLine+0x122>
            y0 += ystep;
 80002e2:	88ba      	ldrh	r2, [r7, #4]
 80002e4:	8bbb      	ldrh	r3, [r7, #28]
 80002e6:	4413      	add	r3, r2
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	80bb      	strh	r3, [r7, #4]
            err += dx;
 80002ec:	8bfa      	ldrh	r2, [r7, #30]
 80002ee:	8a3b      	ldrh	r3, [r7, #16]
 80002f0:	4413      	add	r3, r2
 80002f2:	b29b      	uxth	r3, r3
 80002f4:	83fb      	strh	r3, [r7, #30]
    for (; x0<=x1; x0++) {
 80002f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80002fa:	b29b      	uxth	r3, r3
 80002fc:	3301      	adds	r3, #1
 80002fe:	b29b      	uxth	r3, r3
 8000300:	80fb      	strh	r3, [r7, #6]
 8000302:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000306:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800030a:	429a      	cmp	r2, r3
 800030c:	ddcb      	ble.n	80002a6 <writeLine+0xd2>
        }
    }
}
 800030e:	bf00      	nop
 8000310:	bf00      	nop
 8000312:	3724      	adds	r7, #36	@ 0x24
 8000314:	46bd      	mov	sp, r7
 8000316:	bd90      	pop	{r4, r7, pc}

08000318 <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8000318:	b590      	push	{r4, r7, lr}
 800031a:	b085      	sub	sp, #20
 800031c:	af02      	add	r7, sp, #8
 800031e:	4604      	mov	r4, r0
 8000320:	4608      	mov	r0, r1
 8000322:	4611      	mov	r1, r2
 8000324:	461a      	mov	r2, r3
 8000326:	4623      	mov	r3, r4
 8000328:	80fb      	strh	r3, [r7, #6]
 800032a:	4603      	mov	r3, r0
 800032c:	80bb      	strh	r3, [r7, #4]
 800032e:	460b      	mov	r3, r1
 8000330:	807b      	strh	r3, [r7, #2]
 8000332:	4613      	mov	r3, r2
 8000334:	803b      	strh	r3, [r7, #0]
	writeLine(x, y, x, y + h - 1, color);
 8000336:	88ba      	ldrh	r2, [r7, #4]
 8000338:	887b      	ldrh	r3, [r7, #2]
 800033a:	4413      	add	r3, r2
 800033c:	b29b      	uxth	r3, r3
 800033e:	3b01      	subs	r3, #1
 8000340:	b29b      	uxth	r3, r3
 8000342:	b21c      	sxth	r4, r3
 8000344:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000348:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800034c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000350:	883b      	ldrh	r3, [r7, #0]
 8000352:	9300      	str	r3, [sp, #0]
 8000354:	4623      	mov	r3, r4
 8000356:	f7ff ff3d 	bl	80001d4 <writeLine>
}
 800035a:	bf00      	nop
 800035c:	370c      	adds	r7, #12
 800035e:	46bd      	mov	sp, r7
 8000360:	bd90      	pop	{r4, r7, pc}

08000362 <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8000362:	b590      	push	{r4, r7, lr}
 8000364:	b085      	sub	sp, #20
 8000366:	af02      	add	r7, sp, #8
 8000368:	4604      	mov	r4, r0
 800036a:	4608      	mov	r0, r1
 800036c:	4611      	mov	r1, r2
 800036e:	461a      	mov	r2, r3
 8000370:	4623      	mov	r3, r4
 8000372:	80fb      	strh	r3, [r7, #6]
 8000374:	4603      	mov	r3, r0
 8000376:	80bb      	strh	r3, [r7, #4]
 8000378:	460b      	mov	r3, r1
 800037a:	807b      	strh	r3, [r7, #2]
 800037c:	4613      	mov	r3, r2
 800037e:	803b      	strh	r3, [r7, #0]
	writeLine(x, y, x + w - 1, y, color);
 8000380:	88fa      	ldrh	r2, [r7, #6]
 8000382:	887b      	ldrh	r3, [r7, #2]
 8000384:	4413      	add	r3, r2
 8000386:	b29b      	uxth	r3, r3
 8000388:	3b01      	subs	r3, #1
 800038a:	b29b      	uxth	r3, r3
 800038c:	b21a      	sxth	r2, r3
 800038e:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8000392:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000396:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800039a:	883b      	ldrh	r3, [r7, #0]
 800039c:	9300      	str	r3, [sp, #0]
 800039e:	4623      	mov	r3, r4
 80003a0:	f7ff ff18 	bl	80001d4 <writeLine>
}
 80003a4:	bf00      	nop
 80003a6:	370c      	adds	r7, #12
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd90      	pop	{r4, r7, pc}

080003ac <drawCircleHelper>:
        writePixel(x0 - y, y0 - x, color);
    }
}

void drawCircleHelper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 80003ac:	b590      	push	{r4, r7, lr}
 80003ae:	b087      	sub	sp, #28
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	4604      	mov	r4, r0
 80003b4:	4608      	mov	r0, r1
 80003b6:	4611      	mov	r1, r2
 80003b8:	461a      	mov	r2, r3
 80003ba:	4623      	mov	r3, r4
 80003bc:	80fb      	strh	r3, [r7, #6]
 80003be:	4603      	mov	r3, r0
 80003c0:	80bb      	strh	r3, [r7, #4]
 80003c2:	460b      	mov	r3, r1
 80003c4:	807b      	strh	r3, [r7, #2]
 80003c6:	4613      	mov	r3, r2
 80003c8:	707b      	strb	r3, [r7, #1]
    int16_t f     = 1 - r;
 80003ca:	887b      	ldrh	r3, [r7, #2]
 80003cc:	f1c3 0301 	rsb	r3, r3, #1
 80003d0:	b29b      	uxth	r3, r3
 80003d2:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 80003d4:	2301      	movs	r3, #1
 80003d6:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 80003d8:	887b      	ldrh	r3, [r7, #2]
 80003da:	461a      	mov	r2, r3
 80003dc:	03d2      	lsls	r2, r2, #15
 80003de:	1ad3      	subs	r3, r2, r3
 80003e0:	005b      	lsls	r3, r3, #1
 80003e2:	b29b      	uxth	r3, r3
 80003e4:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 80003e6:	2300      	movs	r3, #0
 80003e8:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 80003ea:	887b      	ldrh	r3, [r7, #2]
 80003ec:	81fb      	strh	r3, [r7, #14]

    while (x<y) {
 80003ee:	e0a5      	b.n	800053c <drawCircleHelper+0x190>
        if (f >= 0) {
 80003f0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	db0e      	blt.n	8000416 <drawCircleHelper+0x6a>
            y--;
 80003f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80003fc:	b29b      	uxth	r3, r3
 80003fe:	3b01      	subs	r3, #1
 8000400:	b29b      	uxth	r3, r3
 8000402:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8000404:	8a7b      	ldrh	r3, [r7, #18]
 8000406:	3302      	adds	r3, #2
 8000408:	b29b      	uxth	r3, r3
 800040a:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 800040c:	8afa      	ldrh	r2, [r7, #22]
 800040e:	8a7b      	ldrh	r3, [r7, #18]
 8000410:	4413      	add	r3, r2
 8000412:	b29b      	uxth	r3, r3
 8000414:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8000416:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800041a:	b29b      	uxth	r3, r3
 800041c:	3301      	adds	r3, #1
 800041e:	b29b      	uxth	r3, r3
 8000420:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8000422:	8abb      	ldrh	r3, [r7, #20]
 8000424:	3302      	adds	r3, #2
 8000426:	b29b      	uxth	r3, r3
 8000428:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 800042a:	8afa      	ldrh	r2, [r7, #22]
 800042c:	8abb      	ldrh	r3, [r7, #20]
 800042e:	4413      	add	r3, r2
 8000430:	b29b      	uxth	r3, r3
 8000432:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
 8000434:	787b      	ldrb	r3, [r7, #1]
 8000436:	f003 0304 	and.w	r3, r3, #4
 800043a:	2b00      	cmp	r3, #0
 800043c:	d01b      	beq.n	8000476 <drawCircleHelper+0xca>
            writePixel(x0 + x, y0 + y, color);
 800043e:	88fa      	ldrh	r2, [r7, #6]
 8000440:	8a3b      	ldrh	r3, [r7, #16]
 8000442:	4413      	add	r3, r2
 8000444:	b29b      	uxth	r3, r3
 8000446:	b218      	sxth	r0, r3
 8000448:	88ba      	ldrh	r2, [r7, #4]
 800044a:	89fb      	ldrh	r3, [r7, #14]
 800044c:	4413      	add	r3, r2
 800044e:	b29b      	uxth	r3, r3
 8000450:	b21b      	sxth	r3, r3
 8000452:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000454:	4619      	mov	r1, r3
 8000456:	f7ff fea8 	bl	80001aa <writePixel>
            writePixel(x0 + y, y0 + x, color);
 800045a:	88fa      	ldrh	r2, [r7, #6]
 800045c:	89fb      	ldrh	r3, [r7, #14]
 800045e:	4413      	add	r3, r2
 8000460:	b29b      	uxth	r3, r3
 8000462:	b218      	sxth	r0, r3
 8000464:	88ba      	ldrh	r2, [r7, #4]
 8000466:	8a3b      	ldrh	r3, [r7, #16]
 8000468:	4413      	add	r3, r2
 800046a:	b29b      	uxth	r3, r3
 800046c:	b21b      	sxth	r3, r3
 800046e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000470:	4619      	mov	r1, r3
 8000472:	f7ff fe9a 	bl	80001aa <writePixel>
        }
        if (cornername & 0x2) {
 8000476:	787b      	ldrb	r3, [r7, #1]
 8000478:	f003 0302 	and.w	r3, r3, #2
 800047c:	2b00      	cmp	r3, #0
 800047e:	d01b      	beq.n	80004b8 <drawCircleHelper+0x10c>
            writePixel(x0 + x, y0 - y, color);
 8000480:	88fa      	ldrh	r2, [r7, #6]
 8000482:	8a3b      	ldrh	r3, [r7, #16]
 8000484:	4413      	add	r3, r2
 8000486:	b29b      	uxth	r3, r3
 8000488:	b218      	sxth	r0, r3
 800048a:	88ba      	ldrh	r2, [r7, #4]
 800048c:	89fb      	ldrh	r3, [r7, #14]
 800048e:	1ad3      	subs	r3, r2, r3
 8000490:	b29b      	uxth	r3, r3
 8000492:	b21b      	sxth	r3, r3
 8000494:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000496:	4619      	mov	r1, r3
 8000498:	f7ff fe87 	bl	80001aa <writePixel>
            writePixel(x0 + y, y0 - x, color);
 800049c:	88fa      	ldrh	r2, [r7, #6]
 800049e:	89fb      	ldrh	r3, [r7, #14]
 80004a0:	4413      	add	r3, r2
 80004a2:	b29b      	uxth	r3, r3
 80004a4:	b218      	sxth	r0, r3
 80004a6:	88ba      	ldrh	r2, [r7, #4]
 80004a8:	8a3b      	ldrh	r3, [r7, #16]
 80004aa:	1ad3      	subs	r3, r2, r3
 80004ac:	b29b      	uxth	r3, r3
 80004ae:	b21b      	sxth	r3, r3
 80004b0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80004b2:	4619      	mov	r1, r3
 80004b4:	f7ff fe79 	bl	80001aa <writePixel>
        }
        if (cornername & 0x8) {
 80004b8:	787b      	ldrb	r3, [r7, #1]
 80004ba:	f003 0308 	and.w	r3, r3, #8
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d01b      	beq.n	80004fa <drawCircleHelper+0x14e>
            writePixel(x0 - y, y0 + x, color);
 80004c2:	88fa      	ldrh	r2, [r7, #6]
 80004c4:	89fb      	ldrh	r3, [r7, #14]
 80004c6:	1ad3      	subs	r3, r2, r3
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	b218      	sxth	r0, r3
 80004cc:	88ba      	ldrh	r2, [r7, #4]
 80004ce:	8a3b      	ldrh	r3, [r7, #16]
 80004d0:	4413      	add	r3, r2
 80004d2:	b29b      	uxth	r3, r3
 80004d4:	b21b      	sxth	r3, r3
 80004d6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80004d8:	4619      	mov	r1, r3
 80004da:	f7ff fe66 	bl	80001aa <writePixel>
            writePixel(x0 - x, y0 + y, color);
 80004de:	88fa      	ldrh	r2, [r7, #6]
 80004e0:	8a3b      	ldrh	r3, [r7, #16]
 80004e2:	1ad3      	subs	r3, r2, r3
 80004e4:	b29b      	uxth	r3, r3
 80004e6:	b218      	sxth	r0, r3
 80004e8:	88ba      	ldrh	r2, [r7, #4]
 80004ea:	89fb      	ldrh	r3, [r7, #14]
 80004ec:	4413      	add	r3, r2
 80004ee:	b29b      	uxth	r3, r3
 80004f0:	b21b      	sxth	r3, r3
 80004f2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80004f4:	4619      	mov	r1, r3
 80004f6:	f7ff fe58 	bl	80001aa <writePixel>
        }
        if (cornername & 0x1) {
 80004fa:	787b      	ldrb	r3, [r7, #1]
 80004fc:	f003 0301 	and.w	r3, r3, #1
 8000500:	2b00      	cmp	r3, #0
 8000502:	d01b      	beq.n	800053c <drawCircleHelper+0x190>
            writePixel(x0 - y, y0 - x, color);
 8000504:	88fa      	ldrh	r2, [r7, #6]
 8000506:	89fb      	ldrh	r3, [r7, #14]
 8000508:	1ad3      	subs	r3, r2, r3
 800050a:	b29b      	uxth	r3, r3
 800050c:	b218      	sxth	r0, r3
 800050e:	88ba      	ldrh	r2, [r7, #4]
 8000510:	8a3b      	ldrh	r3, [r7, #16]
 8000512:	1ad3      	subs	r3, r2, r3
 8000514:	b29b      	uxth	r3, r3
 8000516:	b21b      	sxth	r3, r3
 8000518:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800051a:	4619      	mov	r1, r3
 800051c:	f7ff fe45 	bl	80001aa <writePixel>
            writePixel(x0 - x, y0 - y, color);
 8000520:	88fa      	ldrh	r2, [r7, #6]
 8000522:	8a3b      	ldrh	r3, [r7, #16]
 8000524:	1ad3      	subs	r3, r2, r3
 8000526:	b29b      	uxth	r3, r3
 8000528:	b218      	sxth	r0, r3
 800052a:	88ba      	ldrh	r2, [r7, #4]
 800052c:	89fb      	ldrh	r3, [r7, #14]
 800052e:	1ad3      	subs	r3, r2, r3
 8000530:	b29b      	uxth	r3, r3
 8000532:	b21b      	sxth	r3, r3
 8000534:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000536:	4619      	mov	r1, r3
 8000538:	f7ff fe37 	bl	80001aa <writePixel>
    while (x<y) {
 800053c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000540:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000544:	429a      	cmp	r2, r3
 8000546:	f6ff af53 	blt.w	80003f0 <drawCircleHelper+0x44>
        }
    }
}
 800054a:	bf00      	nop
 800054c:	bf00      	nop
 800054e:	371c      	adds	r7, #28
 8000550:	46bd      	mov	sp, r7
 8000552:	bd90      	pop	{r4, r7, pc}

08000554 <fillCircleHelper>:

void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t corners, int16_t delta, uint16_t color)
{
 8000554:	b590      	push	{r4, r7, lr}
 8000556:	b087      	sub	sp, #28
 8000558:	af00      	add	r7, sp, #0
 800055a:	4604      	mov	r4, r0
 800055c:	4608      	mov	r0, r1
 800055e:	4611      	mov	r1, r2
 8000560:	461a      	mov	r2, r3
 8000562:	4623      	mov	r3, r4
 8000564:	80fb      	strh	r3, [r7, #6]
 8000566:	4603      	mov	r3, r0
 8000568:	80bb      	strh	r3, [r7, #4]
 800056a:	460b      	mov	r3, r1
 800056c:	807b      	strh	r3, [r7, #2]
 800056e:	4613      	mov	r3, r2
 8000570:	707b      	strb	r3, [r7, #1]

    int16_t f     = 1 - r;
 8000572:	887b      	ldrh	r3, [r7, #2]
 8000574:	f1c3 0301 	rsb	r3, r3, #1
 8000578:	b29b      	uxth	r3, r3
 800057a:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 800057c:	2301      	movs	r3, #1
 800057e:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8000580:	887b      	ldrh	r3, [r7, #2]
 8000582:	461a      	mov	r2, r3
 8000584:	03d2      	lsls	r2, r2, #15
 8000586:	1ad3      	subs	r3, r2, r3
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	b29b      	uxth	r3, r3
 800058c:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 800058e:	2300      	movs	r3, #0
 8000590:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 8000592:	887b      	ldrh	r3, [r7, #2]
 8000594:	81fb      	strh	r3, [r7, #14]
    int16_t px    = x;
 8000596:	8a3b      	ldrh	r3, [r7, #16]
 8000598:	81bb      	strh	r3, [r7, #12]
    int16_t py    = y;
 800059a:	89fb      	ldrh	r3, [r7, #14]
 800059c:	817b      	strh	r3, [r7, #10]

    delta++; // Avoid some +1's in the loop
 800059e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	3301      	adds	r3, #1
 80005a6:	b29b      	uxth	r3, r3
 80005a8:	853b      	strh	r3, [r7, #40]	@ 0x28

    while(x < y) {
 80005aa:	e095      	b.n	80006d8 <fillCircleHelper+0x184>
        if (f >= 0) {
 80005ac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	db0e      	blt.n	80005d2 <fillCircleHelper+0x7e>
            y--;
 80005b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80005b8:	b29b      	uxth	r3, r3
 80005ba:	3b01      	subs	r3, #1
 80005bc:	b29b      	uxth	r3, r3
 80005be:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80005c0:	8a7b      	ldrh	r3, [r7, #18]
 80005c2:	3302      	adds	r3, #2
 80005c4:	b29b      	uxth	r3, r3
 80005c6:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 80005c8:	8afa      	ldrh	r2, [r7, #22]
 80005ca:	8a7b      	ldrh	r3, [r7, #18]
 80005cc:	4413      	add	r3, r2
 80005ce:	b29b      	uxth	r3, r3
 80005d0:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 80005d2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80005d6:	b29b      	uxth	r3, r3
 80005d8:	3301      	adds	r3, #1
 80005da:	b29b      	uxth	r3, r3
 80005dc:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 80005de:	8abb      	ldrh	r3, [r7, #20]
 80005e0:	3302      	adds	r3, #2
 80005e2:	b29b      	uxth	r3, r3
 80005e4:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 80005e6:	8afa      	ldrh	r2, [r7, #22]
 80005e8:	8abb      	ldrh	r3, [r7, #20]
 80005ea:	4413      	add	r3, r2
 80005ec:	b29b      	uxth	r3, r3
 80005ee:	82fb      	strh	r3, [r7, #22]
        // These checks avoid double-drawing certain lines, important
        // for the SSD1306 library which has an INVERT drawing mode.
        if(x < (y + 1)) {
 80005f0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80005f4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	db31      	blt.n	8000660 <fillCircleHelper+0x10c>
            if(corners & 1) drawFastVLine(x0+x, y0-y, 2*y+delta, color);
 80005fc:	787b      	ldrb	r3, [r7, #1]
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	2b00      	cmp	r3, #0
 8000604:	d013      	beq.n	800062e <fillCircleHelper+0xda>
 8000606:	88fa      	ldrh	r2, [r7, #6]
 8000608:	8a3b      	ldrh	r3, [r7, #16]
 800060a:	4413      	add	r3, r2
 800060c:	b29b      	uxth	r3, r3
 800060e:	b218      	sxth	r0, r3
 8000610:	88ba      	ldrh	r2, [r7, #4]
 8000612:	89fb      	ldrh	r3, [r7, #14]
 8000614:	1ad3      	subs	r3, r2, r3
 8000616:	b29b      	uxth	r3, r3
 8000618:	b219      	sxth	r1, r3
 800061a:	89fb      	ldrh	r3, [r7, #14]
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	b29a      	uxth	r2, r3
 8000620:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000622:	4413      	add	r3, r2
 8000624:	b29b      	uxth	r3, r3
 8000626:	b21a      	sxth	r2, r3
 8000628:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800062a:	f7ff fe75 	bl	8000318 <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-x, y0-y, 2*y+delta, color);
 800062e:	787b      	ldrb	r3, [r7, #1]
 8000630:	f003 0302 	and.w	r3, r3, #2
 8000634:	2b00      	cmp	r3, #0
 8000636:	d013      	beq.n	8000660 <fillCircleHelper+0x10c>
 8000638:	88fa      	ldrh	r2, [r7, #6]
 800063a:	8a3b      	ldrh	r3, [r7, #16]
 800063c:	1ad3      	subs	r3, r2, r3
 800063e:	b29b      	uxth	r3, r3
 8000640:	b218      	sxth	r0, r3
 8000642:	88ba      	ldrh	r2, [r7, #4]
 8000644:	89fb      	ldrh	r3, [r7, #14]
 8000646:	1ad3      	subs	r3, r2, r3
 8000648:	b29b      	uxth	r3, r3
 800064a:	b219      	sxth	r1, r3
 800064c:	89fb      	ldrh	r3, [r7, #14]
 800064e:	005b      	lsls	r3, r3, #1
 8000650:	b29a      	uxth	r2, r3
 8000652:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000654:	4413      	add	r3, r2
 8000656:	b29b      	uxth	r3, r3
 8000658:	b21a      	sxth	r2, r3
 800065a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800065c:	f7ff fe5c 	bl	8000318 <drawFastVLine>
        }
        if(y != py) {
 8000660:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000664:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000668:	429a      	cmp	r2, r3
 800066a:	d033      	beq.n	80006d4 <fillCircleHelper+0x180>
            if(corners & 1) drawFastVLine(x0+py, y0-px, 2*px+delta, color);
 800066c:	787b      	ldrb	r3, [r7, #1]
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	2b00      	cmp	r3, #0
 8000674:	d013      	beq.n	800069e <fillCircleHelper+0x14a>
 8000676:	88fa      	ldrh	r2, [r7, #6]
 8000678:	897b      	ldrh	r3, [r7, #10]
 800067a:	4413      	add	r3, r2
 800067c:	b29b      	uxth	r3, r3
 800067e:	b218      	sxth	r0, r3
 8000680:	88ba      	ldrh	r2, [r7, #4]
 8000682:	89bb      	ldrh	r3, [r7, #12]
 8000684:	1ad3      	subs	r3, r2, r3
 8000686:	b29b      	uxth	r3, r3
 8000688:	b219      	sxth	r1, r3
 800068a:	89bb      	ldrh	r3, [r7, #12]
 800068c:	005b      	lsls	r3, r3, #1
 800068e:	b29a      	uxth	r2, r3
 8000690:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000692:	4413      	add	r3, r2
 8000694:	b29b      	uxth	r3, r3
 8000696:	b21a      	sxth	r2, r3
 8000698:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800069a:	f7ff fe3d 	bl	8000318 <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-py, y0-px, 2*px+delta, color);
 800069e:	787b      	ldrb	r3, [r7, #1]
 80006a0:	f003 0302 	and.w	r3, r3, #2
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d013      	beq.n	80006d0 <fillCircleHelper+0x17c>
 80006a8:	88fa      	ldrh	r2, [r7, #6]
 80006aa:	897b      	ldrh	r3, [r7, #10]
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	b29b      	uxth	r3, r3
 80006b0:	b218      	sxth	r0, r3
 80006b2:	88ba      	ldrh	r2, [r7, #4]
 80006b4:	89bb      	ldrh	r3, [r7, #12]
 80006b6:	1ad3      	subs	r3, r2, r3
 80006b8:	b29b      	uxth	r3, r3
 80006ba:	b219      	sxth	r1, r3
 80006bc:	89bb      	ldrh	r3, [r7, #12]
 80006be:	005b      	lsls	r3, r3, #1
 80006c0:	b29a      	uxth	r2, r3
 80006c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80006c4:	4413      	add	r3, r2
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	b21a      	sxth	r2, r3
 80006ca:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80006cc:	f7ff fe24 	bl	8000318 <drawFastVLine>
            py = y;
 80006d0:	89fb      	ldrh	r3, [r7, #14]
 80006d2:	817b      	strh	r3, [r7, #10]
        }
        px = x;
 80006d4:	8a3b      	ldrh	r3, [r7, #16]
 80006d6:	81bb      	strh	r3, [r7, #12]
    while(x < y) {
 80006d8:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80006dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006e0:	429a      	cmp	r2, r3
 80006e2:	f6ff af63 	blt.w	80005ac <fillCircleHelper+0x58>
    }
}
 80006e6:	bf00      	nop
 80006e8:	bf00      	nop
 80006ea:	371c      	adds	r7, #28
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd90      	pop	{r4, r7, pc}

080006f0 <fillCircle>:

void fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b085      	sub	sp, #20
 80006f4:	af02      	add	r7, sp, #8
 80006f6:	4604      	mov	r4, r0
 80006f8:	4608      	mov	r0, r1
 80006fa:	4611      	mov	r1, r2
 80006fc:	461a      	mov	r2, r3
 80006fe:	4623      	mov	r3, r4
 8000700:	80fb      	strh	r3, [r7, #6]
 8000702:	4603      	mov	r3, r0
 8000704:	80bb      	strh	r3, [r7, #4]
 8000706:	460b      	mov	r3, r1
 8000708:	807b      	strh	r3, [r7, #2]
 800070a:	4613      	mov	r3, r2
 800070c:	803b      	strh	r3, [r7, #0]
    drawFastVLine(x0, y0-r, 2*r+1, color);
 800070e:	88ba      	ldrh	r2, [r7, #4]
 8000710:	887b      	ldrh	r3, [r7, #2]
 8000712:	1ad3      	subs	r3, r2, r3
 8000714:	b29b      	uxth	r3, r3
 8000716:	b219      	sxth	r1, r3
 8000718:	887b      	ldrh	r3, [r7, #2]
 800071a:	005b      	lsls	r3, r3, #1
 800071c:	b29b      	uxth	r3, r3
 800071e:	3301      	adds	r3, #1
 8000720:	b29b      	uxth	r3, r3
 8000722:	b21a      	sxth	r2, r3
 8000724:	883b      	ldrh	r3, [r7, #0]
 8000726:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800072a:	f7ff fdf5 	bl	8000318 <drawFastVLine>
    fillCircleHelper(x0, y0, r, 3, 0, color);
 800072e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000732:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000736:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800073a:	883b      	ldrh	r3, [r7, #0]
 800073c:	9301      	str	r3, [sp, #4]
 800073e:	2300      	movs	r3, #0
 8000740:	9300      	str	r3, [sp, #0]
 8000742:	2303      	movs	r3, #3
 8000744:	f7ff ff06 	bl	8000554 <fillCircleHelper>
}
 8000748:	bf00      	nop
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	bd90      	pop	{r4, r7, pc}

08000750 <drawRoundRect>:
    drawFastVLine(x, y, h, color);
    drawFastVLine(x+w-1, y, h, color);
}

void drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8000750:	b590      	push	{r4, r7, lr}
 8000752:	b087      	sub	sp, #28
 8000754:	af02      	add	r7, sp, #8
 8000756:	4604      	mov	r4, r0
 8000758:	4608      	mov	r0, r1
 800075a:	4611      	mov	r1, r2
 800075c:	461a      	mov	r2, r3
 800075e:	4623      	mov	r3, r4
 8000760:	80fb      	strh	r3, [r7, #6]
 8000762:	4603      	mov	r3, r0
 8000764:	80bb      	strh	r3, [r7, #4]
 8000766:	460b      	mov	r3, r1
 8000768:	807b      	strh	r3, [r7, #2]
 800076a:	4613      	mov	r3, r2
 800076c:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 800076e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000772:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000776:	4293      	cmp	r3, r2
 8000778:	bfa8      	it	ge
 800077a:	4613      	movge	r3, r2
 800077c:	b21b      	sxth	r3, r3
 800077e:	0fda      	lsrs	r2, r3, #31
 8000780:	4413      	add	r3, r2
 8000782:	105b      	asrs	r3, r3, #1
 8000784:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8000786:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800078a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800078e:	429a      	cmp	r2, r3
 8000790:	dd01      	ble.n	8000796 <drawRoundRect+0x46>
 8000792:	89fb      	ldrh	r3, [r7, #14]
 8000794:	843b      	strh	r3, [r7, #32]
    // smarter version
    drawFastHLine(x+r  , y    , w-2*r, color); // Top
 8000796:	88fa      	ldrh	r2, [r7, #6]
 8000798:	8c3b      	ldrh	r3, [r7, #32]
 800079a:	4413      	add	r3, r2
 800079c:	b29b      	uxth	r3, r3
 800079e:	b218      	sxth	r0, r3
 80007a0:	887a      	ldrh	r2, [r7, #2]
 80007a2:	8c3b      	ldrh	r3, [r7, #32]
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	b29b      	uxth	r3, r3
 80007ac:	b21a      	sxth	r2, r3
 80007ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80007b0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80007b4:	f7ff fdd5 	bl	8000362 <drawFastHLine>
    drawFastHLine(x+r  , y+h-1, w-2*r, color); // Bottom
 80007b8:	88fa      	ldrh	r2, [r7, #6]
 80007ba:	8c3b      	ldrh	r3, [r7, #32]
 80007bc:	4413      	add	r3, r2
 80007be:	b29b      	uxth	r3, r3
 80007c0:	b218      	sxth	r0, r3
 80007c2:	88ba      	ldrh	r2, [r7, #4]
 80007c4:	883b      	ldrh	r3, [r7, #0]
 80007c6:	4413      	add	r3, r2
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	3b01      	subs	r3, #1
 80007cc:	b29b      	uxth	r3, r3
 80007ce:	b219      	sxth	r1, r3
 80007d0:	887a      	ldrh	r2, [r7, #2]
 80007d2:	8c3b      	ldrh	r3, [r7, #32]
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	1ad3      	subs	r3, r2, r3
 80007da:	b29b      	uxth	r3, r3
 80007dc:	b21a      	sxth	r2, r3
 80007de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80007e0:	f7ff fdbf 	bl	8000362 <drawFastHLine>
    drawFastVLine(x    , y+r  , h-2*r, color); // Left
 80007e4:	88ba      	ldrh	r2, [r7, #4]
 80007e6:	8c3b      	ldrh	r3, [r7, #32]
 80007e8:	4413      	add	r3, r2
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	b219      	sxth	r1, r3
 80007ee:	883a      	ldrh	r2, [r7, #0]
 80007f0:	8c3b      	ldrh	r3, [r7, #32]
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	1ad3      	subs	r3, r2, r3
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	b21a      	sxth	r2, r3
 80007fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80007fe:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000802:	f7ff fd89 	bl	8000318 <drawFastVLine>
    drawFastVLine(x+w-1, y+r  , h-2*r, color); // Right
 8000806:	88fa      	ldrh	r2, [r7, #6]
 8000808:	887b      	ldrh	r3, [r7, #2]
 800080a:	4413      	add	r3, r2
 800080c:	b29b      	uxth	r3, r3
 800080e:	3b01      	subs	r3, #1
 8000810:	b29b      	uxth	r3, r3
 8000812:	b218      	sxth	r0, r3
 8000814:	88ba      	ldrh	r2, [r7, #4]
 8000816:	8c3b      	ldrh	r3, [r7, #32]
 8000818:	4413      	add	r3, r2
 800081a:	b29b      	uxth	r3, r3
 800081c:	b219      	sxth	r1, r3
 800081e:	883a      	ldrh	r2, [r7, #0]
 8000820:	8c3b      	ldrh	r3, [r7, #32]
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	b29b      	uxth	r3, r3
 8000826:	1ad3      	subs	r3, r2, r3
 8000828:	b29b      	uxth	r3, r3
 800082a:	b21a      	sxth	r2, r3
 800082c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800082e:	f7ff fd73 	bl	8000318 <drawFastVLine>
    // draw four corners
    drawCircleHelper(x+r    , y+r    , r, 1, color);
 8000832:	88fa      	ldrh	r2, [r7, #6]
 8000834:	8c3b      	ldrh	r3, [r7, #32]
 8000836:	4413      	add	r3, r2
 8000838:	b29b      	uxth	r3, r3
 800083a:	b218      	sxth	r0, r3
 800083c:	88ba      	ldrh	r2, [r7, #4]
 800083e:	8c3b      	ldrh	r3, [r7, #32]
 8000840:	4413      	add	r3, r2
 8000842:	b29b      	uxth	r3, r3
 8000844:	b219      	sxth	r1, r3
 8000846:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800084a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800084c:	9300      	str	r3, [sp, #0]
 800084e:	2301      	movs	r3, #1
 8000850:	f7ff fdac 	bl	80003ac <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 8000854:	88fa      	ldrh	r2, [r7, #6]
 8000856:	887b      	ldrh	r3, [r7, #2]
 8000858:	4413      	add	r3, r2
 800085a:	b29a      	uxth	r2, r3
 800085c:	8c3b      	ldrh	r3, [r7, #32]
 800085e:	1ad3      	subs	r3, r2, r3
 8000860:	b29b      	uxth	r3, r3
 8000862:	3b01      	subs	r3, #1
 8000864:	b29b      	uxth	r3, r3
 8000866:	b218      	sxth	r0, r3
 8000868:	88ba      	ldrh	r2, [r7, #4]
 800086a:	8c3b      	ldrh	r3, [r7, #32]
 800086c:	4413      	add	r3, r2
 800086e:	b29b      	uxth	r3, r3
 8000870:	b219      	sxth	r1, r3
 8000872:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000876:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000878:	9300      	str	r3, [sp, #0]
 800087a:	2302      	movs	r3, #2
 800087c:	f7ff fd96 	bl	80003ac <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 8000880:	88fa      	ldrh	r2, [r7, #6]
 8000882:	887b      	ldrh	r3, [r7, #2]
 8000884:	4413      	add	r3, r2
 8000886:	b29a      	uxth	r2, r3
 8000888:	8c3b      	ldrh	r3, [r7, #32]
 800088a:	1ad3      	subs	r3, r2, r3
 800088c:	b29b      	uxth	r3, r3
 800088e:	3b01      	subs	r3, #1
 8000890:	b29b      	uxth	r3, r3
 8000892:	b218      	sxth	r0, r3
 8000894:	88ba      	ldrh	r2, [r7, #4]
 8000896:	883b      	ldrh	r3, [r7, #0]
 8000898:	4413      	add	r3, r2
 800089a:	b29a      	uxth	r2, r3
 800089c:	8c3b      	ldrh	r3, [r7, #32]
 800089e:	1ad3      	subs	r3, r2, r3
 80008a0:	b29b      	uxth	r3, r3
 80008a2:	3b01      	subs	r3, #1
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	b219      	sxth	r1, r3
 80008a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80008ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80008ae:	9300      	str	r3, [sp, #0]
 80008b0:	2304      	movs	r3, #4
 80008b2:	f7ff fd7b 	bl	80003ac <drawCircleHelper>
    drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 80008b6:	88fa      	ldrh	r2, [r7, #6]
 80008b8:	8c3b      	ldrh	r3, [r7, #32]
 80008ba:	4413      	add	r3, r2
 80008bc:	b29b      	uxth	r3, r3
 80008be:	b218      	sxth	r0, r3
 80008c0:	88ba      	ldrh	r2, [r7, #4]
 80008c2:	883b      	ldrh	r3, [r7, #0]
 80008c4:	4413      	add	r3, r2
 80008c6:	b29a      	uxth	r2, r3
 80008c8:	8c3b      	ldrh	r3, [r7, #32]
 80008ca:	1ad3      	subs	r3, r2, r3
 80008cc:	b29b      	uxth	r3, r3
 80008ce:	3b01      	subs	r3, #1
 80008d0:	b29b      	uxth	r3, r3
 80008d2:	b219      	sxth	r1, r3
 80008d4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80008d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80008da:	9300      	str	r3, [sp, #0]
 80008dc:	2308      	movs	r3, #8
 80008de:	f7ff fd65 	bl	80003ac <drawCircleHelper>
}
 80008e2:	bf00      	nop
 80008e4:	3714      	adds	r7, #20
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd90      	pop	{r4, r7, pc}
	...

080008ec <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af02      	add	r7, sp, #8
 80008f2:	4603      	mov	r3, r0
 80008f4:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 80008f6:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <fillScreen+0x2c>)
 80008f8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80008fc:	4b07      	ldr	r3, [pc, #28]	@ (800091c <fillScreen+0x30>)
 80008fe:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000902:	88fb      	ldrh	r3, [r7, #6]
 8000904:	9300      	str	r3, [sp, #0]
 8000906:	460b      	mov	r3, r1
 8000908:	2100      	movs	r1, #0
 800090a:	2000      	movs	r0, #0
 800090c:	f7ff fc31 	bl	8000172 <fillRect>
}
 8000910:	bf00      	nop
 8000912:	3708      	adds	r7, #8
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	2000003c 	.word	0x2000003c
 800091c:	2000003e 	.word	0x2000003e

08000920 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	2101      	movs	r1, #1
 8000928:	4802      	ldr	r0, [pc, #8]	@ (8000934 <ST7735_Select+0x14>)
 800092a:	f002 fbef 	bl	800310c <HAL_GPIO_WritePin>
}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40010c00 	.word	0x40010c00

08000938 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 800093c:	2201      	movs	r2, #1
 800093e:	2101      	movs	r1, #1
 8000940:	4802      	ldr	r0, [pc, #8]	@ (800094c <ST7735_Unselect+0x14>)
 8000942:	f002 fbe3 	bl	800310c <HAL_GPIO_WritePin>
}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40010c00 	.word	0x40010c00

08000950 <ST7735_Reset>:

void ST7735_Reset()
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8000954:	2200      	movs	r2, #0
 8000956:	2140      	movs	r1, #64	@ 0x40
 8000958:	4806      	ldr	r0, [pc, #24]	@ (8000974 <ST7735_Reset+0x24>)
 800095a:	f002 fbd7 	bl	800310c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800095e:	2005      	movs	r0, #5
 8000960:	f001 fbec 	bl	800213c <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	2140      	movs	r1, #64	@ 0x40
 8000968:	4802      	ldr	r0, [pc, #8]	@ (8000974 <ST7735_Reset+0x24>)
 800096a:	f002 fbcf 	bl	800310c <HAL_GPIO_WritePin>
}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40010c00 	.word	0x40010c00

08000978 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	4603      	mov	r3, r0
 8000980:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8000982:	2200      	movs	r2, #0
 8000984:	2102      	movs	r1, #2
 8000986:	4807      	ldr	r0, [pc, #28]	@ (80009a4 <ST7735_WriteCommand+0x2c>)
 8000988:	f002 fbc0 	bl	800310c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800098c:	1df9      	adds	r1, r7, #7
 800098e:	f04f 33ff 	mov.w	r3, #4294967295
 8000992:	2201      	movs	r2, #1
 8000994:	4804      	ldr	r0, [pc, #16]	@ (80009a8 <ST7735_WriteCommand+0x30>)
 8000996:	f003 fa03 	bl	8003da0 <HAL_SPI_Transmit>
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40010c00 	.word	0x40010c00
 80009a8:	200000a8 	.word	0x200000a8

080009ac <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80009b6:	2201      	movs	r2, #1
 80009b8:	2102      	movs	r1, #2
 80009ba:	4807      	ldr	r0, [pc, #28]	@ (80009d8 <ST7735_WriteData+0x2c>)
 80009bc:	f002 fba6 	bl	800310c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	b29a      	uxth	r2, r3
 80009c4:	f04f 33ff 	mov.w	r3, #4294967295
 80009c8:	6879      	ldr	r1, [r7, #4]
 80009ca:	4804      	ldr	r0, [pc, #16]	@ (80009dc <ST7735_WriteData+0x30>)
 80009cc:	f003 f9e8 	bl	8003da0 <HAL_SPI_Transmit>
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40010c00 	.word	0x40010c00
 80009dc:	200000a8 	.word	0x200000a8

080009e0 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	607a      	str	r2, [r7, #4]
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80009f2:	e034      	b.n	8000a5e <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	1c5a      	adds	r2, r3, #1
 80009f8:	607a      	str	r2, [r7, #4]
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80009fe:	7afb      	ldrb	r3, [r7, #11]
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff ffb9 	bl	8000978 <ST7735_WriteCommand>

        numArgs = *addr++;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	1c5a      	adds	r2, r3, #1
 8000a0a:	607a      	str	r2, [r7, #4]
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8000a10:	7abb      	ldrb	r3, [r7, #10]
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a18:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8000a1a:	7abb      	ldrb	r3, [r7, #10]
 8000a1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000a20:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8000a22:	7abb      	ldrb	r3, [r7, #10]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d008      	beq.n	8000a3a <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8000a28:	7abb      	ldrb	r3, [r7, #10]
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	f7ff ffbd 	bl	80009ac <ST7735_WriteData>
            addr += numArgs;
 8000a32:	7abb      	ldrb	r3, [r7, #10]
 8000a34:	687a      	ldr	r2, [r7, #4]
 8000a36:	4413      	add	r3, r2
 8000a38:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8000a3a:	89bb      	ldrh	r3, [r7, #12]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d00e      	beq.n	8000a5e <DisplayInit+0x7e>
            ms = *addr++;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	1c5a      	adds	r2, r3, #1
 8000a44:	607a      	str	r2, [r7, #4]
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8000a4a:	89bb      	ldrh	r3, [r7, #12]
 8000a4c:	2bff      	cmp	r3, #255	@ 0xff
 8000a4e:	d102      	bne.n	8000a56 <DisplayInit+0x76>
 8000a50:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000a54:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8000a56:	89bb      	ldrh	r3, [r7, #12]
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f001 fb6f 	bl	800213c <HAL_Delay>
    while(numCommands--) {
 8000a5e:	7bfb      	ldrb	r3, [r7, #15]
 8000a60:	1e5a      	subs	r2, r3, #1
 8000a62:	73fa      	strb	r2, [r7, #15]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d1c5      	bne.n	80009f4 <DisplayInit+0x14>
        }
    }
}
 8000a68:	bf00      	nop
 8000a6a:	bf00      	nop
 8000a6c:	3710      	adds	r7, #16
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8000a74:	b590      	push	{r4, r7, lr}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	4608      	mov	r0, r1
 8000a7e:	4611      	mov	r1, r2
 8000a80:	461a      	mov	r2, r3
 8000a82:	4623      	mov	r3, r4
 8000a84:	71fb      	strb	r3, [r7, #7]
 8000a86:	4603      	mov	r3, r0
 8000a88:	71bb      	strb	r3, [r7, #6]
 8000a8a:	460b      	mov	r3, r1
 8000a8c:	717b      	strb	r3, [r7, #5]
 8000a8e:	4613      	mov	r3, r2
 8000a90:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8000a92:	202a      	movs	r0, #42	@ 0x2a
 8000a94:	f7ff ff70 	bl	8000978 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8000a98:	2300      	movs	r3, #0
 8000a9a:	733b      	strb	r3, [r7, #12]
 8000a9c:	4b17      	ldr	r3, [pc, #92]	@ (8000afc <ST7735_SetAddressWindow+0x88>)
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	4413      	add	r3, r2
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	737b      	strb	r3, [r7, #13]
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	73bb      	strb	r3, [r7, #14]
 8000aac:	4b13      	ldr	r3, [pc, #76]	@ (8000afc <ST7735_SetAddressWindow+0x88>)
 8000aae:	781a      	ldrb	r2, [r3, #0]
 8000ab0:	797b      	ldrb	r3, [r7, #5]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8000ab8:	f107 030c 	add.w	r3, r7, #12
 8000abc:	2104      	movs	r1, #4
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff ff74 	bl	80009ac <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8000ac4:	202b      	movs	r0, #43	@ 0x2b
 8000ac6:	f7ff ff57 	bl	8000978 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8000aca:	4b0d      	ldr	r3, [pc, #52]	@ (8000b00 <ST7735_SetAddressWindow+0x8c>)
 8000acc:	781a      	ldrb	r2, [r3, #0]
 8000ace:	79bb      	ldrb	r3, [r7, #6]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 8000ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8000b00 <ST7735_SetAddressWindow+0x8c>)
 8000ad8:	781a      	ldrb	r2, [r3, #0]
 8000ada:	793b      	ldrb	r3, [r7, #4]
 8000adc:	4413      	add	r3, r2
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8000ae2:	f107 030c 	add.w	r3, r7, #12
 8000ae6:	2104      	movs	r1, #4
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff ff5f 	bl	80009ac <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8000aee:	202c      	movs	r0, #44	@ 0x2c
 8000af0:	f7ff ff42 	bl	8000978 <ST7735_WriteCommand>
}
 8000af4:	bf00      	nop
 8000af6:	3714      	adds	r7, #20
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd90      	pop	{r4, r7, pc}
 8000afc:	20000043 	.word	0x20000043
 8000b00:	20000044 	.word	0x20000044

08000b04 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 8000b0e:	f7ff ff07 	bl	8000920 <ST7735_Select>
    ST7735_Reset();
 8000b12:	f7ff ff1d 	bl	8000950 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8000b16:	480c      	ldr	r0, [pc, #48]	@ (8000b48 <ST7735_Init+0x44>)
 8000b18:	f7ff ff62 	bl	80009e0 <DisplayInit>
    DisplayInit(init_cmds2);
 8000b1c:	480b      	ldr	r0, [pc, #44]	@ (8000b4c <ST7735_Init+0x48>)
 8000b1e:	f7ff ff5f 	bl	80009e0 <DisplayInit>
    DisplayInit(init_cmds3);
 8000b22:	480b      	ldr	r0, [pc, #44]	@ (8000b50 <ST7735_Init+0x4c>)
 8000b24:	f7ff ff5c 	bl	80009e0 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8000b28:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <ST7735_Init+0x50>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 8000b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <ST7735_Init+0x54>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	4618      	mov	r0, r3
 8000b38:	f000 f810 	bl	8000b5c <ST7735_SetRotation>
    ST7735_Unselect();
 8000b3c:	f7ff fefc 	bl	8000938 <ST7735_Unselect>

}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	08004f14 	.word	0x08004f14
 8000b4c:	08004f4c 	.word	0x08004f4c
 8000b50:	08004f5c 	.word	0x08004f5c
 8000b54:	20000041 	.word	0x20000041
 8000b58:	20000042 	.word	0x20000042

08000b5c <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 8000b66:	2300      	movs	r3, #0
 8000b68:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	f003 0303 	and.w	r3, r3, #3
 8000b70:	b2da      	uxtb	r2, r3
 8000b72:	4b33      	ldr	r3, [pc, #204]	@ (8000c40 <ST7735_SetRotation+0xe4>)
 8000b74:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8000b76:	4b32      	ldr	r3, [pc, #200]	@ (8000c40 <ST7735_SetRotation+0xe4>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b03      	cmp	r3, #3
 8000b7c:	d84e      	bhi.n	8000c1c <ST7735_SetRotation+0xc0>
 8000b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b84 <ST7735_SetRotation+0x28>)
 8000b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b84:	08000b95 	.word	0x08000b95
 8000b88:	08000bb7 	.word	0x08000bb7
 8000b8c:	08000bd9 	.word	0x08000bd9
 8000b90:	08000bfb 	.word	0x08000bfb
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8000b94:	23c0      	movs	r3, #192	@ 0xc0
 8000b96:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8000b98:	4b2a      	ldr	r3, [pc, #168]	@ (8000c44 <ST7735_SetRotation+0xe8>)
 8000b9a:	22a0      	movs	r2, #160	@ 0xa0
 8000b9c:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8000b9e:	4b2a      	ldr	r3, [pc, #168]	@ (8000c48 <ST7735_SetRotation+0xec>)
 8000ba0:	2280      	movs	r2, #128	@ 0x80
 8000ba2:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8000ba4:	4b29      	ldr	r3, [pc, #164]	@ (8000c4c <ST7735_SetRotation+0xf0>)
 8000ba6:	781a      	ldrb	r2, [r3, #0]
 8000ba8:	4b29      	ldr	r3, [pc, #164]	@ (8000c50 <ST7735_SetRotation+0xf4>)
 8000baa:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8000bac:	4b29      	ldr	r3, [pc, #164]	@ (8000c54 <ST7735_SetRotation+0xf8>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	4b29      	ldr	r3, [pc, #164]	@ (8000c58 <ST7735_SetRotation+0xfc>)
 8000bb2:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000bb4:	e032      	b.n	8000c1c <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8000bb6:	23a0      	movs	r3, #160	@ 0xa0
 8000bb8:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8000bba:	4b23      	ldr	r3, [pc, #140]	@ (8000c48 <ST7735_SetRotation+0xec>)
 8000bbc:	22a0      	movs	r2, #160	@ 0xa0
 8000bbe:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8000bc0:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <ST7735_SetRotation+0xe8>)
 8000bc2:	2280      	movs	r2, #128	@ 0x80
 8000bc4:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8000bc6:	4b21      	ldr	r3, [pc, #132]	@ (8000c4c <ST7735_SetRotation+0xf0>)
 8000bc8:	781a      	ldrb	r2, [r3, #0]
 8000bca:	4b23      	ldr	r3, [pc, #140]	@ (8000c58 <ST7735_SetRotation+0xfc>)
 8000bcc:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8000bce:	4b21      	ldr	r3, [pc, #132]	@ (8000c54 <ST7735_SetRotation+0xf8>)
 8000bd0:	781a      	ldrb	r2, [r3, #0]
 8000bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c50 <ST7735_SetRotation+0xf4>)
 8000bd4:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000bd6:	e021      	b.n	8000c1c <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8000bdc:	4b19      	ldr	r3, [pc, #100]	@ (8000c44 <ST7735_SetRotation+0xe8>)
 8000bde:	22a0      	movs	r2, #160	@ 0xa0
 8000be0:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8000be2:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <ST7735_SetRotation+0xec>)
 8000be4:	2280      	movs	r2, #128	@ 0x80
 8000be6:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8000be8:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <ST7735_SetRotation+0xf0>)
 8000bea:	781a      	ldrb	r2, [r3, #0]
 8000bec:	4b18      	ldr	r3, [pc, #96]	@ (8000c50 <ST7735_SetRotation+0xf4>)
 8000bee:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8000bf0:	4b18      	ldr	r3, [pc, #96]	@ (8000c54 <ST7735_SetRotation+0xf8>)
 8000bf2:	781a      	ldrb	r2, [r3, #0]
 8000bf4:	4b18      	ldr	r3, [pc, #96]	@ (8000c58 <ST7735_SetRotation+0xfc>)
 8000bf6:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000bf8:	e010      	b.n	8000c1c <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8000bfa:	2360      	movs	r3, #96	@ 0x60
 8000bfc:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8000bfe:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <ST7735_SetRotation+0xec>)
 8000c00:	22a0      	movs	r2, #160	@ 0xa0
 8000c02:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8000c04:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <ST7735_SetRotation+0xe8>)
 8000c06:	2280      	movs	r2, #128	@ 0x80
 8000c08:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8000c0a:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <ST7735_SetRotation+0xf0>)
 8000c0c:	781a      	ldrb	r2, [r3, #0]
 8000c0e:	4b12      	ldr	r3, [pc, #72]	@ (8000c58 <ST7735_SetRotation+0xfc>)
 8000c10:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8000c12:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <ST7735_SetRotation+0xf8>)
 8000c14:	781a      	ldrb	r2, [r3, #0]
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <ST7735_SetRotation+0xf4>)
 8000c18:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000c1a:	bf00      	nop
  }
  ST7735_Select();
 8000c1c:	f7ff fe80 	bl	8000920 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8000c20:	2036      	movs	r0, #54	@ 0x36
 8000c22:	f7ff fea9 	bl	8000978 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8000c26:	f107 030f 	add.w	r3, r7, #15
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff febd 	bl	80009ac <ST7735_WriteData>
  ST7735_Unselect();
 8000c32:	f7ff fe81 	bl	8000938 <ST7735_Unselect>
}
 8000c36:	bf00      	nop
 8000c38:	3710      	adds	r7, #16
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000040 	.word	0x20000040
 8000c44:	2000003e 	.word	0x2000003e
 8000c48:	2000003c 	.word	0x2000003c
 8000c4c:	20000041 	.word	0x20000041
 8000c50:	20000043 	.word	0x20000043
 8000c54:	20000042 	.word	0x20000042
 8000c58:	20000044 	.word	0x20000044

08000c5c <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	80fb      	strh	r3, [r7, #6]
 8000c66:	460b      	mov	r3, r1
 8000c68:	80bb      	strh	r3, [r7, #4]
 8000c6a:	4613      	mov	r3, r2
 8000c6c:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 8000c6e:	88fb      	ldrh	r3, [r7, #6]
 8000c70:	4a17      	ldr	r2, [pc, #92]	@ (8000cd0 <ST7735_DrawPixel+0x74>)
 8000c72:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c76:	4293      	cmp	r3, r2
 8000c78:	da26      	bge.n	8000cc8 <ST7735_DrawPixel+0x6c>
 8000c7a:	88bb      	ldrh	r3, [r7, #4]
 8000c7c:	4a15      	ldr	r2, [pc, #84]	@ (8000cd4 <ST7735_DrawPixel+0x78>)
 8000c7e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c82:	4293      	cmp	r3, r2
 8000c84:	da20      	bge.n	8000cc8 <ST7735_DrawPixel+0x6c>
        return;

    ST7735_Select();
 8000c86:	f7ff fe4b 	bl	8000920 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8000c8a:	88fb      	ldrh	r3, [r7, #6]
 8000c8c:	b2d8      	uxtb	r0, r3
 8000c8e:	88bb      	ldrh	r3, [r7, #4]
 8000c90:	b2d9      	uxtb	r1, r3
 8000c92:	88fb      	ldrh	r3, [r7, #6]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	3301      	adds	r3, #1
 8000c98:	b2da      	uxtb	r2, r3
 8000c9a:	88bb      	ldrh	r3, [r7, #4]
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	f7ff fee7 	bl	8000a74 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8000ca6:	887b      	ldrh	r3, [r7, #2]
 8000ca8:	0a1b      	lsrs	r3, r3, #8
 8000caa:	b29b      	uxth	r3, r3
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	733b      	strb	r3, [r7, #12]
 8000cb0:	887b      	ldrh	r3, [r7, #2]
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8000cb6:	f107 030c 	add.w	r3, r7, #12
 8000cba:	2102      	movs	r1, #2
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff fe75 	bl	80009ac <ST7735_WriteData>

    ST7735_Unselect();
 8000cc2:	f7ff fe39 	bl	8000938 <ST7735_Unselect>
 8000cc6:	e000      	b.n	8000cca <ST7735_DrawPixel+0x6e>
        return;
 8000cc8:	bf00      	nop
}
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	2000003c 	.word	0x2000003c
 8000cd4:	2000003e 	.word	0x2000003e

08000cd8 <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000cd8:	b082      	sub	sp, #8
 8000cda:	b590      	push	{r4, r7, lr}
 8000cdc:	b089      	sub	sp, #36	@ 0x24
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	80fb      	strh	r3, [r7, #6]
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	80bb      	strh	r3, [r7, #4]
 8000cea:	4613      	mov	r3, r2
 8000cec:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8000cee:	88fb      	ldrh	r3, [r7, #6]
 8000cf0:	b2d8      	uxtb	r0, r3
 8000cf2:	88bb      	ldrh	r3, [r7, #4]
 8000cf4:	b2d9      	uxtb	r1, r3
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	b2da      	uxtb	r2, r3
 8000cfa:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000cfe:	4413      	add	r3, r2
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	3b01      	subs	r3, #1
 8000d04:	b2dc      	uxtb	r4, r3
 8000d06:	88bb      	ldrh	r3, [r7, #4]
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000d0e:	4413      	add	r3, r2
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	3b01      	subs	r3, #1
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	4622      	mov	r2, r4
 8000d18:	f7ff feac 	bl	8000a74 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61fb      	str	r3, [r7, #28]
 8000d20:	e043      	b.n	8000daa <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8000d22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d24:	78fb      	ldrb	r3, [r7, #3]
 8000d26:	3b20      	subs	r3, #32
 8000d28:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8000d2c:	fb01 f303 	mul.w	r3, r1, r3
 8000d30:	4619      	mov	r1, r3
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	440b      	add	r3, r1
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	4413      	add	r3, r2
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61bb      	str	r3, [r7, #24]
 8000d42:	e029      	b.n	8000d98 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8000d44:	697a      	ldr	r2, [r7, #20]
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d00e      	beq.n	8000d72 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8000d54:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000d56:	0a1b      	lsrs	r3, r3, #8
 8000d58:	b29b      	uxth	r3, r3
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	743b      	strb	r3, [r7, #16]
 8000d5e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8000d64:	f107 0310 	add.w	r3, r7, #16
 8000d68:	2102      	movs	r1, #2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fe1e 	bl	80009ac <ST7735_WriteData>
 8000d70:	e00f      	b.n	8000d92 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8000d72:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000d76:	0a1b      	lsrs	r3, r3, #8
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	733b      	strb	r3, [r7, #12]
 8000d7e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8000d86:	f107 030c 	add.w	r3, r7, #12
 8000d8a:	2102      	movs	r1, #2
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff fe0d 	bl	80009ac <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8000d92:	69bb      	ldr	r3, [r7, #24]
 8000d94:	3301      	adds	r3, #1
 8000d96:	61bb      	str	r3, [r7, #24]
 8000d98:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	69bb      	ldr	r3, [r7, #24]
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d3cf      	bcc.n	8000d44 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	3301      	adds	r3, #1
 8000da8:	61fb      	str	r3, [r7, #28]
 8000daa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000dae:	461a      	mov	r2, r3
 8000db0:	69fb      	ldr	r3, [r7, #28]
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d3b5      	bcc.n	8000d22 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8000db6:	bf00      	nop
 8000db8:	bf00      	nop
 8000dba:	3724      	adds	r7, #36	@ 0x24
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000dc2:	b002      	add	sp, #8
 8000dc4:	4770      	bx	lr
	...

08000dc8 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000dc8:	b082      	sub	sp, #8
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b086      	sub	sp, #24
 8000dce:	af04      	add	r7, sp, #16
 8000dd0:	603a      	str	r2, [r7, #0]
 8000dd2:	617b      	str	r3, [r7, #20]
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	80fb      	strh	r3, [r7, #6]
 8000dd8:	460b      	mov	r3, r1
 8000dda:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8000ddc:	f7ff fda0 	bl	8000920 <ST7735_Select>

    while(*str) {
 8000de0:	e033      	b.n	8000e4a <ST7735_WriteString+0x82>
        if(x + font.width >= _width) {
 8000de2:	88fb      	ldrh	r3, [r7, #6]
 8000de4:	7d3a      	ldrb	r2, [r7, #20]
 8000de6:	4413      	add	r3, r2
 8000de8:	4a1f      	ldr	r2, [pc, #124]	@ (8000e68 <ST7735_WriteString+0xa0>)
 8000dea:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000dee:	4293      	cmp	r3, r2
 8000df0:	db16      	blt.n	8000e20 <ST7735_WriteString+0x58>
            x = 0;
 8000df2:	2300      	movs	r3, #0
 8000df4:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8000df6:	7d7b      	ldrb	r3, [r7, #21]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	88bb      	ldrh	r3, [r7, #4]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height) {
 8000e00:	88bb      	ldrh	r3, [r7, #4]
 8000e02:	7d7a      	ldrb	r2, [r7, #21]
 8000e04:	4413      	add	r3, r2
 8000e06:	4a19      	ldr	r2, [pc, #100]	@ (8000e6c <ST7735_WriteString+0xa4>)
 8000e08:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	da21      	bge.n	8000e54 <ST7735_WriteString+0x8c>
                break;
            }

            if(*str == ' ') {
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	2b20      	cmp	r3, #32
 8000e16:	d103      	bne.n	8000e20 <ST7735_WriteString+0x58>
                // skip spaces in the beginning of the new line
                str++;
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	603b      	str	r3, [r7, #0]
                continue;
 8000e1e:	e014      	b.n	8000e4a <ST7735_WriteString+0x82>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	781a      	ldrb	r2, [r3, #0]
 8000e24:	88b9      	ldrh	r1, [r7, #4]
 8000e26:	88f8      	ldrh	r0, [r7, #6]
 8000e28:	8c3b      	ldrh	r3, [r7, #32]
 8000e2a:	9302      	str	r3, [sp, #8]
 8000e2c:	8bbb      	ldrh	r3, [r7, #28]
 8000e2e:	9301      	str	r3, [sp, #4]
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	f7ff ff4f 	bl	8000cd8 <ST7735_WriteChar>
        x += font.width;
 8000e3a:	7d3b      	ldrb	r3, [r7, #20]
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	88fb      	ldrh	r3, [r7, #6]
 8000e40:	4413      	add	r3, r2
 8000e42:	80fb      	strh	r3, [r7, #6]
        str++;
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	3301      	adds	r3, #1
 8000e48:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1c7      	bne.n	8000de2 <ST7735_WriteString+0x1a>
 8000e52:	e000      	b.n	8000e56 <ST7735_WriteString+0x8e>
                break;
 8000e54:	bf00      	nop
    }

    ST7735_Unselect();
 8000e56:	f7ff fd6f 	bl	8000938 <ST7735_Unselect>
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e64:	b002      	add	sp, #8
 8000e66:	4770      	bx	lr
 8000e68:	2000003c 	.word	0x2000003c
 8000e6c:	2000003e 	.word	0x2000003e

08000e70 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8000e70:	b590      	push	{r4, r7, lr}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4604      	mov	r4, r0
 8000e78:	4608      	mov	r0, r1
 8000e7a:	4611      	mov	r1, r2
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	4623      	mov	r3, r4
 8000e80:	80fb      	strh	r3, [r7, #6]
 8000e82:	4603      	mov	r3, r0
 8000e84:	80bb      	strh	r3, [r7, #4]
 8000e86:	460b      	mov	r3, r1
 8000e88:	807b      	strh	r3, [r7, #2]
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8000e8e:	88fb      	ldrh	r3, [r7, #6]
 8000e90:	4a37      	ldr	r2, [pc, #220]	@ (8000f70 <ST7735_FillRectangle+0x100>)
 8000e92:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000e96:	4293      	cmp	r3, r2
 8000e98:	da66      	bge.n	8000f68 <ST7735_FillRectangle+0xf8>
 8000e9a:	88bb      	ldrh	r3, [r7, #4]
 8000e9c:	4a35      	ldr	r2, [pc, #212]	@ (8000f74 <ST7735_FillRectangle+0x104>)
 8000e9e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	da60      	bge.n	8000f68 <ST7735_FillRectangle+0xf8>
    if((x + w - 1) >= _width) w = _width - x;
 8000ea6:	88fa      	ldrh	r2, [r7, #6]
 8000ea8:	887b      	ldrh	r3, [r7, #2]
 8000eaa:	4413      	add	r3, r2
 8000eac:	4a30      	ldr	r2, [pc, #192]	@ (8000f70 <ST7735_FillRectangle+0x100>)
 8000eae:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	dd06      	ble.n	8000ec4 <ST7735_FillRectangle+0x54>
 8000eb6:	4b2e      	ldr	r3, [pc, #184]	@ (8000f70 <ST7735_FillRectangle+0x100>)
 8000eb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ebc:	b29a      	uxth	r2, r3
 8000ebe:	88fb      	ldrh	r3, [r7, #6]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8000ec4:	88ba      	ldrh	r2, [r7, #4]
 8000ec6:	883b      	ldrh	r3, [r7, #0]
 8000ec8:	4413      	add	r3, r2
 8000eca:	4a2a      	ldr	r2, [pc, #168]	@ (8000f74 <ST7735_FillRectangle+0x104>)
 8000ecc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	dd06      	ble.n	8000ee2 <ST7735_FillRectangle+0x72>
 8000ed4:	4b27      	ldr	r3, [pc, #156]	@ (8000f74 <ST7735_FillRectangle+0x104>)
 8000ed6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eda:	b29a      	uxth	r2, r3
 8000edc:	88bb      	ldrh	r3, [r7, #4]
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8000ee2:	f7ff fd1d 	bl	8000920 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000ee6:	88fb      	ldrh	r3, [r7, #6]
 8000ee8:	b2d8      	uxtb	r0, r3
 8000eea:	88bb      	ldrh	r3, [r7, #4]
 8000eec:	b2d9      	uxtb	r1, r3
 8000eee:	88fb      	ldrh	r3, [r7, #6]
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	887b      	ldrh	r3, [r7, #2]
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	4413      	add	r3, r2
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	3b01      	subs	r3, #1
 8000efc:	b2dc      	uxtb	r4, r3
 8000efe:	88bb      	ldrh	r3, [r7, #4]
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	883b      	ldrh	r3, [r7, #0]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	4413      	add	r3, r2
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	4622      	mov	r2, r4
 8000f10:	f7ff fdb0 	bl	8000a74 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000f14:	8c3b      	ldrh	r3, [r7, #32]
 8000f16:	0a1b      	lsrs	r3, r3, #8
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	733b      	strb	r3, [r7, #12]
 8000f1e:	8c3b      	ldrh	r3, [r7, #32]
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8000f24:	2201      	movs	r2, #1
 8000f26:	2102      	movs	r1, #2
 8000f28:	4813      	ldr	r0, [pc, #76]	@ (8000f78 <ST7735_FillRectangle+0x108>)
 8000f2a:	f002 f8ef 	bl	800310c <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000f2e:	883b      	ldrh	r3, [r7, #0]
 8000f30:	80bb      	strh	r3, [r7, #4]
 8000f32:	e013      	b.n	8000f5c <ST7735_FillRectangle+0xec>
        for(x = w; x > 0; x--) {
 8000f34:	887b      	ldrh	r3, [r7, #2]
 8000f36:	80fb      	strh	r3, [r7, #6]
 8000f38:	e00a      	b.n	8000f50 <ST7735_FillRectangle+0xe0>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000f3a:	f107 010c 	add.w	r1, r7, #12
 8000f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f42:	2202      	movs	r2, #2
 8000f44:	480d      	ldr	r0, [pc, #52]	@ (8000f7c <ST7735_FillRectangle+0x10c>)
 8000f46:	f002 ff2b 	bl	8003da0 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	80fb      	strh	r3, [r7, #6]
 8000f50:	88fb      	ldrh	r3, [r7, #6]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d1f1      	bne.n	8000f3a <ST7735_FillRectangle+0xca>
    for(y = h; y > 0; y--) {
 8000f56:	88bb      	ldrh	r3, [r7, #4]
 8000f58:	3b01      	subs	r3, #1
 8000f5a:	80bb      	strh	r3, [r7, #4]
 8000f5c:	88bb      	ldrh	r3, [r7, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d1e8      	bne.n	8000f34 <ST7735_FillRectangle+0xc4>
        }
    }

    ST7735_Unselect();
 8000f62:	f7ff fce9 	bl	8000938 <ST7735_Unselect>
 8000f66:	e000      	b.n	8000f6a <ST7735_FillRectangle+0xfa>
    if((x >= _width) || (y >= _height)) return;
 8000f68:	bf00      	nop
}
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd90      	pop	{r4, r7, pc}
 8000f70:	2000003c 	.word	0x2000003c
 8000f74:	2000003e 	.word	0x2000003e
 8000f78:	40010c00 	.word	0x40010c00
 8000f7c:	200000a8 	.word	0x200000a8

08000f80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f86:	f001 f877 	bl	8002078 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f8a:	f000 f87d 	bl	8001088 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f8e:	f000 fa03 	bl	8001398 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000f92:	f000 f8d5 	bl	8001140 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000f96:	f000 f987 	bl	80012a8 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000f9a:	f000 f9d1 	bl	8001340 <MX_USART3_UART_Init>
  MX_ADC2_Init();
 8000f9e:	f000 f90d 	bl	80011bc <MX_ADC2_Init>
  MX_SPI1_Init();
 8000fa2:	f000 f949 	bl	8001238 <MX_SPI1_Init>
  //La maquina de estados comienza desde el estado de configuracion, por tanto se inicializa el ADC que
  //mide el potenciometro del trigger y la pantalla.


  //Inicializacion de la pantalla.
  ST7735_Init(2);
 8000fa6:	2002      	movs	r0, #2
 8000fa8:	f7ff fdac 	bl	8000b04 <ST7735_Init>
  fillScreen(BLACK);
 8000fac:	2000      	movs	r0, #0
 8000fae:	f7ff fc9d 	bl	80008ec <fillScreen>
  ST7735_SetRotation(2);
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f7ff fdd2 	bl	8000b5c <ST7735_SetRotation>
  //testAll();

  plotConfig();
 8000fb8:	f000 fa86 	bl	80014c8 <plotConfig>


  while (1)
  {

	  if(UART_TX_PING_flag == 1){
 8000fbc:	4b2c      	ldr	r3, [pc, #176]	@ (8001070 <main+0xf0>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d104      	bne.n	8000fd0 <main+0x50>

		  UART_TX_PING_flag = 0;
 8000fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001070 <main+0xf0>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	701a      	strb	r2, [r3, #0]
		  UART_TX_PING();
 8000fcc:	f000 fc8c 	bl	80018e8 <UART_TX_PING>
	  }
	  if(UART_TX_PONG_flag == 1){
 8000fd0:	4b28      	ldr	r3, [pc, #160]	@ (8001074 <main+0xf4>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d104      	bne.n	8000fe4 <main+0x64>

		  UART_TX_PONG_flag = 0;
 8000fda:	4b26      	ldr	r3, [pc, #152]	@ (8001074 <main+0xf4>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	701a      	strb	r2, [r3, #0]
		  UART_TX_PONG();
 8000fe0:	f000 fc90 	bl	8001904 <UART_TX_PONG>
	  }
	  if(TRIGGER_flag == 1){
 8000fe4:	4b24      	ldr	r3, [pc, #144]	@ (8001078 <main+0xf8>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d1e6      	bne.n	8000fbc <main+0x3c>
			HAL_ADC_Start(&hadc2);
 8000fee:	4823      	ldr	r0, [pc, #140]	@ (800107c <main+0xfc>)
 8000ff0:	f001 f9a0 	bl	8002334 <HAL_ADC_Start>
			if(HAL_ADC_PollForConversion(&hadc2, 10) == HAL_OK){
 8000ff4:	210a      	movs	r1, #10
 8000ff6:	4821      	ldr	r0, [pc, #132]	@ (800107c <main+0xfc>)
 8000ff8:	f001 fa76 	bl	80024e8 <HAL_ADC_PollForConversion>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d107      	bne.n	8001012 <main+0x92>

				trigger_valor = (HAL_ADC_GetValue(&hadc2)>>4) & 0XFF;
 8001002:	481e      	ldr	r0, [pc, #120]	@ (800107c <main+0xfc>)
 8001004:	f001 fb76 	bl	80026f4 <HAL_ADC_GetValue>
 8001008:	4603      	mov	r3, r0
 800100a:	091b      	lsrs	r3, r3, #4
 800100c:	b2da      	uxtb	r2, r3
 800100e:	4b1c      	ldr	r3, [pc, #112]	@ (8001080 <main+0x100>)
 8001010:	701a      	strb	r2, [r3, #0]
			}


			if(valor_anterior != trigger_valor){
 8001012:	4b1b      	ldr	r3, [pc, #108]	@ (8001080 <main+0x100>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b2db      	uxtb	r3, r3
 8001018:	79fa      	ldrb	r2, [r7, #7]
 800101a:	429a      	cmp	r2, r3
 800101c:	d01f      	beq.n	800105e <main+0xde>
				//fillScreen(WHITE);
				fillRect(50, 50, 10, 10, BLACK);
 800101e:	2300      	movs	r3, #0
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	230a      	movs	r3, #10
 8001024:	220a      	movs	r2, #10
 8001026:	2132      	movs	r1, #50	@ 0x32
 8001028:	2032      	movs	r0, #50	@ 0x32
 800102a:	f7ff f8a2 	bl	8000172 <fillRect>
				itoa(trigger_valor, value, 10);
 800102e:	4b14      	ldr	r3, [pc, #80]	@ (8001080 <main+0x100>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	4618      	mov	r0, r3
 8001036:	463b      	mov	r3, r7
 8001038:	220a      	movs	r2, #10
 800103a:	4619      	mov	r1, r3
 800103c:	f003 feae 	bl	8004d9c <itoa>
				ST7735_WriteString(50, 50, value, Font_11x18, RED, BLACK);
 8001040:	4b10      	ldr	r3, [pc, #64]	@ (8001084 <main+0x104>)
 8001042:	4639      	mov	r1, r7
 8001044:	2200      	movs	r2, #0
 8001046:	9202      	str	r2, [sp, #8]
 8001048:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800104c:	9201      	str	r2, [sp, #4]
 800104e:	685a      	ldr	r2, [r3, #4]
 8001050:	9200      	str	r2, [sp, #0]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	460a      	mov	r2, r1
 8001056:	2132      	movs	r1, #50	@ 0x32
 8001058:	2032      	movs	r0, #50	@ 0x32
 800105a:	f7ff feb5 	bl	8000dc8 <ST7735_WriteString>

			}
			valor_anterior = trigger_valor;
 800105e:	4b08      	ldr	r3, [pc, #32]	@ (8001080 <main+0x100>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	71fb      	strb	r3, [r7, #7]
			HAL_Delay(500);
 8001064:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001068:	f001 f868 	bl	800213c <HAL_Delay>
	  if(UART_TX_PING_flag == 1){
 800106c:	e7a6      	b.n	8000fbc <main+0x3c>
 800106e:	bf00      	nop
 8001070:	20000190 	.word	0x20000190
 8001074:	20000191 	.word	0x20000191
 8001078:	20000268 	.word	0x20000268
 800107c:	20000078 	.word	0x20000078
 8001080:	20000264 	.word	0x20000264
 8001084:	20000008 	.word	0x20000008

08001088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b094      	sub	sp, #80	@ 0x50
 800108c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001092:	2228      	movs	r2, #40	@ 0x28
 8001094:	2100      	movs	r1, #0
 8001096:	4618      	mov	r0, r3
 8001098:	f003 fec4 	bl	8004e24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010b8:	2301      	movs	r3, #1
 80010ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80010c2:	2300      	movs	r3, #0
 80010c4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010c6:	2301      	movs	r3, #1
 80010c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ca:	2302      	movs	r3, #2
 80010cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80010d4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80010d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010de:	4618      	mov	r0, r3
 80010e0:	f002 f85e 	bl	80031a0 <HAL_RCC_OscConfig>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80010ea:	f000 fddb 	bl	8001ca4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ee:	230f      	movs	r3, #15
 80010f0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f2:	2302      	movs	r3, #2
 80010f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010fe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	2102      	movs	r1, #2
 800110a:	4618      	mov	r0, r3
 800110c:	f002 faca 	bl	80036a4 <HAL_RCC_ClockConfig>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001116:	f000 fdc5 	bl	8001ca4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800111a:	2302      	movs	r3, #2
 800111c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800111e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001122:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001124:	1d3b      	adds	r3, r7, #4
 8001126:	4618      	mov	r0, r3
 8001128:	f002 fc4a 	bl	80039c0 <HAL_RCCEx_PeriphCLKConfig>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001132:	f000 fdb7 	bl	8001ca4 <Error_Handler>
  }
}
 8001136:	bf00      	nop
 8001138:	3750      	adds	r7, #80	@ 0x50
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001150:	4b18      	ldr	r3, [pc, #96]	@ (80011b4 <MX_ADC1_Init+0x74>)
 8001152:	4a19      	ldr	r2, [pc, #100]	@ (80011b8 <MX_ADC1_Init+0x78>)
 8001154:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001156:	4b17      	ldr	r3, [pc, #92]	@ (80011b4 <MX_ADC1_Init+0x74>)
 8001158:	2200      	movs	r2, #0
 800115a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800115c:	4b15      	ldr	r3, [pc, #84]	@ (80011b4 <MX_ADC1_Init+0x74>)
 800115e:	2200      	movs	r2, #0
 8001160:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001162:	4b14      	ldr	r3, [pc, #80]	@ (80011b4 <MX_ADC1_Init+0x74>)
 8001164:	2200      	movs	r2, #0
 8001166:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001168:	4b12      	ldr	r3, [pc, #72]	@ (80011b4 <MX_ADC1_Init+0x74>)
 800116a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800116e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001170:	4b10      	ldr	r3, [pc, #64]	@ (80011b4 <MX_ADC1_Init+0x74>)
 8001172:	2200      	movs	r2, #0
 8001174:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001176:	4b0f      	ldr	r3, [pc, #60]	@ (80011b4 <MX_ADC1_Init+0x74>)
 8001178:	2201      	movs	r2, #1
 800117a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800117c:	480d      	ldr	r0, [pc, #52]	@ (80011b4 <MX_ADC1_Init+0x74>)
 800117e:	f001 f801 	bl	8002184 <HAL_ADC_Init>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001188:	f000 fd8c 	bl	8001ca4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800118c:	2300      	movs	r3, #0
 800118e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001190:	2301      	movs	r3, #1
 8001192:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	4619      	mov	r1, r3
 800119c:	4805      	ldr	r0, [pc, #20]	@ (80011b4 <MX_ADC1_Init+0x74>)
 800119e:	f001 fb87 	bl	80028b0 <HAL_ADC_ConfigChannel>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80011a8:	f000 fd7c 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000048 	.word	0x20000048
 80011b8:	40012400 	.word	0x40012400

080011bc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011cc:	4b18      	ldr	r3, [pc, #96]	@ (8001230 <MX_ADC2_Init+0x74>)
 80011ce:	4a19      	ldr	r2, [pc, #100]	@ (8001234 <MX_ADC2_Init+0x78>)
 80011d0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011d2:	4b17      	ldr	r3, [pc, #92]	@ (8001230 <MX_ADC2_Init+0x74>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011d8:	4b15      	ldr	r3, [pc, #84]	@ (8001230 <MX_ADC2_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011de:	4b14      	ldr	r3, [pc, #80]	@ (8001230 <MX_ADC2_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011e4:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <MX_ADC2_Init+0x74>)
 80011e6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80011ea:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ec:	4b10      	ldr	r3, [pc, #64]	@ (8001230 <MX_ADC2_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80011f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001230 <MX_ADC2_Init+0x74>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011f8:	480d      	ldr	r0, [pc, #52]	@ (8001230 <MX_ADC2_Init+0x74>)
 80011fa:	f000 ffc3 	bl	8002184 <HAL_ADC_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001204:	f000 fd4e 	bl	8001ca4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001208:	2302      	movs	r3, #2
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800120c:	2301      	movs	r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	4619      	mov	r1, r3
 8001218:	4805      	ldr	r0, [pc, #20]	@ (8001230 <MX_ADC2_Init+0x74>)
 800121a:	f001 fb49 	bl	80028b0 <HAL_ADC_ConfigChannel>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001224:	f000 fd3e 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001228:	bf00      	nop
 800122a:	3710      	adds	r7, #16
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000078 	.word	0x20000078
 8001234:	40012800 	.word	0x40012800

08001238 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800123c:	4b18      	ldr	r3, [pc, #96]	@ (80012a0 <MX_SPI1_Init+0x68>)
 800123e:	4a19      	ldr	r2, [pc, #100]	@ (80012a4 <MX_SPI1_Init+0x6c>)
 8001240:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001242:	4b17      	ldr	r3, [pc, #92]	@ (80012a0 <MX_SPI1_Init+0x68>)
 8001244:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001248:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800124a:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <MX_SPI1_Init+0x68>)
 800124c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001250:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001252:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <MX_SPI1_Init+0x68>)
 8001254:	2200      	movs	r2, #0
 8001256:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001258:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <MX_SPI1_Init+0x68>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800125e:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <MX_SPI1_Init+0x68>)
 8001260:	2200      	movs	r2, #0
 8001262:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001264:	4b0e      	ldr	r3, [pc, #56]	@ (80012a0 <MX_SPI1_Init+0x68>)
 8001266:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800126a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800126c:	4b0c      	ldr	r3, [pc, #48]	@ (80012a0 <MX_SPI1_Init+0x68>)
 800126e:	2218      	movs	r2, #24
 8001270:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001272:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <MX_SPI1_Init+0x68>)
 8001274:	2200      	movs	r2, #0
 8001276:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001278:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <MX_SPI1_Init+0x68>)
 800127a:	2200      	movs	r2, #0
 800127c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800127e:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <MX_SPI1_Init+0x68>)
 8001280:	2200      	movs	r2, #0
 8001282:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001284:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <MX_SPI1_Init+0x68>)
 8001286:	220a      	movs	r2, #10
 8001288:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800128a:	4805      	ldr	r0, [pc, #20]	@ (80012a0 <MX_SPI1_Init+0x68>)
 800128c:	f002 fd04 	bl	8003c98 <HAL_SPI_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001296:	f000 fd05 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	200000a8 	.word	0x200000a8
 80012a4:	40013000 	.word	0x40013000

080012a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012bc:	463b      	mov	r3, r7
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012c4:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <MX_TIM2_Init+0x94>)
 80012c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80012cc:	4b1b      	ldr	r3, [pc, #108]	@ (800133c <MX_TIM2_Init+0x94>)
 80012ce:	2247      	movs	r2, #71	@ 0x47
 80012d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d2:	4b1a      	ldr	r3, [pc, #104]	@ (800133c <MX_TIM2_Init+0x94>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16-1;
 80012d8:	4b18      	ldr	r3, [pc, #96]	@ (800133c <MX_TIM2_Init+0x94>)
 80012da:	220f      	movs	r2, #15
 80012dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012de:	4b17      	ldr	r3, [pc, #92]	@ (800133c <MX_TIM2_Init+0x94>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e4:	4b15      	ldr	r3, [pc, #84]	@ (800133c <MX_TIM2_Init+0x94>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012ea:	4814      	ldr	r0, [pc, #80]	@ (800133c <MX_TIM2_Init+0x94>)
 80012ec:	f002 ff42 	bl	8004174 <HAL_TIM_Base_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80012f6:	f000 fcd5 	bl	8001ca4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001300:	f107 0308 	add.w	r3, r7, #8
 8001304:	4619      	mov	r1, r3
 8001306:	480d      	ldr	r0, [pc, #52]	@ (800133c <MX_TIM2_Init+0x94>)
 8001308:	f003 f90c 	bl	8004524 <HAL_TIM_ConfigClockSource>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001312:	f000 fcc7 	bl	8001ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001316:	2300      	movs	r3, #0
 8001318:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800131a:	2300      	movs	r3, #0
 800131c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800131e:	463b      	mov	r3, r7
 8001320:	4619      	mov	r1, r3
 8001322:	4806      	ldr	r0, [pc, #24]	@ (800133c <MX_TIM2_Init+0x94>)
 8001324:	f003 fae2 	bl	80048ec <HAL_TIMEx_MasterConfigSynchronization>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800132e:	f000 fcb9 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001332:	bf00      	nop
 8001334:	3718      	adds	r7, #24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000100 	.word	0x20000100

08001340 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001344:	4b11      	ldr	r3, [pc, #68]	@ (800138c <MX_USART3_UART_Init+0x4c>)
 8001346:	4a12      	ldr	r2, [pc, #72]	@ (8001390 <MX_USART3_UART_Init+0x50>)
 8001348:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 950000;
 800134a:	4b10      	ldr	r3, [pc, #64]	@ (800138c <MX_USART3_UART_Init+0x4c>)
 800134c:	4a11      	ldr	r2, [pc, #68]	@ (8001394 <MX_USART3_UART_Init+0x54>)
 800134e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 8001350:	4b0e      	ldr	r3, [pc, #56]	@ (800138c <MX_USART3_UART_Init+0x4c>)
 8001352:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001356:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001358:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <MX_USART3_UART_Init+0x4c>)
 800135a:	2200      	movs	r2, #0
 800135c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 800135e:	4b0b      	ldr	r3, [pc, #44]	@ (800138c <MX_USART3_UART_Init+0x4c>)
 8001360:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001364:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 8001366:	4b09      	ldr	r3, [pc, #36]	@ (800138c <MX_USART3_UART_Init+0x4c>)
 8001368:	2208      	movs	r2, #8
 800136a:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800136c:	4b07      	ldr	r3, [pc, #28]	@ (800138c <MX_USART3_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <MX_USART3_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001378:	4804      	ldr	r0, [pc, #16]	@ (800138c <MX_USART3_UART_Init+0x4c>)
 800137a:	f003 fb27 	bl	80049cc <HAL_UART_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8001384:	f000 fc8e 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000148 	.word	0x20000148
 8001390:	40004800 	.word	0x40004800
 8001394:	000e7ef0 	.word	0x000e7ef0

08001398 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139e:	f107 0310 	add.w	r3, r7, #16
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ac:	4b41      	ldr	r3, [pc, #260]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	4a40      	ldr	r2, [pc, #256]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013b2:	f043 0310 	orr.w	r3, r3, #16
 80013b6:	6193      	str	r3, [r2, #24]
 80013b8:	4b3e      	ldr	r3, [pc, #248]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f003 0310 	and.w	r3, r3, #16
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c4:	4b3b      	ldr	r3, [pc, #236]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a3a      	ldr	r2, [pc, #232]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013ca:	f043 0320 	orr.w	r3, r3, #32
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b38      	ldr	r3, [pc, #224]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0320 	and.w	r3, r3, #32
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013dc:	4b35      	ldr	r3, [pc, #212]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	4a34      	ldr	r2, [pc, #208]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013e2:	f043 0304 	orr.w	r3, r3, #4
 80013e6:	6193      	str	r3, [r2, #24]
 80013e8:	4b32      	ldr	r3, [pc, #200]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	f003 0304 	and.w	r3, r3, #4
 80013f0:	607b      	str	r3, [r7, #4]
 80013f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f4:	4b2f      	ldr	r3, [pc, #188]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	4a2e      	ldr	r2, [pc, #184]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 80013fa:	f043 0308 	orr.w	r3, r3, #8
 80013fe:	6193      	str	r3, [r2, #24]
 8001400:	4b2c      	ldr	r3, [pc, #176]	@ (80014b4 <MX_GPIO_Init+0x11c>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	f003 0308 	and.w	r3, r3, #8
 8001408:	603b      	str	r3, [r7, #0]
 800140a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001412:	4829      	ldr	r0, [pc, #164]	@ (80014b8 <MX_GPIO_Init+0x120>)
 8001414:	f001 fe7a 	bl	800310c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TIMER_INTERRUPT_Pin|DEBUG_BUFFER_LLENO_Pin, GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	210a      	movs	r1, #10
 800141c:	4827      	ldr	r0, [pc, #156]	@ (80014bc <MX_GPIO_Init+0x124>)
 800141e:	f001 fe75 	bl	800310c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|DC_Pin|RESET_Pin, GPIO_PIN_RESET);
 8001422:	2200      	movs	r2, #0
 8001424:	2143      	movs	r1, #67	@ 0x43
 8001426:	4826      	ldr	r0, [pc, #152]	@ (80014c0 <MX_GPIO_Init+0x128>)
 8001428:	f001 fe70 	bl	800310c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800142c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001430:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001432:	2301      	movs	r3, #1
 8001434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143a:	2302      	movs	r3, #2
 800143c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800143e:	f107 0310 	add.w	r3, r7, #16
 8001442:	4619      	mov	r1, r3
 8001444:	481c      	ldr	r0, [pc, #112]	@ (80014b8 <MX_GPIO_Init+0x120>)
 8001446:	f001 fcdd 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIMER_INTERRUPT_Pin DEBUG_BUFFER_LLENO_Pin */
  GPIO_InitStruct.Pin = TIMER_INTERRUPT_Pin|DEBUG_BUFFER_LLENO_Pin;
 800144a:	230a      	movs	r3, #10
 800144c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144e:	2301      	movs	r3, #1
 8001450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2302      	movs	r3, #2
 8001458:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145a:	f107 0310 	add.w	r3, r7, #16
 800145e:	4619      	mov	r1, r3
 8001460:	4816      	ldr	r0, [pc, #88]	@ (80014bc <MX_GPIO_Init+0x124>)
 8001462:	f001 fccf 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOTON_OK_Pin BOTON_FLECHA_Pin BOTON_ESC_Pin */
  GPIO_InitStruct.Pin = BOTON_OK_Pin|BOTON_FLECHA_Pin|BOTON_ESC_Pin;
 8001466:	23e0      	movs	r3, #224	@ 0xe0
 8001468:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800146a:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <MX_GPIO_Init+0x12c>)
 800146c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	4619      	mov	r1, r3
 8001478:	4810      	ldr	r0, [pc, #64]	@ (80014bc <MX_GPIO_Init+0x124>)
 800147a:	f001 fcc3 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin RESET_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RESET_Pin;
 800147e:	2343      	movs	r3, #67	@ 0x43
 8001480:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001482:	2301      	movs	r3, #1
 8001484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2302      	movs	r3, #2
 800148c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148e:	f107 0310 	add.w	r3, r7, #16
 8001492:	4619      	mov	r1, r3
 8001494:	480a      	ldr	r0, [pc, #40]	@ (80014c0 <MX_GPIO_Init+0x128>)
 8001496:	f001 fcb5 	bl	8002e04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	2100      	movs	r1, #0
 800149e:	2017      	movs	r0, #23
 80014a0:	f001 fc79 	bl	8002d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014a4:	2017      	movs	r0, #23
 80014a6:	f001 fc92 	bl	8002dce <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014aa:	bf00      	nop
 80014ac:	3720      	adds	r7, #32
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40021000 	.word	0x40021000
 80014b8:	40011000 	.word	0x40011000
 80014bc:	40010800 	.word	0x40010800
 80014c0:	40010c00 	.word	0x40010c00
 80014c4:	10110000 	.word	0x10110000

080014c8 <plotConfig>:

/* USER CODE BEGIN 4 */

void plotConfig(){
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af04      	add	r7, sp, #16

	  drawRoundRect(0, 0, MAX_X, MAX_Y, 10, BLUE);
 80014ce:	231f      	movs	r3, #31
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	230a      	movs	r3, #10
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	239f      	movs	r3, #159	@ 0x9f
 80014d8:	227f      	movs	r2, #127	@ 0x7f
 80014da:	2100      	movs	r1, #0
 80014dc:	2000      	movs	r0, #0
 80014de:	f7ff f937 	bl	8000750 <drawRoundRect>
	  fillCircle( 21, 75, 5, BLUE);
 80014e2:	231f      	movs	r3, #31
 80014e4:	2205      	movs	r2, #5
 80014e6:	214b      	movs	r1, #75	@ 0x4b
 80014e8:	2015      	movs	r0, #21
 80014ea:	f7ff f901 	bl	80006f0 <fillCircle>

	  ST7735_WriteString(15, 10, "OSCILOSCOPIO", Font_7x10, RED, BLACK);
 80014ee:	4b2d      	ldr	r3, [pc, #180]	@ (80015a4 <plotConfig+0xdc>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	9202      	str	r2, [sp, #8]
 80014f4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80014f8:	9201      	str	r2, [sp, #4]
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	9200      	str	r2, [sp, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a29      	ldr	r2, [pc, #164]	@ (80015a8 <plotConfig+0xe0>)
 8001502:	210a      	movs	r1, #10
 8001504:	200f      	movs	r0, #15
 8001506:	f7ff fc5f 	bl	8000dc8 <ST7735_WriteString>
	  ST7735_WriteString(15, 25, "CONFIGURACION", Font_7x10, RED, BLACK);
 800150a:	4b26      	ldr	r3, [pc, #152]	@ (80015a4 <plotConfig+0xdc>)
 800150c:	2200      	movs	r2, #0
 800150e:	9202      	str	r2, [sp, #8]
 8001510:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001514:	9201      	str	r2, [sp, #4]
 8001516:	685a      	ldr	r2, [r3, #4]
 8001518:	9200      	str	r2, [sp, #0]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a23      	ldr	r2, [pc, #140]	@ (80015ac <plotConfig+0xe4>)
 800151e:	2119      	movs	r1, #25
 8001520:	200f      	movs	r0, #15
 8001522:	f7ff fc51 	bl	8000dc8 <ST7735_WriteString>


	  ST7735_WriteString(35, 70, "Start", Font_7x10, RED, YELLOW);
 8001526:	4b1f      	ldr	r3, [pc, #124]	@ (80015a4 <plotConfig+0xdc>)
 8001528:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800152c:	9202      	str	r2, [sp, #8]
 800152e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001532:	9201      	str	r2, [sp, #4]
 8001534:	685a      	ldr	r2, [r3, #4]
 8001536:	9200      	str	r2, [sp, #0]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a1d      	ldr	r2, [pc, #116]	@ (80015b0 <plotConfig+0xe8>)
 800153c:	2146      	movs	r1, #70	@ 0x46
 800153e:	2023      	movs	r0, #35	@ 0x23
 8001540:	f7ff fc42 	bl	8000dc8 <ST7735_WriteString>
	  ST7735_WriteString(35, 90, "Resolucion", Font_7x10, RED, YELLOW);
 8001544:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <plotConfig+0xdc>)
 8001546:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800154a:	9202      	str	r2, [sp, #8]
 800154c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001550:	9201      	str	r2, [sp, #4]
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	9200      	str	r2, [sp, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a16      	ldr	r2, [pc, #88]	@ (80015b4 <plotConfig+0xec>)
 800155a:	215a      	movs	r1, #90	@ 0x5a
 800155c:	2023      	movs	r0, #35	@ 0x23
 800155e:	f7ff fc33 	bl	8000dc8 <ST7735_WriteString>
	  ST7735_WriteString(35, 110, "Trigger", Font_7x10, RED, YELLOW);
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <plotConfig+0xdc>)
 8001564:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001568:	9202      	str	r2, [sp, #8]
 800156a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800156e:	9201      	str	r2, [sp, #4]
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	9200      	str	r2, [sp, #0]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a10      	ldr	r2, [pc, #64]	@ (80015b8 <plotConfig+0xf0>)
 8001578:	216e      	movs	r1, #110	@ 0x6e
 800157a:	2023      	movs	r0, #35	@ 0x23
 800157c:	f7ff fc24 	bl	8000dc8 <ST7735_WriteString>
	  ST7735_WriteString(35, 130, "Muestras", Font_7x10, RED, YELLOW);
 8001580:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <plotConfig+0xdc>)
 8001582:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001586:	9202      	str	r2, [sp, #8]
 8001588:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800158c:	9201      	str	r2, [sp, #4]
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	9200      	str	r2, [sp, #0]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a09      	ldr	r2, [pc, #36]	@ (80015bc <plotConfig+0xf4>)
 8001596:	2182      	movs	r1, #130	@ 0x82
 8001598:	2023      	movs	r0, #35	@ 0x23
 800159a:	f7ff fc15 	bl	8000dc8 <ST7735_WriteString>
}
 800159e:	bf00      	nop
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000000 	.word	0x20000000
 80015a8:	08004e94 	.word	0x08004e94
 80015ac:	08004ea4 	.word	0x08004ea4
 80015b0:	08004eb4 	.word	0x08004eb4
 80015b4:	08004ebc 	.word	0x08004ebc
 80015b8:	08004ec8 	.word	0x08004ec8
 80015bc:	08004ed0 	.word	0x08004ed0

080015c0 <plotResolucion>:

void plotResolucion(){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af04      	add	r7, sp, #16

	fillScreen(BLACK);
 80015c6:	2000      	movs	r0, #0
 80015c8:	f7ff f990 	bl	80008ec <fillScreen>
	ST7735_WriteString(10, 10, "CONFIGURACION", Font_7x10, RED, BLACK);
 80015cc:	4b20      	ldr	r3, [pc, #128]	@ (8001650 <plotResolucion+0x90>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	9202      	str	r2, [sp, #8]
 80015d2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80015d6:	9201      	str	r2, [sp, #4]
 80015d8:	685a      	ldr	r2, [r3, #4]
 80015da:	9200      	str	r2, [sp, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a1d      	ldr	r2, [pc, #116]	@ (8001654 <plotResolucion+0x94>)
 80015e0:	210a      	movs	r1, #10
 80015e2:	200a      	movs	r0, #10
 80015e4:	f7ff fbf0 	bl	8000dc8 <ST7735_WriteString>
	ST7735_WriteString(10, 25, "DE LA RESOLUCION", Font_7x10, RED, BLACK);
 80015e8:	4b19      	ldr	r3, [pc, #100]	@ (8001650 <plotResolucion+0x90>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	9202      	str	r2, [sp, #8]
 80015ee:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80015f2:	9201      	str	r2, [sp, #4]
 80015f4:	685a      	ldr	r2, [r3, #4]
 80015f6:	9200      	str	r2, [sp, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a17      	ldr	r2, [pc, #92]	@ (8001658 <plotResolucion+0x98>)
 80015fc:	2119      	movs	r1, #25
 80015fe:	200a      	movs	r0, #10
 8001600:	f7ff fbe2 	bl	8000dc8 <ST7735_WriteString>

	ST7735_WriteString(50, 70, "8 bits", Font_7x10, RED, BLACK);
 8001604:	4b12      	ldr	r3, [pc, #72]	@ (8001650 <plotResolucion+0x90>)
 8001606:	2200      	movs	r2, #0
 8001608:	9202      	str	r2, [sp, #8]
 800160a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800160e:	9201      	str	r2, [sp, #4]
 8001610:	685a      	ldr	r2, [r3, #4]
 8001612:	9200      	str	r2, [sp, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a11      	ldr	r2, [pc, #68]	@ (800165c <plotResolucion+0x9c>)
 8001618:	2146      	movs	r1, #70	@ 0x46
 800161a:	2032      	movs	r0, #50	@ 0x32
 800161c:	f7ff fbd4 	bl	8000dc8 <ST7735_WriteString>
	ST7735_WriteString(50, 90, "12 bits", Font_7x10, RED, BLACK);
 8001620:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <plotResolucion+0x90>)
 8001622:	2200      	movs	r2, #0
 8001624:	9202      	str	r2, [sp, #8]
 8001626:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800162a:	9201      	str	r2, [sp, #4]
 800162c:	685a      	ldr	r2, [r3, #4]
 800162e:	9200      	str	r2, [sp, #0]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a0b      	ldr	r2, [pc, #44]	@ (8001660 <plotResolucion+0xa0>)
 8001634:	215a      	movs	r1, #90	@ 0x5a
 8001636:	2032      	movs	r0, #50	@ 0x32
 8001638:	f7ff fbc6 	bl	8000dc8 <ST7735_WriteString>

	fillCircle(35, 74, 5, BLUE);
 800163c:	231f      	movs	r3, #31
 800163e:	2205      	movs	r2, #5
 8001640:	214a      	movs	r1, #74	@ 0x4a
 8001642:	2023      	movs	r0, #35	@ 0x23
 8001644:	f7ff f854 	bl	80006f0 <fillCircle>

}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000000 	.word	0x20000000
 8001654:	08004ea4 	.word	0x08004ea4
 8001658:	08004edc 	.word	0x08004edc
 800165c:	08004ef0 	.word	0x08004ef0
 8001660:	08004ef8 	.word	0x08004ef8

08001664 <plotTrigger>:

void plotTrigger(){
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af04      	add	r7, sp, #16

	fillScreen(BLACK);
 800166a:	2000      	movs	r0, #0
 800166c:	f7ff f93e 	bl	80008ec <fillScreen>
	ST7735_WriteString(15, 10, "CONFIGURACION", Font_7x10, RED, BLACK);
 8001670:	4b0f      	ldr	r3, [pc, #60]	@ (80016b0 <plotTrigger+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	9202      	str	r2, [sp, #8]
 8001676:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800167a:	9201      	str	r2, [sp, #4]
 800167c:	685a      	ldr	r2, [r3, #4]
 800167e:	9200      	str	r2, [sp, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a0c      	ldr	r2, [pc, #48]	@ (80016b4 <plotTrigger+0x50>)
 8001684:	210a      	movs	r1, #10
 8001686:	200f      	movs	r0, #15
 8001688:	f7ff fb9e 	bl	8000dc8 <ST7735_WriteString>
	ST7735_WriteString(15, 25, "TRIGGER", Font_7x10, RED, BLACK);
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <plotTrigger+0x4c>)
 800168e:	2200      	movs	r2, #0
 8001690:	9202      	str	r2, [sp, #8]
 8001692:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001696:	9201      	str	r2, [sp, #4]
 8001698:	685a      	ldr	r2, [r3, #4]
 800169a:	9200      	str	r2, [sp, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a06      	ldr	r2, [pc, #24]	@ (80016b8 <plotTrigger+0x54>)
 80016a0:	2119      	movs	r1, #25
 80016a2:	200f      	movs	r0, #15
 80016a4:	f7ff fb90 	bl	8000dc8 <ST7735_WriteString>

}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000000 	.word	0x20000000
 80016b4:	08004ea4 	.word	0x08004ea4
 80016b8:	08004f00 	.word	0x08004f00

080016bc <plotMuestras>:

void plotMuestras(){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af04      	add	r7, sp, #16

	fillScreen(BLACK);
 80016c2:	2000      	movs	r0, #0
 80016c4:	f7ff f912 	bl	80008ec <fillScreen>
	ST7735_WriteString(15, 10, "CONFIGURACION", Font_7x10, RED, BLACK);
 80016c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <plotMuestras+0x4c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	9202      	str	r2, [sp, #8]
 80016ce:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80016d2:	9201      	str	r2, [sp, #4]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	9200      	str	r2, [sp, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a0c      	ldr	r2, [pc, #48]	@ (800170c <plotMuestras+0x50>)
 80016dc:	210a      	movs	r1, #10
 80016de:	200f      	movs	r0, #15
 80016e0:	f7ff fb72 	bl	8000dc8 <ST7735_WriteString>
	ST7735_WriteString(15, 25, "MUESTRAS", Font_7x10, RED, BLACK);
 80016e4:	4b08      	ldr	r3, [pc, #32]	@ (8001708 <plotMuestras+0x4c>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	9202      	str	r2, [sp, #8]
 80016ea:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80016ee:	9201      	str	r2, [sp, #4]
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	9200      	str	r2, [sp, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a06      	ldr	r2, [pc, #24]	@ (8001710 <plotMuestras+0x54>)
 80016f8:	2119      	movs	r1, #25
 80016fa:	200f      	movs	r0, #15
 80016fc:	f7ff fb64 	bl	8000dc8 <ST7735_WriteString>

}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000000 	.word	0x20000000
 800170c:	08004ea4 	.word	0x08004ea4
 8001710:	08004f08 	.word	0x08004f08

08001714 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == BOTON_OK_Pin){
 800171e:	88fb      	ldrh	r3, [r7, #6]
 8001720:	2b20      	cmp	r3, #32
 8001722:	d108      	bne.n	8001736 <HAL_GPIO_EXTI_Callback+0x22>

		evt = boton_OK;
 8001724:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001726:	2200      	movs	r2, #0
 8001728:	701a      	strb	r2, [r3, #0]
		fsm(&estado, evt);
 800172a:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <HAL_GPIO_EXTI_Callback+0x5c>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	4619      	mov	r1, r3
 8001730:	4810      	ldr	r0, [pc, #64]	@ (8001774 <HAL_GPIO_EXTI_Callback+0x60>)
 8001732:	f000 f8f5 	bl	8001920 <fsm>
		//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	}
	if(GPIO_Pin == BOTON_FLECHA_Pin){
 8001736:	88fb      	ldrh	r3, [r7, #6]
 8001738:	2b40      	cmp	r3, #64	@ 0x40
 800173a:	d108      	bne.n	800174e <HAL_GPIO_EXTI_Callback+0x3a>

		evt = boton_FLECHA;
 800173c:	4b0c      	ldr	r3, [pc, #48]	@ (8001770 <HAL_GPIO_EXTI_Callback+0x5c>)
 800173e:	2201      	movs	r2, #1
 8001740:	701a      	strb	r2, [r3, #0]
		fsm(&estado, evt);
 8001742:	4b0b      	ldr	r3, [pc, #44]	@ (8001770 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	4619      	mov	r1, r3
 8001748:	480a      	ldr	r0, [pc, #40]	@ (8001774 <HAL_GPIO_EXTI_Callback+0x60>)
 800174a:	f000 f8e9 	bl	8001920 <fsm>
		//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	}
	if(GPIO_Pin == BOTON_ESC_Pin){
 800174e:	88fb      	ldrh	r3, [r7, #6]
 8001750:	2b80      	cmp	r3, #128	@ 0x80
 8001752:	d108      	bne.n	8001766 <HAL_GPIO_EXTI_Callback+0x52>

		evt = boton_ESC;
 8001754:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001756:	2202      	movs	r2, #2
 8001758:	701a      	strb	r2, [r3, #0]
		fsm(&estado, evt);
 800175a:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <HAL_GPIO_EXTI_Callback+0x5c>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	4619      	mov	r1, r3
 8001760:	4804      	ldr	r0, [pc, #16]	@ (8001774 <HAL_GPIO_EXTI_Callback+0x60>)
 8001762:	f000 f8dd 	bl	8001920 <fsm>
		//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	}
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000010 	.word	0x20000010
 8001774:	20000269 	.word	0x20000269

08001778 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM2){
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001788:	d129      	bne.n	80017de <HAL_TIM_PeriodElapsedCallback+0x66>
		HAL_GPIO_TogglePin(GPIOA, TIMER_INTERRUPT_Pin);
 800178a:	2102      	movs	r1, #2
 800178c:	4816      	ldr	r0, [pc, #88]	@ (80017e8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800178e:	f001 fcd5 	bl	800313c <HAL_GPIO_TogglePin>

		switch(ADC_Conversion()){
 8001792:	f000 f82f 	bl	80017f4 <ADC_Conversion>
 8001796:	4603      	mov	r3, r0
 8001798:	2b01      	cmp	r3, #1
 800179a:	d002      	beq.n	80017a2 <HAL_TIM_PeriodElapsedCallback+0x2a>
 800179c:	2b02      	cmp	r3, #2
 800179e:	d014      	beq.n	80017ca <HAL_TIM_PeriodElapsedCallback+0x52>
		case 2:
			evt = trigger_disparado;
			fsm(&estado, evt);
			break;
		default:
			break;
 80017a0:	e01d      	b.n	80017de <HAL_TIM_PeriodElapsedCallback+0x66>
			HAL_GPIO_WritePin(DEBUG_BUFFER_LLENO_GPIO_Port, DEBUG_BUFFER_LLENO_Pin, GPIO_PIN_SET);
 80017a2:	2201      	movs	r2, #1
 80017a4:	2108      	movs	r1, #8
 80017a6:	4810      	ldr	r0, [pc, #64]	@ (80017e8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80017a8:	f001 fcb0 	bl	800310c <HAL_GPIO_WritePin>
			evt = evt_buffer_lleno;
 80017ac:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <HAL_TIM_PeriodElapsedCallback+0x74>)
 80017ae:	2203      	movs	r2, #3
 80017b0:	701a      	strb	r2, [r3, #0]
			fsm(&estado, evt);
 80017b2:	4b0e      	ldr	r3, [pc, #56]	@ (80017ec <HAL_TIM_PeriodElapsedCallback+0x74>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	4619      	mov	r1, r3
 80017b8:	480d      	ldr	r0, [pc, #52]	@ (80017f0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80017ba:	f000 f8b1 	bl	8001920 <fsm>
			HAL_GPIO_WritePin(DEBUG_BUFFER_LLENO_GPIO_Port, DEBUG_BUFFER_LLENO_Pin, GPIO_PIN_RESET);
 80017be:	2200      	movs	r2, #0
 80017c0:	2108      	movs	r1, #8
 80017c2:	4809      	ldr	r0, [pc, #36]	@ (80017e8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80017c4:	f001 fca2 	bl	800310c <HAL_GPIO_WritePin>
			break;
 80017c8:	e009      	b.n	80017de <HAL_TIM_PeriodElapsedCallback+0x66>
			evt = trigger_disparado;
 80017ca:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <HAL_TIM_PeriodElapsedCallback+0x74>)
 80017cc:	2204      	movs	r2, #4
 80017ce:	701a      	strb	r2, [r3, #0]
			fsm(&estado, evt);
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <HAL_TIM_PeriodElapsedCallback+0x74>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	4619      	mov	r1, r3
 80017d6:	4806      	ldr	r0, [pc, #24]	@ (80017f0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80017d8:	f000 f8a2 	bl	8001920 <fsm>
			break;
 80017dc:	bf00      	nop
		}

	}

}
 80017de:	bf00      	nop
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40010800 	.word	0x40010800
 80017ec:	20000010 	.word	0x20000010
 80017f0:	20000269 	.word	0x20000269

080017f4 <ADC_Conversion>:

uint8_t ADC_Conversion(){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 80017f8:	4822      	ldr	r0, [pc, #136]	@ (8001884 <ADC_Conversion+0x90>)
 80017fa:	f000 fd9b 	bl	8002334 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 0) == HAL_OK){
 80017fe:	2100      	movs	r1, #0
 8001800:	4820      	ldr	r0, [pc, #128]	@ (8001884 <ADC_Conversion+0x90>)
 8001802:	f000 fe71 	bl	80024e8 <HAL_ADC_PollForConversion>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d138      	bne.n	800187e <ADC_Conversion+0x8a>

		if(OFFSET == 1){
			*puntero_escritura = (HAL_ADC_GetValue(&hadc1)>>4) & 0XFF;
 800180c:	481d      	ldr	r0, [pc, #116]	@ (8001884 <ADC_Conversion+0x90>)
 800180e:	f000 ff71 	bl	80026f4 <HAL_ADC_GetValue>
 8001812:	4603      	mov	r3, r0
 8001814:	091a      	lsrs	r2, r3, #4
 8001816:	4b1c      	ldr	r3, [pc, #112]	@ (8001888 <ADC_Conversion+0x94>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	701a      	strb	r2, [r3, #0]
			*puntero_escritura = (HAL_ADC_GetValue(&hadc1)>>8)	& 0X0F;
			*(puntero_escritura + 1) = HAL_ADC_GetValue(&hadc1) & 0XFF;
		}


		if( *puntero_escritura >= trigger_valor){
 800181e:	4b1a      	ldr	r3, [pc, #104]	@ (8001888 <ADC_Conversion+0x94>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	781a      	ldrb	r2, [r3, #0]
 8001824:	4b19      	ldr	r3, [pc, #100]	@ (800188c <ADC_Conversion+0x98>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b2db      	uxtb	r3, r3
 800182a:	429a      	cmp	r2, r3
 800182c:	d302      	bcc.n	8001834 <ADC_Conversion+0x40>

			trigger_flag = 1;
 800182e:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <ADC_Conversion+0x9c>)
 8001830:	2201      	movs	r2, #1
 8001832:	701a      	strb	r2, [r3, #0]
		}

		puntero_escritura = puntero_escritura + OFFSET;		//Se incrementa el puntero.
 8001834:	4b14      	ldr	r3, [pc, #80]	@ (8001888 <ADC_Conversion+0x94>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	3301      	adds	r3, #1
 800183a:	4a13      	ldr	r2, [pc, #76]	@ (8001888 <ADC_Conversion+0x94>)
 800183c:	6013      	str	r3, [r2, #0]



		if(puntero_escritura >= posicion_final_puntero_escritura){
 800183e:	4b12      	ldr	r3, [pc, #72]	@ (8001888 <ADC_Conversion+0x94>)
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	4b14      	ldr	r3, [pc, #80]	@ (8001894 <ADC_Conversion+0xa0>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d317      	bcc.n	800187a <ADC_Conversion+0x86>

			if(trigger_flag == 1){
 800184a:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <ADC_Conversion+0x9c>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b01      	cmp	r3, #1
 8001850:	d111      	bne.n	8001876 <ADC_Conversion+0x82>
				trigger_contador++;
 8001852:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <ADC_Conversion+0xa4>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	3301      	adds	r3, #1
 8001858:	b29a      	uxth	r2, r3
 800185a:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <ADC_Conversion+0xa4>)
 800185c:	801a      	strh	r2, [r3, #0]

				if(trigger_contador >= MAX_BUFFER_TRIGGER){
 800185e:	4b0e      	ldr	r3, [pc, #56]	@ (8001898 <ADC_Conversion+0xa4>)
 8001860:	881b      	ldrh	r3, [r3, #0]
 8001862:	2b05      	cmp	r3, #5
 8001864:	d907      	bls.n	8001876 <ADC_Conversion+0x82>
					trigger_contador = 0;
 8001866:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <ADC_Conversion+0xa4>)
 8001868:	2200      	movs	r2, #0
 800186a:	801a      	strh	r2, [r3, #0]
					trigger_flag = 0;
 800186c:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <ADC_Conversion+0x9c>)
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]
					return 2;
 8001872:	2302      	movs	r3, #2
 8001874:	e004      	b.n	8001880 <ADC_Conversion+0x8c>
				}
			}

			return 1;
 8001876:	2301      	movs	r3, #1
 8001878:	e002      	b.n	8001880 <ADC_Conversion+0x8c>
		}
		else{
			return 0;
 800187a:	2300      	movs	r3, #0
 800187c:	e000      	b.n	8001880 <ADC_Conversion+0x8c>
	}



	else{
		return -1;
 800187e:	23ff      	movs	r3, #255	@ 0xff
	}
}
 8001880:	4618      	mov	r0, r3
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000048 	.word	0x20000048
 8001888:	2000025c 	.word	0x2000025c
 800188c:	20000264 	.word	0x20000264
 8001890:	20000265 	.word	0x20000265
 8001894:	20000260 	.word	0x20000260
 8001898:	20000266 	.word	0x20000266

0800189c <Swap_Buffer>:

void Swap_Buffer(uint8_t swap_condicion){
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
	if(swap_condicion == 0){
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d106      	bne.n	80018ba <Swap_Buffer+0x1e>
		posicion_final_puntero_escritura = bufferPING + TAMANO;
 80018ac:	4a08      	ldr	r2, [pc, #32]	@ (80018d0 <Swap_Buffer+0x34>)
 80018ae:	4b09      	ldr	r3, [pc, #36]	@ (80018d4 <Swap_Buffer+0x38>)
 80018b0:	601a      	str	r2, [r3, #0]
		puntero_escritura = bufferPING;
 80018b2:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <Swap_Buffer+0x3c>)
 80018b4:	4a09      	ldr	r2, [pc, #36]	@ (80018dc <Swap_Buffer+0x40>)
 80018b6:	601a      	str	r2, [r3, #0]
	}
	else{
		posicion_final_puntero_escritura = bufferPONG + TAMANO;
		puntero_escritura = bufferPONG;
	}
}
 80018b8:	e005      	b.n	80018c6 <Swap_Buffer+0x2a>
		posicion_final_puntero_escritura = bufferPONG + TAMANO;
 80018ba:	4a09      	ldr	r2, [pc, #36]	@ (80018e0 <Swap_Buffer+0x44>)
 80018bc:	4b05      	ldr	r3, [pc, #20]	@ (80018d4 <Swap_Buffer+0x38>)
 80018be:	601a      	str	r2, [r3, #0]
		puntero_escritura = bufferPONG;
 80018c0:	4b05      	ldr	r3, [pc, #20]	@ (80018d8 <Swap_Buffer+0x3c>)
 80018c2:	4a08      	ldr	r2, [pc, #32]	@ (80018e4 <Swap_Buffer+0x48>)
 80018c4:	601a      	str	r2, [r3, #0]
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	200001f8 	.word	0x200001f8
 80018d4:	20000260 	.word	0x20000260
 80018d8:	2000025c 	.word	0x2000025c
 80018dc:	20000194 	.word	0x20000194
 80018e0:	2000025c 	.word	0x2000025c
 80018e4:	200001f8 	.word	0x200001f8

080018e8 <UART_TX_PING>:

void UART_TX_PING(){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0


	//HAL_GPIO_WritePin(GPIOA, BUFF_PING_Pin, GPIO_PIN_SET);

	HAL_UART_Transmit(&huart3, bufferPING, sizeof(bufferPING), 10);
 80018ec:	230a      	movs	r3, #10
 80018ee:	2264      	movs	r2, #100	@ 0x64
 80018f0:	4902      	ldr	r1, [pc, #8]	@ (80018fc <UART_TX_PING+0x14>)
 80018f2:	4803      	ldr	r0, [pc, #12]	@ (8001900 <UART_TX_PING+0x18>)
 80018f4:	f003 f8ba 	bl	8004a6c <HAL_UART_Transmit>

	//HAL_GPIO_WritePin(GPIOA, BUFF_PING_Pin, GPIO_PIN_RESET);
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000194 	.word	0x20000194
 8001900:	20000148 	.word	0x20000148

08001904 <UART_TX_PONG>:


void UART_TX_PONG(){
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0

	//HAL_GPIO_WritePin(GPIOA, BUFF_PONG_Pin, GPIO_PIN_SET);

	HAL_UART_Transmit(&huart3, bufferPONG, sizeof(bufferPONG), 10);
 8001908:	230a      	movs	r3, #10
 800190a:	2264      	movs	r2, #100	@ 0x64
 800190c:	4902      	ldr	r1, [pc, #8]	@ (8001918 <UART_TX_PONG+0x14>)
 800190e:	4803      	ldr	r0, [pc, #12]	@ (800191c <UART_TX_PONG+0x18>)
 8001910:	f003 f8ac 	bl	8004a6c <HAL_UART_Transmit>

	//HAL_GPIO_WritePin(GPIOA, BUFF_PONG_Pin, GPIO_PIN_RESET);
}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}
 8001918:	200001f8 	.word	0x200001f8
 800191c:	20000148 	.word	0x20000148

08001920 <fsm>:


void fsm(estados_t *estado, eventos_t eventos){
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]

	estados_t estado_anterior = *estado;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	73fb      	strb	r3, [r7, #15]

	if(estado_anterior == START){
 8001932:	7bfb      	ldrb	r3, [r7, #15]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d10d      	bne.n	8001954 <fsm+0x34>
		switch(eventos){
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <fsm+0x24>
 800193e:	2b01      	cmp	r3, #1
 8001940:	d004      	beq.n	800194c <fsm+0x2c>
			break;
		case boton_FLECHA:
			*estado = C_RESOLUCION;
			break;
		default:
			break;
 8001942:	e0c0      	b.n	8001ac6 <fsm+0x1a6>
			*estado = GUARDANDO_EN_PING;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2209      	movs	r2, #9
 8001948:	701a      	strb	r2, [r3, #0]
			break;
 800194a:	e0bc      	b.n	8001ac6 <fsm+0x1a6>
			*estado = C_RESOLUCION;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2201      	movs	r2, #1
 8001950:	701a      	strb	r2, [r3, #0]
			break;
 8001952:	e0b8      	b.n	8001ac6 <fsm+0x1a6>
			}
	}
	else if(estado_anterior == GUARDANDO_EN_PING){
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	2b09      	cmp	r3, #9
 8001958:	d10d      	bne.n	8001976 <fsm+0x56>
		switch(eventos){
 800195a:	78fb      	ldrb	r3, [r7, #3]
 800195c:	2b03      	cmp	r3, #3
 800195e:	d006      	beq.n	800196e <fsm+0x4e>
 8001960:	2b04      	cmp	r3, #4
 8001962:	f040 80a1 	bne.w	8001aa8 <fsm+0x188>
			case trigger_disparado:
				*estado = PAUSA;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	220b      	movs	r2, #11
 800196a:	701a      	strb	r2, [r3, #0]
				break;
 800196c:	e0ab      	b.n	8001ac6 <fsm+0x1a6>
			case evt_buffer_lleno:
				*estado = GUARDANDO_EN_PONG;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	220a      	movs	r2, #10
 8001972:	701a      	strb	r2, [r3, #0]
				break;
 8001974:	e0a7      	b.n	8001ac6 <fsm+0x1a6>
				break;
			default:
				break;
			}
	}
	else  if(estado_anterior == GUARDANDO_EN_PONG){
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	2b0a      	cmp	r3, #10
 800197a:	d10d      	bne.n	8001998 <fsm+0x78>
		switch(eventos){
 800197c:	78fb      	ldrb	r3, [r7, #3]
 800197e:	2b03      	cmp	r3, #3
 8001980:	d006      	beq.n	8001990 <fsm+0x70>
 8001982:	2b04      	cmp	r3, #4
 8001984:	f040 8092 	bne.w	8001aac <fsm+0x18c>
			case trigger_disparado:
				*estado = PAUSA;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	220b      	movs	r2, #11
 800198c:	701a      	strb	r2, [r3, #0]
				break;
 800198e:	e09a      	b.n	8001ac6 <fsm+0x1a6>
			case evt_buffer_lleno:
				*estado = GUARDANDO_EN_PING;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2209      	movs	r2, #9
 8001994:	701a      	strb	r2, [r3, #0]
				break;
 8001996:	e096      	b.n	8001ac6 <fsm+0x1a6>
			default:
				break;
		}
	}
	else if(estado_anterior == PAUSA){
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	2b0b      	cmp	r3, #11
 800199c:	d107      	bne.n	80019ae <fsm+0x8e>
		switch(eventos){
 800199e:	78fb      	ldrb	r3, [r7, #3]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f040 8085 	bne.w	8001ab0 <fsm+0x190>
			case boton_OK:
				*estado = START;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	701a      	strb	r2, [r3, #0]
				break;
 80019ac:	e08b      	b.n	8001ac6 <fsm+0x1a6>
			default:
				break;
		}
	}
	else if(estado_anterior == C_RESOLUCION){
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d10d      	bne.n	80019d0 <fsm+0xb0>
		switch(eventos){
 80019b4:	78fb      	ldrb	r3, [r7, #3]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d002      	beq.n	80019c0 <fsm+0xa0>
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d004      	beq.n	80019c8 <fsm+0xa8>
				break;
			case boton_FLECHA:
				*estado = C_TRIGGER;
				break;
			default:
				break;
 80019be:	e082      	b.n	8001ac6 <fsm+0x1a6>
				*estado = C_RESOLUCION_8bit;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2202      	movs	r2, #2
 80019c4:	701a      	strb	r2, [r3, #0]
				break;
 80019c6:	e07e      	b.n	8001ac6 <fsm+0x1a6>
				*estado = C_TRIGGER;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2204      	movs	r2, #4
 80019cc:	701a      	strb	r2, [r3, #0]
				break;
 80019ce:	e07a      	b.n	8001ac6 <fsm+0x1a6>
		}
	}
	else if(estado_anterior == C_RESOLUCION_8bit){
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d10c      	bne.n	80019f0 <fsm+0xd0>
		switch(eventos){
 80019d6:	78fb      	ldrb	r3, [r7, #3]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d005      	beq.n	80019e8 <fsm+0xc8>
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d169      	bne.n	8001ab4 <fsm+0x194>
			case boton_ESC:
				*estado = C_RESOLUCION;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2201      	movs	r2, #1
 80019e4:	701a      	strb	r2, [r3, #0]
				break;
 80019e6:	e06e      	b.n	8001ac6 <fsm+0x1a6>
			case boton_FLECHA:
				*estado = C_RESOLUCION_12bit;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2203      	movs	r2, #3
 80019ec:	701a      	strb	r2, [r3, #0]
				break;
 80019ee:	e06a      	b.n	8001ac6 <fsm+0x1a6>
			default:
				break;
		}
	}
	else if(estado_anterior == C_RESOLUCION_12bit){
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	2b03      	cmp	r3, #3
 80019f4:	d10c      	bne.n	8001a10 <fsm+0xf0>
		switch(eventos){
 80019f6:	78fb      	ldrb	r3, [r7, #3]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d005      	beq.n	8001a08 <fsm+0xe8>
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d15b      	bne.n	8001ab8 <fsm+0x198>
			case boton_ESC:
				*estado = C_RESOLUCION;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	701a      	strb	r2, [r3, #0]
				break;
 8001a06:	e05e      	b.n	8001ac6 <fsm+0x1a6>
			case boton_FLECHA:
				*estado = C_RESOLUCION_8bit;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	701a      	strb	r2, [r3, #0]
				break;
 8001a0e:	e05a      	b.n	8001ac6 <fsm+0x1a6>
			default:
				break;
		}
	}
	else if(estado_anterior == C_TRIGGER){
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	d10d      	bne.n	8001a32 <fsm+0x112>
		switch(eventos){
 8001a16:	78fb      	ldrb	r3, [r7, #3]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d002      	beq.n	8001a22 <fsm+0x102>
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d004      	beq.n	8001a2a <fsm+0x10a>
				break;
			case boton_FLECHA:
				*estado = C_MUESTRAS;
				break;
			default:
				break;
 8001a20:	e051      	b.n	8001ac6 <fsm+0x1a6>
				*estado = C_TRIGGER_SET;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2205      	movs	r2, #5
 8001a26:	701a      	strb	r2, [r3, #0]
				break;
 8001a28:	e04d      	b.n	8001ac6 <fsm+0x1a6>
				*estado = C_MUESTRAS;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2206      	movs	r2, #6
 8001a2e:	701a      	strb	r2, [r3, #0]
				break;
 8001a30:	e049      	b.n	8001ac6 <fsm+0x1a6>
		}
	}
	else if(estado_anterior == C_TRIGGER_SET){
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	2b05      	cmp	r3, #5
 8001a36:	d106      	bne.n	8001a46 <fsm+0x126>
		switch(eventos){
 8001a38:	78fb      	ldrb	r3, [r7, #3]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d13e      	bne.n	8001abc <fsm+0x19c>
			case boton_OK:
				*estado = C_TRIGGER;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2204      	movs	r2, #4
 8001a42:	701a      	strb	r2, [r3, #0]
				break;
 8001a44:	e03f      	b.n	8001ac6 <fsm+0x1a6>
			default:
				break;
		}
	}
	else if(estado_anterior == C_MUESTRAS){
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	2b06      	cmp	r3, #6
 8001a4a:	d10d      	bne.n	8001a68 <fsm+0x148>
		switch(eventos){
 8001a4c:	78fb      	ldrb	r3, [r7, #3]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d002      	beq.n	8001a58 <fsm+0x138>
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d004      	beq.n	8001a60 <fsm+0x140>
				break;
			case boton_FLECHA:
				*estado = START;
				break;
			default:
				break;
 8001a56:	e036      	b.n	8001ac6 <fsm+0x1a6>
				*estado = C_MUESTRAS_500;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2207      	movs	r2, #7
 8001a5c:	701a      	strb	r2, [r3, #0]
				break;
 8001a5e:	e032      	b.n	8001ac6 <fsm+0x1a6>
				*estado = START;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
				break;
 8001a66:	e02e      	b.n	8001ac6 <fsm+0x1a6>
		}
	}
	else if(estado_anterior == C_MUESTRAS_500){
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	2b07      	cmp	r3, #7
 8001a6c:	d10c      	bne.n	8001a88 <fsm+0x168>
		switch(eventos){
 8001a6e:	78fb      	ldrb	r3, [r7, #3]
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d005      	beq.n	8001a80 <fsm+0x160>
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d123      	bne.n	8001ac0 <fsm+0x1a0>
			case boton_ESC:
				*estado = C_MUESTRAS;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2206      	movs	r2, #6
 8001a7c:	701a      	strb	r2, [r3, #0]
				break;
 8001a7e:	e022      	b.n	8001ac6 <fsm+0x1a6>
			case boton_FLECHA:
				*estado = C_MUESTRAS_1000;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2208      	movs	r2, #8
 8001a84:	701a      	strb	r2, [r3, #0]
				break;
 8001a86:	e01e      	b.n	8001ac6 <fsm+0x1a6>
			default:
				break;
		}
	}
	else if(estado_anterior == C_MUESTRAS_1000){
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
 8001a8a:	2b08      	cmp	r3, #8
 8001a8c:	d11b      	bne.n	8001ac6 <fsm+0x1a6>
		switch(eventos){
 8001a8e:	78fb      	ldrb	r3, [r7, #3]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d005      	beq.n	8001aa0 <fsm+0x180>
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d115      	bne.n	8001ac4 <fsm+0x1a4>
			case boton_ESC:
				*estado = C_MUESTRAS;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2206      	movs	r2, #6
 8001a9c:	701a      	strb	r2, [r3, #0]
				break;
 8001a9e:	e012      	b.n	8001ac6 <fsm+0x1a6>
			case boton_FLECHA:
				*estado = C_MUESTRAS_500;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2207      	movs	r2, #7
 8001aa4:	701a      	strb	r2, [r3, #0]
				break;
 8001aa6:	e00e      	b.n	8001ac6 <fsm+0x1a6>
				break;
 8001aa8:	bf00      	nop
 8001aaa:	e00c      	b.n	8001ac6 <fsm+0x1a6>
				break;
 8001aac:	bf00      	nop
 8001aae:	e00a      	b.n	8001ac6 <fsm+0x1a6>
				break;
 8001ab0:	bf00      	nop
 8001ab2:	e008      	b.n	8001ac6 <fsm+0x1a6>
				break;
 8001ab4:	bf00      	nop
 8001ab6:	e006      	b.n	8001ac6 <fsm+0x1a6>
				break;
 8001ab8:	bf00      	nop
 8001aba:	e004      	b.n	8001ac6 <fsm+0x1a6>
				break;
 8001abc:	bf00      	nop
 8001abe:	e002      	b.n	8001ac6 <fsm+0x1a6>
				break;
 8001ac0:	bf00      	nop
 8001ac2:	e000      	b.n	8001ac6 <fsm+0x1a6>
			default:
				break;
 8001ac4:	bf00      	nop
		}
	}



	if(estado_anterior != *estado){
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	7bfa      	ldrb	r2, [r7, #15]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	f000 80d9 	beq.w	8001c84 <fsm+0x364>
		switch(estado_anterior){
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
 8001ad4:	2b0b      	cmp	r3, #11
 8001ad6:	f200 80d0 	bhi.w	8001c7a <fsm+0x35a>
 8001ada:	a201      	add	r2, pc, #4	@ (adr r2, 8001ae0 <fsm+0x1c0>)
 8001adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae0:	08001b11 	.word	0x08001b11
 8001ae4:	08001ba7 	.word	0x08001ba7
 8001ae8:	08001bd5 	.word	0x08001bd5
 8001aec:	08001c03 	.word	0x08001c03
 8001af0:	08001c2b 	.word	0x08001c2b
 8001af4:	08001c7b 	.word	0x08001c7b
 8001af8:	08001c53 	.word	0x08001c53
 8001afc:	08001c7b 	.word	0x08001c7b
 8001b00:	08001c7b 	.word	0x08001c7b
 8001b04:	08001b53 	.word	0x08001b53
 8001b08:	08001b77 	.word	0x08001b77
 8001b0c:	08001b99 	.word	0x08001b99
		case START:

			if(*estado == GUARDANDO_EN_PING){
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b09      	cmp	r3, #9
 8001b16:	d10f      	bne.n	8001b38 <fsm+0x218>
				//Ya no me encuentro en el estado de configuracion, pongo el flag en 0.
				TRIGGER_flag = 0;
 8001b18:	4b5c      	ldr	r3, [pc, #368]	@ (8001c8c <fsm+0x36c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
				HAL_ADC_Stop(&hadc2);		//Detengo el ADC que mide el potenciometro para el valor del trigger.
 8001b1e:	485c      	ldr	r0, [pc, #368]	@ (8001c90 <fsm+0x370>)
 8001b20:	f000 fcb6 	bl	8002490 <HAL_ADC_Stop>

				Swap_Buffer(0);
 8001b24:	2000      	movs	r0, #0
 8001b26:	f7ff feb9 	bl	800189c <Swap_Buffer>
				HAL_TIM_Base_Start_IT(&htim2);
 8001b2a:	485a      	ldr	r0, [pc, #360]	@ (8001c94 <fsm+0x374>)
 8001b2c:	f002 fb72 	bl	8004214 <HAL_TIM_Base_Start_IT>
				HAL_ADC_Start(&hadc1);
 8001b30:	4859      	ldr	r0, [pc, #356]	@ (8001c98 <fsm+0x378>)
 8001b32:	f000 fbff 	bl	8002334 <HAL_ADC_Start>
			else{	//Ahora estoy en el estado Resolucion
				fillCircle( 21, 75, 5, BLACK);
				fillCircle( 21, 94, 5, BLUE);
			}

			break;
 8001b36:	e0a5      	b.n	8001c84 <fsm+0x364>
				fillCircle( 21, 75, 5, BLACK);
 8001b38:	2300      	movs	r3, #0
 8001b3a:	2205      	movs	r2, #5
 8001b3c:	214b      	movs	r1, #75	@ 0x4b
 8001b3e:	2015      	movs	r0, #21
 8001b40:	f7fe fdd6 	bl	80006f0 <fillCircle>
				fillCircle( 21, 94, 5, BLUE);
 8001b44:	231f      	movs	r3, #31
 8001b46:	2205      	movs	r2, #5
 8001b48:	215e      	movs	r1, #94	@ 0x5e
 8001b4a:	2015      	movs	r0, #21
 8001b4c:	f7fe fdd0 	bl	80006f0 <fillCircle>
			break;
 8001b50:	e098      	b.n	8001c84 <fsm+0x364>
		case GUARDANDO_EN_PING:
			Swap_Buffer(1);
 8001b52:	2001      	movs	r0, #1
 8001b54:	f7ff fea2 	bl	800189c <Swap_Buffer>
			UART_TX_PING_flag = 1;
 8001b58:	4b50      	ldr	r3, [pc, #320]	@ (8001c9c <fsm+0x37c>)
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	701a      	strb	r2, [r3, #0]

			if(*estado == PAUSA){
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b0b      	cmp	r3, #11
 8001b64:	f040 808b 	bne.w	8001c7e <fsm+0x35e>
				HAL_TIM_Base_Stop_IT(&htim2);
 8001b68:	484a      	ldr	r0, [pc, #296]	@ (8001c94 <fsm+0x374>)
 8001b6a:	f002 fba5 	bl	80042b8 <HAL_TIM_Base_Stop_IT>
				HAL_ADC_Stop(&hadc1);
 8001b6e:	484a      	ldr	r0, [pc, #296]	@ (8001c98 <fsm+0x378>)
 8001b70:	f000 fc8e 	bl	8002490 <HAL_ADC_Stop>
			}

			break;
 8001b74:	e083      	b.n	8001c7e <fsm+0x35e>
		case GUARDANDO_EN_PONG:
			Swap_Buffer(0);
 8001b76:	2000      	movs	r0, #0
 8001b78:	f7ff fe90 	bl	800189c <Swap_Buffer>
			UART_TX_PONG_flag = 1;
 8001b7c:	4b48      	ldr	r3, [pc, #288]	@ (8001ca0 <fsm+0x380>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	701a      	strb	r2, [r3, #0]

			if(*estado == PAUSA){
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b0b      	cmp	r3, #11
 8001b88:	d17b      	bne.n	8001c82 <fsm+0x362>
				HAL_TIM_Base_Stop_IT(&htim2);
 8001b8a:	4842      	ldr	r0, [pc, #264]	@ (8001c94 <fsm+0x374>)
 8001b8c:	f002 fb94 	bl	80042b8 <HAL_TIM_Base_Stop_IT>
				HAL_ADC_Stop(&hadc1);
 8001b90:	4841      	ldr	r0, [pc, #260]	@ (8001c98 <fsm+0x378>)
 8001b92:	f000 fc7d 	bl	8002490 <HAL_ADC_Stop>
			}

			break;
 8001b96:	e074      	b.n	8001c82 <fsm+0x362>
		case PAUSA:
			TRIGGER_flag = 1;
 8001b98:	4b3c      	ldr	r3, [pc, #240]	@ (8001c8c <fsm+0x36c>)
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Start(&hadc2);		//START el ADC del pot. del trigger.
 8001b9e:	483c      	ldr	r0, [pc, #240]	@ (8001c90 <fsm+0x370>)
 8001ba0:	f000 fbc8 	bl	8002334 <HAL_ADC_Start>
			break;
 8001ba4:	e06e      	b.n	8001c84 <fsm+0x364>

		case C_RESOLUCION:

			if(*estado == C_TRIGGER){
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b04      	cmp	r3, #4
 8001bac:	d10c      	bne.n	8001bc8 <fsm+0x2a8>
				fillCircle( 21, 94, 5, BLACK);
 8001bae:	2300      	movs	r3, #0
 8001bb0:	2205      	movs	r2, #5
 8001bb2:	215e      	movs	r1, #94	@ 0x5e
 8001bb4:	2015      	movs	r0, #21
 8001bb6:	f7fe fd9b 	bl	80006f0 <fillCircle>
				fillCircle( 21, 115, 5, BLUE);
 8001bba:	231f      	movs	r3, #31
 8001bbc:	2205      	movs	r2, #5
 8001bbe:	2173      	movs	r1, #115	@ 0x73
 8001bc0:	2015      	movs	r0, #21
 8001bc2:	f7fe fd95 	bl	80006f0 <fillCircle>
			else{	//Ahora estoy en el estado resolucion 8bit.
				fillScreen(BLACK);
				plotResolucion();

			}
			break;
 8001bc6:	e05d      	b.n	8001c84 <fsm+0x364>
				fillScreen(BLACK);
 8001bc8:	2000      	movs	r0, #0
 8001bca:	f7fe fe8f 	bl	80008ec <fillScreen>
				plotResolucion();
 8001bce:	f7ff fcf7 	bl	80015c0 <plotResolucion>
			break;
 8001bd2:	e057      	b.n	8001c84 <fsm+0x364>
		case C_RESOLUCION_8bit:
			if(*estado == C_RESOLUCION_12bit){
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b03      	cmp	r3, #3
 8001bda:	d10c      	bne.n	8001bf6 <fsm+0x2d6>
				fillCircle(35, 74, 5, BLACK);
 8001bdc:	2300      	movs	r3, #0
 8001bde:	2205      	movs	r2, #5
 8001be0:	214a      	movs	r1, #74	@ 0x4a
 8001be2:	2023      	movs	r0, #35	@ 0x23
 8001be4:	f7fe fd84 	bl	80006f0 <fillCircle>
				fillCircle(35, 94, 5, BLUE);
 8001be8:	231f      	movs	r3, #31
 8001bea:	2205      	movs	r2, #5
 8001bec:	215e      	movs	r1, #94	@ 0x5e
 8001bee:	2023      	movs	r0, #35	@ 0x23
 8001bf0:	f7fe fd7e 	bl	80006f0 <fillCircle>
			}
			else{
				fillScreen(BLACK);
				plotConfig();
			}
			break;
 8001bf4:	e046      	b.n	8001c84 <fsm+0x364>
				fillScreen(BLACK);
 8001bf6:	2000      	movs	r0, #0
 8001bf8:	f7fe fe78 	bl	80008ec <fillScreen>
				plotConfig();
 8001bfc:	f7ff fc64 	bl	80014c8 <plotConfig>
			break;
 8001c00:	e040      	b.n	8001c84 <fsm+0x364>
		case C_RESOLUCION_12bit:
			if(*estado == C_RESOLUCION_8bit){
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d10c      	bne.n	8001c24 <fsm+0x304>
				fillCircle(35, 94, 5, BLACK);
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	2205      	movs	r2, #5
 8001c0e:	215e      	movs	r1, #94	@ 0x5e
 8001c10:	2023      	movs	r0, #35	@ 0x23
 8001c12:	f7fe fd6d 	bl	80006f0 <fillCircle>
				fillCircle(35, 74, 5, BLUE);
 8001c16:	231f      	movs	r3, #31
 8001c18:	2205      	movs	r2, #5
 8001c1a:	214a      	movs	r1, #74	@ 0x4a
 8001c1c:	2023      	movs	r0, #35	@ 0x23
 8001c1e:	f7fe fd67 	bl	80006f0 <fillCircle>
			}
			else{
				plotConfig();
			}
			break;
 8001c22:	e02f      	b.n	8001c84 <fsm+0x364>
				plotConfig();
 8001c24:	f7ff fc50 	bl	80014c8 <plotConfig>
			break;
 8001c28:	e02c      	b.n	8001c84 <fsm+0x364>
		case C_TRIGGER:
			if(*estado == C_MUESTRAS){
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b06      	cmp	r3, #6
 8001c30:	d10c      	bne.n	8001c4c <fsm+0x32c>
				fillCircle( 21, 115, 5, BLACK);
 8001c32:	2300      	movs	r3, #0
 8001c34:	2205      	movs	r2, #5
 8001c36:	2173      	movs	r1, #115	@ 0x73
 8001c38:	2015      	movs	r0, #21
 8001c3a:	f7fe fd59 	bl	80006f0 <fillCircle>
				fillCircle( 21, 134, 5, BLUE);
 8001c3e:	231f      	movs	r3, #31
 8001c40:	2205      	movs	r2, #5
 8001c42:	2186      	movs	r1, #134	@ 0x86
 8001c44:	2015      	movs	r0, #21
 8001c46:	f7fe fd53 	bl	80006f0 <fillCircle>
			}
			else{	//Ahora estoy en el estado trigger set.
				plotTrigger();
			}
			break;
 8001c4a:	e01b      	b.n	8001c84 <fsm+0x364>
				plotTrigger();
 8001c4c:	f7ff fd0a 	bl	8001664 <plotTrigger>
			break;
 8001c50:	e018      	b.n	8001c84 <fsm+0x364>
		case C_MUESTRAS:
			if(*estado == START){
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10c      	bne.n	8001c74 <fsm+0x354>
				fillCircle( 21, 134, 5, BLACK);
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	2205      	movs	r2, #5
 8001c5e:	2186      	movs	r1, #134	@ 0x86
 8001c60:	2015      	movs	r0, #21
 8001c62:	f7fe fd45 	bl	80006f0 <fillCircle>
				fillCircle( 21, 75, 5, BLUE);
 8001c66:	231f      	movs	r3, #31
 8001c68:	2205      	movs	r2, #5
 8001c6a:	214b      	movs	r1, #75	@ 0x4b
 8001c6c:	2015      	movs	r0, #21
 8001c6e:	f7fe fd3f 	bl	80006f0 <fillCircle>
			}
			else{	//Ahora estoy en el estado muestras 500.
				plotMuestras();
			}
			break;
 8001c72:	e007      	b.n	8001c84 <fsm+0x364>
				plotMuestras();
 8001c74:	f7ff fd22 	bl	80016bc <plotMuestras>
			break;
 8001c78:	e004      	b.n	8001c84 <fsm+0x364>

		default:
			break;
 8001c7a:	bf00      	nop
 8001c7c:	e002      	b.n	8001c84 <fsm+0x364>
			break;
 8001c7e:	bf00      	nop
 8001c80:	e000      	b.n	8001c84 <fsm+0x364>
			break;
 8001c82:	bf00      	nop
		}

	}


}
 8001c84:	bf00      	nop
 8001c86:	3710      	adds	r7, #16
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20000268 	.word	0x20000268
 8001c90:	20000078 	.word	0x20000078
 8001c94:	20000100 	.word	0x20000100
 8001c98:	20000048 	.word	0x20000048
 8001c9c:	20000190 	.word	0x20000190
 8001ca0:	20000191 	.word	0x20000191

08001ca4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca8:	b672      	cpsid	i
}
 8001caa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cac:	bf00      	nop
 8001cae:	e7fd      	b.n	8001cac <Error_Handler+0x8>

08001cb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb6:	4b15      	ldr	r3, [pc, #84]	@ (8001d0c <HAL_MspInit+0x5c>)
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	4a14      	ldr	r2, [pc, #80]	@ (8001d0c <HAL_MspInit+0x5c>)
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	6193      	str	r3, [r2, #24]
 8001cc2:	4b12      	ldr	r3, [pc, #72]	@ (8001d0c <HAL_MspInit+0x5c>)
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	60bb      	str	r3, [r7, #8]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cce:	4b0f      	ldr	r3, [pc, #60]	@ (8001d0c <HAL_MspInit+0x5c>)
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	4a0e      	ldr	r2, [pc, #56]	@ (8001d0c <HAL_MspInit+0x5c>)
 8001cd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cd8:	61d3      	str	r3, [r2, #28]
 8001cda:	4b0c      	ldr	r3, [pc, #48]	@ (8001d0c <HAL_MspInit+0x5c>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d10 <HAL_MspInit+0x60>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	60fb      	str	r3, [r7, #12]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	4a04      	ldr	r2, [pc, #16]	@ (8001d10 <HAL_MspInit+0x60>)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d02:	bf00      	nop
 8001d04:	3714      	adds	r7, #20
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40010000 	.word	0x40010000

08001d14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	@ 0x28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	f107 0318 	add.w	r3, r7, #24
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]
 8001d28:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a30      	ldr	r2, [pc, #192]	@ (8001df0 <HAL_ADC_MspInit+0xdc>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d12a      	bne.n	8001d8a <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d34:	4b2f      	ldr	r3, [pc, #188]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	4a2e      	ldr	r2, [pc, #184]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001d3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d3e:	6193      	str	r3, [r2, #24]
 8001d40:	4b2c      	ldr	r3, [pc, #176]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4c:	4b29      	ldr	r3, [pc, #164]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	4a28      	ldr	r2, [pc, #160]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001d52:	f043 0304 	orr.w	r3, r3, #4
 8001d56:	6193      	str	r3, [r2, #24]
 8001d58:	4b26      	ldr	r3, [pc, #152]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	f003 0304 	and.w	r3, r3, #4
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d64:	2301      	movs	r3, #1
 8001d66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6c:	f107 0318 	add.w	r3, r7, #24
 8001d70:	4619      	mov	r1, r3
 8001d72:	4821      	ldr	r0, [pc, #132]	@ (8001df8 <HAL_ADC_MspInit+0xe4>)
 8001d74:	f001 f846 	bl	8002e04 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	2012      	movs	r0, #18
 8001d7e:	f001 f80a 	bl	8002d96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001d82:	2012      	movs	r0, #18
 8001d84:	f001 f823 	bl	8002dce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001d88:	e02e      	b.n	8001de8 <HAL_ADC_MspInit+0xd4>
  else if(hadc->Instance==ADC2)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a1b      	ldr	r2, [pc, #108]	@ (8001dfc <HAL_ADC_MspInit+0xe8>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d129      	bne.n	8001de8 <HAL_ADC_MspInit+0xd4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001d94:	4b17      	ldr	r3, [pc, #92]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	4a16      	ldr	r2, [pc, #88]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001d9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d9e:	6193      	str	r3, [r2, #24]
 8001da0:	4b14      	ldr	r3, [pc, #80]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dac:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	4a10      	ldr	r2, [pc, #64]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001db2:	f043 0304 	orr.w	r3, r3, #4
 8001db6:	6193      	str	r3, [r2, #24]
 8001db8:	4b0e      	ldr	r3, [pc, #56]	@ (8001df4 <HAL_ADC_MspInit+0xe0>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ADC_TRIGGER_Pin;
 8001dc4:	2304      	movs	r3, #4
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8001dcc:	f107 0318 	add.w	r3, r7, #24
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4809      	ldr	r0, [pc, #36]	@ (8001df8 <HAL_ADC_MspInit+0xe4>)
 8001dd4:	f001 f816 	bl	8002e04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001dd8:	2200      	movs	r2, #0
 8001dda:	2100      	movs	r1, #0
 8001ddc:	2012      	movs	r0, #18
 8001dde:	f000 ffda 	bl	8002d96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001de2:	2012      	movs	r0, #18
 8001de4:	f000 fff3 	bl	8002dce <HAL_NVIC_EnableIRQ>
}
 8001de8:	bf00      	nop
 8001dea:	3728      	adds	r7, #40	@ 0x28
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40012400 	.word	0x40012400
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40010800 	.word	0x40010800
 8001dfc:	40012800 	.word	0x40012800

08001e00 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08a      	sub	sp, #40	@ 0x28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a1c      	ldr	r2, [pc, #112]	@ (8001e8c <HAL_SPI_MspInit+0x8c>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d131      	bne.n	8001e84 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e20:	4b1b      	ldr	r3, [pc, #108]	@ (8001e90 <HAL_SPI_MspInit+0x90>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	4a1a      	ldr	r2, [pc, #104]	@ (8001e90 <HAL_SPI_MspInit+0x90>)
 8001e26:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e2a:	6193      	str	r3, [r2, #24]
 8001e2c:	4b18      	ldr	r3, [pc, #96]	@ (8001e90 <HAL_SPI_MspInit+0x90>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e38:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <HAL_SPI_MspInit+0x90>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	4a14      	ldr	r2, [pc, #80]	@ (8001e90 <HAL_SPI_MspInit+0x90>)
 8001e3e:	f043 0308 	orr.w	r3, r3, #8
 8001e42:	6193      	str	r3, [r2, #24]
 8001e44:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <HAL_SPI_MspInit+0x90>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	f003 0308 	and.w	r3, r3, #8
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001e50:	2328      	movs	r3, #40	@ 0x28
 8001e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e54:	2302      	movs	r3, #2
 8001e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	4619      	mov	r1, r3
 8001e62:	480c      	ldr	r0, [pc, #48]	@ (8001e94 <HAL_SPI_MspInit+0x94>)
 8001e64:	f000 ffce 	bl	8002e04 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8001e68:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <HAL_SPI_MspInit+0x98>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e70:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001e74:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e7e:	4a06      	ldr	r2, [pc, #24]	@ (8001e98 <HAL_SPI_MspInit+0x98>)
 8001e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e82:	6053      	str	r3, [r2, #4]

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001e84:	bf00      	nop
 8001e86:	3728      	adds	r7, #40	@ 0x28
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40013000 	.word	0x40013000
 8001e90:	40021000 	.word	0x40021000
 8001e94:	40010c00 	.word	0x40010c00
 8001e98:	40010000 	.word	0x40010000

08001e9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eac:	d113      	bne.n	8001ed6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001eae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <HAL_TIM_Base_MspInit+0x44>)
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	4a0b      	ldr	r2, [pc, #44]	@ (8001ee0 <HAL_TIM_Base_MspInit+0x44>)
 8001eb4:	f043 0301 	orr.w	r3, r3, #1
 8001eb8:	61d3      	str	r3, [r2, #28]
 8001eba:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <HAL_TIM_Base_MspInit+0x44>)
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2100      	movs	r1, #0
 8001eca:	201c      	movs	r0, #28
 8001ecc:	f000 ff63 	bl	8002d96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ed0:	201c      	movs	r0, #28
 8001ed2:	f000 ff7c 	bl	8002dce <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ed6:	bf00      	nop
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b088      	sub	sp, #32
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	f107 0310 	add.w	r3, r7, #16
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a1c      	ldr	r2, [pc, #112]	@ (8001f70 <HAL_UART_MspInit+0x8c>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d131      	bne.n	8001f68 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f04:	4b1b      	ldr	r3, [pc, #108]	@ (8001f74 <HAL_UART_MspInit+0x90>)
 8001f06:	69db      	ldr	r3, [r3, #28]
 8001f08:	4a1a      	ldr	r2, [pc, #104]	@ (8001f74 <HAL_UART_MspInit+0x90>)
 8001f0a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f0e:	61d3      	str	r3, [r2, #28]
 8001f10:	4b18      	ldr	r3, [pc, #96]	@ (8001f74 <HAL_UART_MspInit+0x90>)
 8001f12:	69db      	ldr	r3, [r3, #28]
 8001f14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1c:	4b15      	ldr	r3, [pc, #84]	@ (8001f74 <HAL_UART_MspInit+0x90>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	4a14      	ldr	r2, [pc, #80]	@ (8001f74 <HAL_UART_MspInit+0x90>)
 8001f22:	f043 0308 	orr.w	r3, r3, #8
 8001f26:	6193      	str	r3, [r2, #24]
 8001f28:	4b12      	ldr	r3, [pc, #72]	@ (8001f74 <HAL_UART_MspInit+0x90>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	f003 0308 	and.w	r3, r3, #8
 8001f30:	60bb      	str	r3, [r7, #8]
 8001f32:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f42:	f107 0310 	add.w	r3, r7, #16
 8001f46:	4619      	mov	r1, r3
 8001f48:	480b      	ldr	r0, [pc, #44]	@ (8001f78 <HAL_UART_MspInit+0x94>)
 8001f4a:	f000 ff5b 	bl	8002e04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001f4e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f5c:	f107 0310 	add.w	r3, r7, #16
 8001f60:	4619      	mov	r1, r3
 8001f62:	4805      	ldr	r0, [pc, #20]	@ (8001f78 <HAL_UART_MspInit+0x94>)
 8001f64:	f000 ff4e 	bl	8002e04 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001f68:	bf00      	nop
 8001f6a:	3720      	adds	r7, #32
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40004800 	.word	0x40004800
 8001f74:	40021000 	.word	0x40021000
 8001f78:	40010c00 	.word	0x40010c00

08001f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <NMI_Handler+0x4>

08001f84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f88:	bf00      	nop
 8001f8a:	e7fd      	b.n	8001f88 <HardFault_Handler+0x4>

08001f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f90:	bf00      	nop
 8001f92:	e7fd      	b.n	8001f90 <MemManage_Handler+0x4>

08001f94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f98:	bf00      	nop
 8001f9a:	e7fd      	b.n	8001f98 <BusFault_Handler+0x4>

08001f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <UsageFault_Handler+0x4>

08001fa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr

08001fbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr

08001fc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fcc:	f000 f89a 	bl	8002104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fd0:	bf00      	nop
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001fd8:	4803      	ldr	r0, [pc, #12]	@ (8001fe8 <ADC1_2_IRQHandler+0x14>)
 8001fda:	f000 fb97 	bl	800270c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001fde:	4803      	ldr	r0, [pc, #12]	@ (8001fec <ADC1_2_IRQHandler+0x18>)
 8001fe0:	f000 fb94 	bl	800270c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	20000048 	.word	0x20000048
 8001fec:	20000078 	.word	0x20000078

08001ff0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BOTON_OK_Pin);
 8001ff4:	2020      	movs	r0, #32
 8001ff6:	f001 f8bb 	bl	8003170 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_FLECHA_Pin);
 8001ffa:	2040      	movs	r0, #64	@ 0x40
 8001ffc:	f001 f8b8 	bl	8003170 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_ESC_Pin);
 8002000:	2080      	movs	r0, #128	@ 0x80
 8002002:	f001 f8b5 	bl	8003170 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002010:	4802      	ldr	r0, [pc, #8]	@ (800201c <TIM2_IRQHandler+0x10>)
 8002012:	f002 f97f 	bl	8004314 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	20000100 	.word	0x20000100

08002020 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr

0800202c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800202c:	f7ff fff8 	bl	8002020 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002030:	480b      	ldr	r0, [pc, #44]	@ (8002060 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002032:	490c      	ldr	r1, [pc, #48]	@ (8002064 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002034:	4a0c      	ldr	r2, [pc, #48]	@ (8002068 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002036:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002038:	e002      	b.n	8002040 <LoopCopyDataInit>

0800203a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800203a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800203c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800203e:	3304      	adds	r3, #4

08002040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002044:	d3f9      	bcc.n	800203a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002046:	4a09      	ldr	r2, [pc, #36]	@ (800206c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002048:	4c09      	ldr	r4, [pc, #36]	@ (8002070 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800204a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800204c:	e001      	b.n	8002052 <LoopFillZerobss>

0800204e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800204e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002050:	3204      	adds	r2, #4

08002052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002054:	d3fb      	bcc.n	800204e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002056:	f002 feed 	bl	8004e34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800205a:	f7fe ff91 	bl	8000f80 <main>
  bx lr
 800205e:	4770      	bx	lr
  ldr r0, =_sdata
 8002060:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002064:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8002068:	080064bc 	.word	0x080064bc
  ldr r2, =_sbss
 800206c:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8002070:	20000270 	.word	0x20000270

08002074 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002074:	e7fe      	b.n	8002074 <CAN1_RX1_IRQHandler>
	...

08002078 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800207c:	4b08      	ldr	r3, [pc, #32]	@ (80020a0 <HAL_Init+0x28>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a07      	ldr	r2, [pc, #28]	@ (80020a0 <HAL_Init+0x28>)
 8002082:	f043 0310 	orr.w	r3, r3, #16
 8002086:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002088:	2003      	movs	r0, #3
 800208a:	f000 fe79 	bl	8002d80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800208e:	200f      	movs	r0, #15
 8002090:	f000 f808 	bl	80020a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002094:	f7ff fe0c 	bl	8001cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40022000 	.word	0x40022000

080020a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020ac:	4b12      	ldr	r3, [pc, #72]	@ (80020f8 <HAL_InitTick+0x54>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	4b12      	ldr	r3, [pc, #72]	@ (80020fc <HAL_InitTick+0x58>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	4619      	mov	r1, r3
 80020b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80020be:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 fe91 	bl	8002dea <HAL_SYSTICK_Config>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e00e      	b.n	80020f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b0f      	cmp	r3, #15
 80020d6:	d80a      	bhi.n	80020ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d8:	2200      	movs	r2, #0
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	f04f 30ff 	mov.w	r0, #4294967295
 80020e0:	f000 fe59 	bl	8002d96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020e4:	4a06      	ldr	r2, [pc, #24]	@ (8002100 <HAL_InitTick+0x5c>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
 80020ec:	e000      	b.n	80020f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000014 	.word	0x20000014
 80020fc:	2000001c 	.word	0x2000001c
 8002100:	20000018 	.word	0x20000018

08002104 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002108:	4b05      	ldr	r3, [pc, #20]	@ (8002120 <HAL_IncTick+0x1c>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	461a      	mov	r2, r3
 800210e:	4b05      	ldr	r3, [pc, #20]	@ (8002124 <HAL_IncTick+0x20>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4413      	add	r3, r2
 8002114:	4a03      	ldr	r2, [pc, #12]	@ (8002124 <HAL_IncTick+0x20>)
 8002116:	6013      	str	r3, [r2, #0]
}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	2000001c 	.word	0x2000001c
 8002124:	2000026c 	.word	0x2000026c

08002128 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  return uwTick;
 800212c:	4b02      	ldr	r3, [pc, #8]	@ (8002138 <HAL_GetTick+0x10>)
 800212e:	681b      	ldr	r3, [r3, #0]
}
 8002130:	4618      	mov	r0, r3
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr
 8002138:	2000026c 	.word	0x2000026c

0800213c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002144:	f7ff fff0 	bl	8002128 <HAL_GetTick>
 8002148:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002154:	d005      	beq.n	8002162 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002156:	4b0a      	ldr	r3, [pc, #40]	@ (8002180 <HAL_Delay+0x44>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	461a      	mov	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4413      	add	r3, r2
 8002160:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002162:	bf00      	nop
 8002164:	f7ff ffe0 	bl	8002128 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	429a      	cmp	r2, r3
 8002172:	d8f7      	bhi.n	8002164 <HAL_Delay+0x28>
  {
  }
}
 8002174:	bf00      	nop
 8002176:	bf00      	nop
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	2000001c 	.word	0x2000001c

08002184 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800218c:	2300      	movs	r3, #0
 800218e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002190:	2300      	movs	r3, #0
 8002192:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e0be      	b.n	8002324 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d109      	bne.n	80021c8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff fda6 	bl	8001d14 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f000 fcc3 	bl	8002b54 <ADC_ConversionStop_Disable>
 80021ce:	4603      	mov	r3, r0
 80021d0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d6:	f003 0310 	and.w	r3, r3, #16
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f040 8099 	bne.w	8002312 <HAL_ADC_Init+0x18e>
 80021e0:	7dfb      	ldrb	r3, [r7, #23]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f040 8095 	bne.w	8002312 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ec:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80021f0:	f023 0302 	bic.w	r3, r3, #2
 80021f4:	f043 0202 	orr.w	r2, r3, #2
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002204:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	7b1b      	ldrb	r3, [r3, #12]
 800220a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800220c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	4313      	orrs	r3, r2
 8002212:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800221c:	d003      	beq.n	8002226 <HAL_ADC_Init+0xa2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d102      	bne.n	800222c <HAL_ADC_Init+0xa8>
 8002226:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800222a:	e000      	b.n	800222e <HAL_ADC_Init+0xaa>
 800222c:	2300      	movs	r3, #0
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	7d1b      	ldrb	r3, [r3, #20]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d119      	bne.n	8002270 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	7b1b      	ldrb	r3, [r3, #12]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d109      	bne.n	8002258 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	3b01      	subs	r3, #1
 800224a:	035a      	lsls	r2, r3, #13
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	4313      	orrs	r3, r2
 8002250:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002254:	613b      	str	r3, [r7, #16]
 8002256:	e00b      	b.n	8002270 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225c:	f043 0220 	orr.w	r2, r3, #32
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002268:	f043 0201 	orr.w	r2, r3, #1
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	430a      	orrs	r2, r1
 8002282:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	4b28      	ldr	r3, [pc, #160]	@ (800232c <HAL_ADC_Init+0x1a8>)
 800228c:	4013      	ands	r3, r2
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	6812      	ldr	r2, [r2, #0]
 8002292:	68b9      	ldr	r1, [r7, #8]
 8002294:	430b      	orrs	r3, r1
 8002296:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022a0:	d003      	beq.n	80022aa <HAL_ADC_Init+0x126>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d104      	bne.n	80022b4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	051b      	lsls	r3, r3, #20
 80022b2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ba:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689a      	ldr	r2, [r3, #8]
 80022ce:	4b18      	ldr	r3, [pc, #96]	@ (8002330 <HAL_ADC_Init+0x1ac>)
 80022d0:	4013      	ands	r3, r2
 80022d2:	68ba      	ldr	r2, [r7, #8]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d10b      	bne.n	80022f0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e2:	f023 0303 	bic.w	r3, r3, #3
 80022e6:	f043 0201 	orr.w	r2, r3, #1
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022ee:	e018      	b.n	8002322 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f4:	f023 0312 	bic.w	r3, r3, #18
 80022f8:	f043 0210 	orr.w	r2, r3, #16
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002304:	f043 0201 	orr.w	r2, r3, #1
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002310:	e007      	b.n	8002322 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002316:	f043 0210 	orr.w	r2, r3, #16
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002322:	7dfb      	ldrb	r3, [r7, #23]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3718      	adds	r7, #24
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	ffe1f7fd 	.word	0xffe1f7fd
 8002330:	ff1f0efe 	.word	0xff1f0efe

08002334 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002346:	2b01      	cmp	r3, #1
 8002348:	d101      	bne.n	800234e <HAL_ADC_Start+0x1a>
 800234a:	2302      	movs	r3, #2
 800234c:	e098      	b.n	8002480 <HAL_ADC_Start+0x14c>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 fba2 	bl	8002aa0 <ADC_Enable>
 800235c:	4603      	mov	r3, r0
 800235e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	2b00      	cmp	r3, #0
 8002364:	f040 8087 	bne.w	8002476 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002370:	f023 0301 	bic.w	r3, r3, #1
 8002374:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a41      	ldr	r2, [pc, #260]	@ (8002488 <HAL_ADC_Start+0x154>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d105      	bne.n	8002392 <HAL_ADC_Start+0x5e>
 8002386:	4b41      	ldr	r3, [pc, #260]	@ (800248c <HAL_ADC_Start+0x158>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d115      	bne.n	80023be <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002396:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d026      	beq.n	80023fa <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023b4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023bc:	e01d      	b.n	80023fa <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a2f      	ldr	r2, [pc, #188]	@ (800248c <HAL_ADC_Start+0x158>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d004      	beq.n	80023de <HAL_ADC_Start+0xaa>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002488 <HAL_ADC_Start+0x154>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d10d      	bne.n	80023fa <HAL_ADC_Start+0xc6>
 80023de:	4b2b      	ldr	r3, [pc, #172]	@ (800248c <HAL_ADC_Start+0x158>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d007      	beq.n	80023fa <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d006      	beq.n	8002414 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800240a:	f023 0206 	bic.w	r2, r3, #6
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002412:	e002      	b.n	800241a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f06f 0202 	mvn.w	r2, #2
 800242a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002436:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800243a:	d113      	bne.n	8002464 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002440:	4a11      	ldr	r2, [pc, #68]	@ (8002488 <HAL_ADC_Start+0x154>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d105      	bne.n	8002452 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002446:	4b11      	ldr	r3, [pc, #68]	@ (800248c <HAL_ADC_Start+0x158>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800244e:	2b00      	cmp	r3, #0
 8002450:	d108      	bne.n	8002464 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002460:	609a      	str	r2, [r3, #8]
 8002462:	e00c      	b.n	800247e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	689a      	ldr	r2, [r3, #8]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002472:	609a      	str	r2, [r3, #8]
 8002474:	e003      	b.n	800247e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800247e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3710      	adds	r7, #16
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40012800 	.word	0x40012800
 800248c:	40012400 	.word	0x40012400

08002490 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002498:	2300      	movs	r3, #0
 800249a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d101      	bne.n	80024aa <HAL_ADC_Stop+0x1a>
 80024a6:	2302      	movs	r3, #2
 80024a8:	e01a      	b.n	80024e0 <HAL_ADC_Stop+0x50>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2201      	movs	r2, #1
 80024ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 fb4e 	bl	8002b54 <ADC_ConversionStop_Disable>
 80024b8:	4603      	mov	r3, r0
 80024ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d109      	bne.n	80024d6 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024ca:	f023 0301 	bic.w	r3, r3, #1
 80024ce:	f043 0201 	orr.w	r2, r3, #1
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80024de:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80024e8:	b590      	push	{r4, r7, lr}
 80024ea:	b087      	sub	sp, #28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024f2:	2300      	movs	r3, #0
 80024f4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80024fe:	f7ff fe13 	bl	8002128 <HAL_GetTick>
 8002502:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800250e:	2b00      	cmp	r3, #0
 8002510:	d00b      	beq.n	800252a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002516:	f043 0220 	orr.w	r2, r3, #32
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e0d3      	b.n	80026d2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002534:	2b00      	cmp	r3, #0
 8002536:	d131      	bne.n	800259c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800253e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002542:	2b00      	cmp	r3, #0
 8002544:	d12a      	bne.n	800259c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002546:	e021      	b.n	800258c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800254e:	d01d      	beq.n	800258c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d007      	beq.n	8002566 <HAL_ADC_PollForConversion+0x7e>
 8002556:	f7ff fde7 	bl	8002128 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	683a      	ldr	r2, [r7, #0]
 8002562:	429a      	cmp	r2, r3
 8002564:	d212      	bcs.n	800258c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10b      	bne.n	800258c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002578:	f043 0204 	orr.w	r2, r3, #4
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e0a2      	b.n	80026d2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0d6      	beq.n	8002548 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800259a:	e070      	b.n	800267e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800259c:	4b4f      	ldr	r3, [pc, #316]	@ (80026dc <HAL_ADC_PollForConversion+0x1f4>)
 800259e:	681c      	ldr	r4, [r3, #0]
 80025a0:	2002      	movs	r0, #2
 80025a2:	f001 fac3 	bl	8003b2c <HAL_RCCEx_GetPeriphCLKFreq>
 80025a6:	4603      	mov	r3, r0
 80025a8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6919      	ldr	r1, [r3, #16]
 80025b2:	4b4b      	ldr	r3, [pc, #300]	@ (80026e0 <HAL_ADC_PollForConversion+0x1f8>)
 80025b4:	400b      	ands	r3, r1
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d118      	bne.n	80025ec <HAL_ADC_PollForConversion+0x104>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68d9      	ldr	r1, [r3, #12]
 80025c0:	4b48      	ldr	r3, [pc, #288]	@ (80026e4 <HAL_ADC_PollForConversion+0x1fc>)
 80025c2:	400b      	ands	r3, r1
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d111      	bne.n	80025ec <HAL_ADC_PollForConversion+0x104>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6919      	ldr	r1, [r3, #16]
 80025ce:	4b46      	ldr	r3, [pc, #280]	@ (80026e8 <HAL_ADC_PollForConversion+0x200>)
 80025d0:	400b      	ands	r3, r1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d108      	bne.n	80025e8 <HAL_ADC_PollForConversion+0x100>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68d9      	ldr	r1, [r3, #12]
 80025dc:	4b43      	ldr	r3, [pc, #268]	@ (80026ec <HAL_ADC_PollForConversion+0x204>)
 80025de:	400b      	ands	r3, r1
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_ADC_PollForConversion+0x100>
 80025e4:	2314      	movs	r3, #20
 80025e6:	e020      	b.n	800262a <HAL_ADC_PollForConversion+0x142>
 80025e8:	2329      	movs	r3, #41	@ 0x29
 80025ea:	e01e      	b.n	800262a <HAL_ADC_PollForConversion+0x142>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6919      	ldr	r1, [r3, #16]
 80025f2:	4b3d      	ldr	r3, [pc, #244]	@ (80026e8 <HAL_ADC_PollForConversion+0x200>)
 80025f4:	400b      	ands	r3, r1
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d106      	bne.n	8002608 <HAL_ADC_PollForConversion+0x120>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	68d9      	ldr	r1, [r3, #12]
 8002600:	4b3a      	ldr	r3, [pc, #232]	@ (80026ec <HAL_ADC_PollForConversion+0x204>)
 8002602:	400b      	ands	r3, r1
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00d      	beq.n	8002624 <HAL_ADC_PollForConversion+0x13c>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6919      	ldr	r1, [r3, #16]
 800260e:	4b38      	ldr	r3, [pc, #224]	@ (80026f0 <HAL_ADC_PollForConversion+0x208>)
 8002610:	400b      	ands	r3, r1
 8002612:	2b00      	cmp	r3, #0
 8002614:	d108      	bne.n	8002628 <HAL_ADC_PollForConversion+0x140>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68d9      	ldr	r1, [r3, #12]
 800261c:	4b34      	ldr	r3, [pc, #208]	@ (80026f0 <HAL_ADC_PollForConversion+0x208>)
 800261e:	400b      	ands	r3, r1
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <HAL_ADC_PollForConversion+0x140>
 8002624:	2354      	movs	r3, #84	@ 0x54
 8002626:	e000      	b.n	800262a <HAL_ADC_PollForConversion+0x142>
 8002628:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800262a:	fb02 f303 	mul.w	r3, r2, r3
 800262e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002630:	e021      	b.n	8002676 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002638:	d01a      	beq.n	8002670 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d007      	beq.n	8002650 <HAL_ADC_PollForConversion+0x168>
 8002640:	f7ff fd72 	bl	8002128 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	683a      	ldr	r2, [r7, #0]
 800264c:	429a      	cmp	r2, r3
 800264e:	d20f      	bcs.n	8002670 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	429a      	cmp	r2, r3
 8002656:	d90b      	bls.n	8002670 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800265c:	f043 0204 	orr.w	r2, r3, #4
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	e030      	b.n	80026d2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	3301      	adds	r3, #1
 8002674:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	429a      	cmp	r2, r3
 800267c:	d8d9      	bhi.n	8002632 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f06f 0212 	mvn.w	r2, #18
 8002686:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800269e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80026a2:	d115      	bne.n	80026d0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d111      	bne.n	80026d0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d105      	bne.n	80026d0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c8:	f043 0201 	orr.w	r2, r3, #1
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	371c      	adds	r7, #28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd90      	pop	{r4, r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000014 	.word	0x20000014
 80026e0:	24924924 	.word	0x24924924
 80026e4:	00924924 	.word	0x00924924
 80026e8:	12492492 	.word	0x12492492
 80026ec:	00492492 	.word	0x00492492
 80026f0:	00249249 	.word	0x00249249

080026f4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002702:	4618      	mov	r0, r3
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr

0800270c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	f003 0320 	and.w	r3, r3, #32
 800272a:	2b00      	cmp	r3, #0
 800272c:	d03e      	beq.n	80027ac <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d039      	beq.n	80027ac <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800273c:	f003 0310 	and.w	r3, r3, #16
 8002740:	2b00      	cmp	r3, #0
 8002742:	d105      	bne.n	8002750 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002748:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800275a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800275e:	d11d      	bne.n	800279c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002764:	2b00      	cmp	r3, #0
 8002766:	d119      	bne.n	800279c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f022 0220 	bic.w	r2, r2, #32
 8002776:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002788:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d105      	bne.n	800279c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002794:	f043 0201 	orr.w	r2, r3, #1
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f000 f874 	bl	800288a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f06f 0212 	mvn.w	r2, #18
 80027aa:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d04d      	beq.n	8002852 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d048      	beq.n	8002852 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c4:	f003 0310 	and.w	r3, r3, #16
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d105      	bne.n	80027d8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80027e2:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80027e6:	d012      	beq.n	800280e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d125      	bne.n	8002842 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002800:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002804:	d11d      	bne.n	8002842 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800280a:	2b00      	cmp	r3, #0
 800280c:	d119      	bne.n	8002842 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800281c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002822:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002832:	2b00      	cmp	r3, #0
 8002834:	d105      	bne.n	8002842 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800283a:	f043 0201 	orr.w	r2, r3, #1
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f9c7 	bl	8002bd6 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f06f 020c 	mvn.w	r2, #12
 8002850:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002858:	2b00      	cmp	r3, #0
 800285a:	d012      	beq.n	8002882 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00d      	beq.n	8002882 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f812 	bl	800289c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f06f 0201 	mvn.w	r2, #1
 8002880:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002882:	bf00      	nop
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800288a:	b480      	push	{r7}
 800288c:	b083      	sub	sp, #12
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr
	...

080028b0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ba:	2300      	movs	r3, #0
 80028bc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80028be:	2300      	movs	r3, #0
 80028c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x20>
 80028cc:	2302      	movs	r3, #2
 80028ce:	e0dc      	b.n	8002a8a <HAL_ADC_ConfigChannel+0x1da>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2b06      	cmp	r3, #6
 80028de:	d81c      	bhi.n	800291a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	4613      	mov	r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	4413      	add	r3, r2
 80028f0:	3b05      	subs	r3, #5
 80028f2:	221f      	movs	r2, #31
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	4019      	ands	r1, r3
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	6818      	ldr	r0, [r3, #0]
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	4613      	mov	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4413      	add	r3, r2
 800290a:	3b05      	subs	r3, #5
 800290c:	fa00 f203 	lsl.w	r2, r0, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	635a      	str	r2, [r3, #52]	@ 0x34
 8002918:	e03c      	b.n	8002994 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b0c      	cmp	r3, #12
 8002920:	d81c      	bhi.n	800295c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	4613      	mov	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4413      	add	r3, r2
 8002932:	3b23      	subs	r3, #35	@ 0x23
 8002934:	221f      	movs	r2, #31
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	4019      	ands	r1, r3
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	6818      	ldr	r0, [r3, #0]
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	685a      	ldr	r2, [r3, #4]
 8002946:	4613      	mov	r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	4413      	add	r3, r2
 800294c:	3b23      	subs	r3, #35	@ 0x23
 800294e:	fa00 f203 	lsl.w	r2, r0, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	631a      	str	r2, [r3, #48]	@ 0x30
 800295a:	e01b      	b.n	8002994 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	4613      	mov	r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	3b41      	subs	r3, #65	@ 0x41
 800296e:	221f      	movs	r2, #31
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	43db      	mvns	r3, r3
 8002976:	4019      	ands	r1, r3
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	6818      	ldr	r0, [r3, #0]
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4413      	add	r3, r2
 8002986:	3b41      	subs	r3, #65	@ 0x41
 8002988:	fa00 f203 	lsl.w	r2, r0, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	430a      	orrs	r2, r1
 8002992:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b09      	cmp	r3, #9
 800299a:	d91c      	bls.n	80029d6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68d9      	ldr	r1, [r3, #12]
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	4613      	mov	r3, r2
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	4413      	add	r3, r2
 80029ac:	3b1e      	subs	r3, #30
 80029ae:	2207      	movs	r2, #7
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	4019      	ands	r1, r3
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	6898      	ldr	r0, [r3, #8]
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	4613      	mov	r3, r2
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	4413      	add	r3, r2
 80029c6:	3b1e      	subs	r3, #30
 80029c8:	fa00 f203 	lsl.w	r2, r0, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	430a      	orrs	r2, r1
 80029d2:	60da      	str	r2, [r3, #12]
 80029d4:	e019      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6919      	ldr	r1, [r3, #16]
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	4613      	mov	r3, r2
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	4413      	add	r3, r2
 80029e6:	2207      	movs	r2, #7
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	43db      	mvns	r3, r3
 80029ee:	4019      	ands	r1, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	6898      	ldr	r0, [r3, #8]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	4613      	mov	r3, r2
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	4413      	add	r3, r2
 80029fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2b10      	cmp	r3, #16
 8002a10:	d003      	beq.n	8002a1a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a16:	2b11      	cmp	r3, #17
 8002a18:	d132      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a1d      	ldr	r2, [pc, #116]	@ (8002a94 <HAL_ADC_ConfigChannel+0x1e4>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d125      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d126      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002a40:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2b10      	cmp	r3, #16
 8002a48:	d11a      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a4a:	4b13      	ldr	r3, [pc, #76]	@ (8002a98 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a13      	ldr	r2, [pc, #76]	@ (8002a9c <HAL_ADC_ConfigChannel+0x1ec>)
 8002a50:	fba2 2303 	umull	r2, r3, r2, r3
 8002a54:	0c9a      	lsrs	r2, r3, #18
 8002a56:	4613      	mov	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	4413      	add	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a60:	e002      	b.n	8002a68 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f9      	bne.n	8002a62 <HAL_ADC_ConfigChannel+0x1b2>
 8002a6e:	e007      	b.n	8002a80 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a74:	f043 0220 	orr.w	r2, r3, #32
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3714      	adds	r7, #20
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr
 8002a94:	40012400 	.word	0x40012400
 8002a98:	20000014 	.word	0x20000014
 8002a9c:	431bde83 	.word	0x431bde83

08002aa0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002aac:	2300      	movs	r3, #0
 8002aae:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d040      	beq.n	8002b40 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f042 0201 	orr.w	r2, r2, #1
 8002acc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ace:	4b1f      	ldr	r3, [pc, #124]	@ (8002b4c <ADC_Enable+0xac>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a1f      	ldr	r2, [pc, #124]	@ (8002b50 <ADC_Enable+0xb0>)
 8002ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad8:	0c9b      	lsrs	r3, r3, #18
 8002ada:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002adc:	e002      	b.n	8002ae4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	3b01      	subs	r3, #1
 8002ae2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f9      	bne.n	8002ade <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002aea:	f7ff fb1d 	bl	8002128 <HAL_GetTick>
 8002aee:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002af0:	e01f      	b.n	8002b32 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002af2:	f7ff fb19 	bl	8002128 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d918      	bls.n	8002b32 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d011      	beq.n	8002b32 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b12:	f043 0210 	orr.w	r2, r3, #16
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1e:	f043 0201 	orr.w	r2, r3, #1
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e007      	b.n	8002b42 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 0301 	and.w	r3, r3, #1
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d1d8      	bne.n	8002af2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	20000014 	.word	0x20000014
 8002b50:	431bde83 	.word	0x431bde83

08002b54 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d12e      	bne.n	8002bcc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 0201 	bic.w	r2, r2, #1
 8002b7c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b7e:	f7ff fad3 	bl	8002128 <HAL_GetTick>
 8002b82:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b84:	e01b      	b.n	8002bbe <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b86:	f7ff facf 	bl	8002128 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d914      	bls.n	8002bbe <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d10d      	bne.n	8002bbe <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba6:	f043 0210 	orr.w	r2, r3, #16
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb2:	f043 0201 	orr.w	r2, r3, #1
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e007      	b.n	8002bce <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d0dc      	beq.n	8002b86 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b083      	sub	sp, #12
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bc80      	pop	{r7}
 8002be6:	4770      	bx	lr

08002be8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f003 0307 	and.w	r3, r3, #7
 8002bf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8002c2c <__NVIC_SetPriorityGrouping+0x44>)
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c04:	4013      	ands	r3, r2
 8002c06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c1a:	4a04      	ldr	r2, [pc, #16]	@ (8002c2c <__NVIC_SetPriorityGrouping+0x44>)
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	60d3      	str	r3, [r2, #12]
}
 8002c20:	bf00      	nop
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	e000ed00 	.word	0xe000ed00

08002c30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c34:	4b04      	ldr	r3, [pc, #16]	@ (8002c48 <__NVIC_GetPriorityGrouping+0x18>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	0a1b      	lsrs	r3, r3, #8
 8002c3a:	f003 0307 	and.w	r3, r3, #7
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bc80      	pop	{r7}
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	e000ed00 	.word	0xe000ed00

08002c4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	db0b      	blt.n	8002c76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c5e:	79fb      	ldrb	r3, [r7, #7]
 8002c60:	f003 021f 	and.w	r2, r3, #31
 8002c64:	4906      	ldr	r1, [pc, #24]	@ (8002c80 <__NVIC_EnableIRQ+0x34>)
 8002c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6a:	095b      	lsrs	r3, r3, #5
 8002c6c:	2001      	movs	r0, #1
 8002c6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr
 8002c80:	e000e100 	.word	0xe000e100

08002c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	6039      	str	r1, [r7, #0]
 8002c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	db0a      	blt.n	8002cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	490c      	ldr	r1, [pc, #48]	@ (8002cd0 <__NVIC_SetPriority+0x4c>)
 8002c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca2:	0112      	lsls	r2, r2, #4
 8002ca4:	b2d2      	uxtb	r2, r2
 8002ca6:	440b      	add	r3, r1
 8002ca8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cac:	e00a      	b.n	8002cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	4908      	ldr	r1, [pc, #32]	@ (8002cd4 <__NVIC_SetPriority+0x50>)
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	f003 030f 	and.w	r3, r3, #15
 8002cba:	3b04      	subs	r3, #4
 8002cbc:	0112      	lsls	r2, r2, #4
 8002cbe:	b2d2      	uxtb	r2, r2
 8002cc0:	440b      	add	r3, r1
 8002cc2:	761a      	strb	r2, [r3, #24]
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bc80      	pop	{r7}
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	e000e100 	.word	0xe000e100
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b089      	sub	sp, #36	@ 0x24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f003 0307 	and.w	r3, r3, #7
 8002cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f1c3 0307 	rsb	r3, r3, #7
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	bf28      	it	cs
 8002cf6:	2304      	movcs	r3, #4
 8002cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	2b06      	cmp	r3, #6
 8002d00:	d902      	bls.n	8002d08 <NVIC_EncodePriority+0x30>
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3b03      	subs	r3, #3
 8002d06:	e000      	b.n	8002d0a <NVIC_EncodePriority+0x32>
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	43da      	mvns	r2, r3
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	401a      	ands	r2, r3
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d20:	f04f 31ff 	mov.w	r1, #4294967295
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2a:	43d9      	mvns	r1, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d30:	4313      	orrs	r3, r2
         );
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3724      	adds	r7, #36	@ 0x24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr

08002d3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d4c:	d301      	bcc.n	8002d52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e00f      	b.n	8002d72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d52:	4a0a      	ldr	r2, [pc, #40]	@ (8002d7c <SysTick_Config+0x40>)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	3b01      	subs	r3, #1
 8002d58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d5a:	210f      	movs	r1, #15
 8002d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d60:	f7ff ff90 	bl	8002c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d64:	4b05      	ldr	r3, [pc, #20]	@ (8002d7c <SysTick_Config+0x40>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d6a:	4b04      	ldr	r3, [pc, #16]	@ (8002d7c <SysTick_Config+0x40>)
 8002d6c:	2207      	movs	r2, #7
 8002d6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	e000e010 	.word	0xe000e010

08002d80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7ff ff2d 	bl	8002be8 <__NVIC_SetPriorityGrouping>
}
 8002d8e:	bf00      	nop
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b086      	sub	sp, #24
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	60b9      	str	r1, [r7, #8]
 8002da0:	607a      	str	r2, [r7, #4]
 8002da2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002da8:	f7ff ff42 	bl	8002c30 <__NVIC_GetPriorityGrouping>
 8002dac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	68b9      	ldr	r1, [r7, #8]
 8002db2:	6978      	ldr	r0, [r7, #20]
 8002db4:	f7ff ff90 	bl	8002cd8 <NVIC_EncodePriority>
 8002db8:	4602      	mov	r2, r0
 8002dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dbe:	4611      	mov	r1, r2
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7ff ff5f 	bl	8002c84 <__NVIC_SetPriority>
}
 8002dc6:	bf00      	nop
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b082      	sub	sp, #8
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff ff35 	bl	8002c4c <__NVIC_EnableIRQ>
}
 8002de2:	bf00      	nop
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b082      	sub	sp, #8
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff ffa2 	bl	8002d3c <SysTick_Config>
 8002df8:	4603      	mov	r3, r0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
	...

08002e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b08b      	sub	sp, #44	@ 0x2c
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e12:	2300      	movs	r3, #0
 8002e14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e16:	e169      	b.n	80030ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e18:	2201      	movs	r2, #1
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	69fa      	ldr	r2, [r7, #28]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e2c:	69ba      	ldr	r2, [r7, #24]
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	f040 8158 	bne.w	80030e6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	4a9a      	ldr	r2, [pc, #616]	@ (80030a4 <HAL_GPIO_Init+0x2a0>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d05e      	beq.n	8002efe <HAL_GPIO_Init+0xfa>
 8002e40:	4a98      	ldr	r2, [pc, #608]	@ (80030a4 <HAL_GPIO_Init+0x2a0>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d875      	bhi.n	8002f32 <HAL_GPIO_Init+0x12e>
 8002e46:	4a98      	ldr	r2, [pc, #608]	@ (80030a8 <HAL_GPIO_Init+0x2a4>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d058      	beq.n	8002efe <HAL_GPIO_Init+0xfa>
 8002e4c:	4a96      	ldr	r2, [pc, #600]	@ (80030a8 <HAL_GPIO_Init+0x2a4>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d86f      	bhi.n	8002f32 <HAL_GPIO_Init+0x12e>
 8002e52:	4a96      	ldr	r2, [pc, #600]	@ (80030ac <HAL_GPIO_Init+0x2a8>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d052      	beq.n	8002efe <HAL_GPIO_Init+0xfa>
 8002e58:	4a94      	ldr	r2, [pc, #592]	@ (80030ac <HAL_GPIO_Init+0x2a8>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d869      	bhi.n	8002f32 <HAL_GPIO_Init+0x12e>
 8002e5e:	4a94      	ldr	r2, [pc, #592]	@ (80030b0 <HAL_GPIO_Init+0x2ac>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d04c      	beq.n	8002efe <HAL_GPIO_Init+0xfa>
 8002e64:	4a92      	ldr	r2, [pc, #584]	@ (80030b0 <HAL_GPIO_Init+0x2ac>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d863      	bhi.n	8002f32 <HAL_GPIO_Init+0x12e>
 8002e6a:	4a92      	ldr	r2, [pc, #584]	@ (80030b4 <HAL_GPIO_Init+0x2b0>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d046      	beq.n	8002efe <HAL_GPIO_Init+0xfa>
 8002e70:	4a90      	ldr	r2, [pc, #576]	@ (80030b4 <HAL_GPIO_Init+0x2b0>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d85d      	bhi.n	8002f32 <HAL_GPIO_Init+0x12e>
 8002e76:	2b12      	cmp	r3, #18
 8002e78:	d82a      	bhi.n	8002ed0 <HAL_GPIO_Init+0xcc>
 8002e7a:	2b12      	cmp	r3, #18
 8002e7c:	d859      	bhi.n	8002f32 <HAL_GPIO_Init+0x12e>
 8002e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e84 <HAL_GPIO_Init+0x80>)
 8002e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e84:	08002eff 	.word	0x08002eff
 8002e88:	08002ed9 	.word	0x08002ed9
 8002e8c:	08002eeb 	.word	0x08002eeb
 8002e90:	08002f2d 	.word	0x08002f2d
 8002e94:	08002f33 	.word	0x08002f33
 8002e98:	08002f33 	.word	0x08002f33
 8002e9c:	08002f33 	.word	0x08002f33
 8002ea0:	08002f33 	.word	0x08002f33
 8002ea4:	08002f33 	.word	0x08002f33
 8002ea8:	08002f33 	.word	0x08002f33
 8002eac:	08002f33 	.word	0x08002f33
 8002eb0:	08002f33 	.word	0x08002f33
 8002eb4:	08002f33 	.word	0x08002f33
 8002eb8:	08002f33 	.word	0x08002f33
 8002ebc:	08002f33 	.word	0x08002f33
 8002ec0:	08002f33 	.word	0x08002f33
 8002ec4:	08002f33 	.word	0x08002f33
 8002ec8:	08002ee1 	.word	0x08002ee1
 8002ecc:	08002ef5 	.word	0x08002ef5
 8002ed0:	4a79      	ldr	r2, [pc, #484]	@ (80030b8 <HAL_GPIO_Init+0x2b4>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d013      	beq.n	8002efe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ed6:	e02c      	b.n	8002f32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	623b      	str	r3, [r7, #32]
          break;
 8002ede:	e029      	b.n	8002f34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	623b      	str	r3, [r7, #32]
          break;
 8002ee8:	e024      	b.n	8002f34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	3308      	adds	r3, #8
 8002ef0:	623b      	str	r3, [r7, #32]
          break;
 8002ef2:	e01f      	b.n	8002f34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	330c      	adds	r3, #12
 8002efa:	623b      	str	r3, [r7, #32]
          break;
 8002efc:	e01a      	b.n	8002f34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d102      	bne.n	8002f0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f06:	2304      	movs	r3, #4
 8002f08:	623b      	str	r3, [r7, #32]
          break;
 8002f0a:	e013      	b.n	8002f34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d105      	bne.n	8002f20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f14:	2308      	movs	r3, #8
 8002f16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	69fa      	ldr	r2, [r7, #28]
 8002f1c:	611a      	str	r2, [r3, #16]
          break;
 8002f1e:	e009      	b.n	8002f34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f20:	2308      	movs	r3, #8
 8002f22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69fa      	ldr	r2, [r7, #28]
 8002f28:	615a      	str	r2, [r3, #20]
          break;
 8002f2a:	e003      	b.n	8002f34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	623b      	str	r3, [r7, #32]
          break;
 8002f30:	e000      	b.n	8002f34 <HAL_GPIO_Init+0x130>
          break;
 8002f32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	2bff      	cmp	r3, #255	@ 0xff
 8002f38:	d801      	bhi.n	8002f3e <HAL_GPIO_Init+0x13a>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	e001      	b.n	8002f42 <HAL_GPIO_Init+0x13e>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	3304      	adds	r3, #4
 8002f42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	2bff      	cmp	r3, #255	@ 0xff
 8002f48:	d802      	bhi.n	8002f50 <HAL_GPIO_Init+0x14c>
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	e002      	b.n	8002f56 <HAL_GPIO_Init+0x152>
 8002f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f52:	3b08      	subs	r3, #8
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	210f      	movs	r1, #15
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	fa01 f303 	lsl.w	r3, r1, r3
 8002f64:	43db      	mvns	r3, r3
 8002f66:	401a      	ands	r2, r3
 8002f68:	6a39      	ldr	r1, [r7, #32]
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f70:	431a      	orrs	r2, r3
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f000 80b1 	beq.w	80030e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f84:	4b4d      	ldr	r3, [pc, #308]	@ (80030bc <HAL_GPIO_Init+0x2b8>)
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	4a4c      	ldr	r2, [pc, #304]	@ (80030bc <HAL_GPIO_Init+0x2b8>)
 8002f8a:	f043 0301 	orr.w	r3, r3, #1
 8002f8e:	6193      	str	r3, [r2, #24]
 8002f90:	4b4a      	ldr	r3, [pc, #296]	@ (80030bc <HAL_GPIO_Init+0x2b8>)
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	f003 0301 	and.w	r3, r3, #1
 8002f98:	60bb      	str	r3, [r7, #8]
 8002f9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f9c:	4a48      	ldr	r2, [pc, #288]	@ (80030c0 <HAL_GPIO_Init+0x2bc>)
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa0:	089b      	lsrs	r3, r3, #2
 8002fa2:	3302      	adds	r3, #2
 8002fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fac:	f003 0303 	and.w	r3, r3, #3
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	220f      	movs	r2, #15
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a40      	ldr	r2, [pc, #256]	@ (80030c4 <HAL_GPIO_Init+0x2c0>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d013      	beq.n	8002ff0 <HAL_GPIO_Init+0x1ec>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a3f      	ldr	r2, [pc, #252]	@ (80030c8 <HAL_GPIO_Init+0x2c4>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d00d      	beq.n	8002fec <HAL_GPIO_Init+0x1e8>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a3e      	ldr	r2, [pc, #248]	@ (80030cc <HAL_GPIO_Init+0x2c8>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d007      	beq.n	8002fe8 <HAL_GPIO_Init+0x1e4>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a3d      	ldr	r2, [pc, #244]	@ (80030d0 <HAL_GPIO_Init+0x2cc>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d101      	bne.n	8002fe4 <HAL_GPIO_Init+0x1e0>
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e006      	b.n	8002ff2 <HAL_GPIO_Init+0x1ee>
 8002fe4:	2304      	movs	r3, #4
 8002fe6:	e004      	b.n	8002ff2 <HAL_GPIO_Init+0x1ee>
 8002fe8:	2302      	movs	r3, #2
 8002fea:	e002      	b.n	8002ff2 <HAL_GPIO_Init+0x1ee>
 8002fec:	2301      	movs	r3, #1
 8002fee:	e000      	b.n	8002ff2 <HAL_GPIO_Init+0x1ee>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ff4:	f002 0203 	and.w	r2, r2, #3
 8002ff8:	0092      	lsls	r2, r2, #2
 8002ffa:	4093      	lsls	r3, r2
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003002:	492f      	ldr	r1, [pc, #188]	@ (80030c0 <HAL_GPIO_Init+0x2bc>)
 8003004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003006:	089b      	lsrs	r3, r3, #2
 8003008:	3302      	adds	r3, #2
 800300a:	68fa      	ldr	r2, [r7, #12]
 800300c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d006      	beq.n	800302a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800301c:	4b2d      	ldr	r3, [pc, #180]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	492c      	ldr	r1, [pc, #176]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	4313      	orrs	r3, r2
 8003026:	608b      	str	r3, [r1, #8]
 8003028:	e006      	b.n	8003038 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800302a:	4b2a      	ldr	r3, [pc, #168]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	43db      	mvns	r3, r3
 8003032:	4928      	ldr	r1, [pc, #160]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 8003034:	4013      	ands	r3, r2
 8003036:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d006      	beq.n	8003052 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003044:	4b23      	ldr	r3, [pc, #140]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 8003046:	68da      	ldr	r2, [r3, #12]
 8003048:	4922      	ldr	r1, [pc, #136]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	4313      	orrs	r3, r2
 800304e:	60cb      	str	r3, [r1, #12]
 8003050:	e006      	b.n	8003060 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003052:	4b20      	ldr	r3, [pc, #128]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 8003054:	68da      	ldr	r2, [r3, #12]
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	43db      	mvns	r3, r3
 800305a:	491e      	ldr	r1, [pc, #120]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 800305c:	4013      	ands	r3, r2
 800305e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d006      	beq.n	800307a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800306c:	4b19      	ldr	r3, [pc, #100]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	4918      	ldr	r1, [pc, #96]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	4313      	orrs	r3, r2
 8003076:	604b      	str	r3, [r1, #4]
 8003078:	e006      	b.n	8003088 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800307a:	4b16      	ldr	r3, [pc, #88]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	43db      	mvns	r3, r3
 8003082:	4914      	ldr	r1, [pc, #80]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 8003084:	4013      	ands	r3, r2
 8003086:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d021      	beq.n	80030d8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003094:	4b0f      	ldr	r3, [pc, #60]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	490e      	ldr	r1, [pc, #56]	@ (80030d4 <HAL_GPIO_Init+0x2d0>)
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	4313      	orrs	r3, r2
 800309e:	600b      	str	r3, [r1, #0]
 80030a0:	e021      	b.n	80030e6 <HAL_GPIO_Init+0x2e2>
 80030a2:	bf00      	nop
 80030a4:	10320000 	.word	0x10320000
 80030a8:	10310000 	.word	0x10310000
 80030ac:	10220000 	.word	0x10220000
 80030b0:	10210000 	.word	0x10210000
 80030b4:	10120000 	.word	0x10120000
 80030b8:	10110000 	.word	0x10110000
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40010000 	.word	0x40010000
 80030c4:	40010800 	.word	0x40010800
 80030c8:	40010c00 	.word	0x40010c00
 80030cc:	40011000 	.word	0x40011000
 80030d0:	40011400 	.word	0x40011400
 80030d4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003108 <HAL_GPIO_Init+0x304>)
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	43db      	mvns	r3, r3
 80030e0:	4909      	ldr	r1, [pc, #36]	@ (8003108 <HAL_GPIO_Init+0x304>)
 80030e2:	4013      	ands	r3, r2
 80030e4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80030e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e8:	3301      	adds	r3, #1
 80030ea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f2:	fa22 f303 	lsr.w	r3, r2, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f47f ae8e 	bne.w	8002e18 <HAL_GPIO_Init+0x14>
  }
}
 80030fc:	bf00      	nop
 80030fe:	bf00      	nop
 8003100:	372c      	adds	r7, #44	@ 0x2c
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr
 8003108:	40010400 	.word	0x40010400

0800310c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	460b      	mov	r3, r1
 8003116:	807b      	strh	r3, [r7, #2]
 8003118:	4613      	mov	r3, r2
 800311a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800311c:	787b      	ldrb	r3, [r7, #1]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d003      	beq.n	800312a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003122:	887a      	ldrh	r2, [r7, #2]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003128:	e003      	b.n	8003132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800312a:	887b      	ldrh	r3, [r7, #2]
 800312c:	041a      	lsls	r2, r3, #16
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	611a      	str	r2, [r3, #16]
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr

0800313c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	460b      	mov	r3, r1
 8003146:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800314e:	887a      	ldrh	r2, [r7, #2]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4013      	ands	r3, r2
 8003154:	041a      	lsls	r2, r3, #16
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	43d9      	mvns	r1, r3
 800315a:	887b      	ldrh	r3, [r7, #2]
 800315c:	400b      	ands	r3, r1
 800315e:	431a      	orrs	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	611a      	str	r2, [r3, #16]
}
 8003164:	bf00      	nop
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
	...

08003170 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	4603      	mov	r3, r0
 8003178:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800317a:	4b08      	ldr	r3, [pc, #32]	@ (800319c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800317c:	695a      	ldr	r2, [r3, #20]
 800317e:	88fb      	ldrh	r3, [r7, #6]
 8003180:	4013      	ands	r3, r2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d006      	beq.n	8003194 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003186:	4a05      	ldr	r2, [pc, #20]	@ (800319c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003188:	88fb      	ldrh	r3, [r7, #6]
 800318a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800318c:	88fb      	ldrh	r3, [r7, #6]
 800318e:	4618      	mov	r0, r3
 8003190:	f7fe fac0 	bl	8001714 <HAL_GPIO_EXTI_Callback>
  }
}
 8003194:	bf00      	nop
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40010400 	.word	0x40010400

080031a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e272      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 8087 	beq.w	80032ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031c0:	4b92      	ldr	r3, [pc, #584]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f003 030c 	and.w	r3, r3, #12
 80031c8:	2b04      	cmp	r3, #4
 80031ca:	d00c      	beq.n	80031e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031cc:	4b8f      	ldr	r3, [pc, #572]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f003 030c 	and.w	r3, r3, #12
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d112      	bne.n	80031fe <HAL_RCC_OscConfig+0x5e>
 80031d8:	4b8c      	ldr	r3, [pc, #560]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031e4:	d10b      	bne.n	80031fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e6:	4b89      	ldr	r3, [pc, #548]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d06c      	beq.n	80032cc <HAL_RCC_OscConfig+0x12c>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d168      	bne.n	80032cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e24c      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003206:	d106      	bne.n	8003216 <HAL_RCC_OscConfig+0x76>
 8003208:	4b80      	ldr	r3, [pc, #512]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a7f      	ldr	r2, [pc, #508]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 800320e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003212:	6013      	str	r3, [r2, #0]
 8003214:	e02e      	b.n	8003274 <HAL_RCC_OscConfig+0xd4>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10c      	bne.n	8003238 <HAL_RCC_OscConfig+0x98>
 800321e:	4b7b      	ldr	r3, [pc, #492]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a7a      	ldr	r2, [pc, #488]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003224:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	4b78      	ldr	r3, [pc, #480]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a77      	ldr	r2, [pc, #476]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003230:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	e01d      	b.n	8003274 <HAL_RCC_OscConfig+0xd4>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003240:	d10c      	bne.n	800325c <HAL_RCC_OscConfig+0xbc>
 8003242:	4b72      	ldr	r3, [pc, #456]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a71      	ldr	r2, [pc, #452]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003248:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800324c:	6013      	str	r3, [r2, #0]
 800324e:	4b6f      	ldr	r3, [pc, #444]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a6e      	ldr	r2, [pc, #440]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	e00b      	b.n	8003274 <HAL_RCC_OscConfig+0xd4>
 800325c:	4b6b      	ldr	r3, [pc, #428]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a6a      	ldr	r2, [pc, #424]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003262:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003266:	6013      	str	r3, [r2, #0]
 8003268:	4b68      	ldr	r3, [pc, #416]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a67      	ldr	r2, [pc, #412]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 800326e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003272:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d013      	beq.n	80032a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800327c:	f7fe ff54 	bl	8002128 <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003284:	f7fe ff50 	bl	8002128 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b64      	cmp	r3, #100	@ 0x64
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e200      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003296:	4b5d      	ldr	r3, [pc, #372]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d0f0      	beq.n	8003284 <HAL_RCC_OscConfig+0xe4>
 80032a2:	e014      	b.n	80032ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a4:	f7fe ff40 	bl	8002128 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032ac:	f7fe ff3c 	bl	8002128 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b64      	cmp	r3, #100	@ 0x64
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e1ec      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032be:	4b53      	ldr	r3, [pc, #332]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_RCC_OscConfig+0x10c>
 80032ca:	e000      	b.n	80032ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d063      	beq.n	80033a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032da:	4b4c      	ldr	r3, [pc, #304]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f003 030c 	and.w	r3, r3, #12
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00b      	beq.n	80032fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80032e6:	4b49      	ldr	r3, [pc, #292]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	2b08      	cmp	r3, #8
 80032f0:	d11c      	bne.n	800332c <HAL_RCC_OscConfig+0x18c>
 80032f2:	4b46      	ldr	r3, [pc, #280]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d116      	bne.n	800332c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032fe:	4b43      	ldr	r3, [pc, #268]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d005      	beq.n	8003316 <HAL_RCC_OscConfig+0x176>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d001      	beq.n	8003316 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e1c0      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003316:	4b3d      	ldr	r3, [pc, #244]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	4939      	ldr	r1, [pc, #228]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003326:	4313      	orrs	r3, r2
 8003328:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800332a:	e03a      	b.n	80033a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d020      	beq.n	8003376 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003334:	4b36      	ldr	r3, [pc, #216]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003336:	2201      	movs	r2, #1
 8003338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333a:	f7fe fef5 	bl	8002128 <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003340:	e008      	b.n	8003354 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003342:	f7fe fef1 	bl	8002128 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e1a1      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003354:	4b2d      	ldr	r3, [pc, #180]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d0f0      	beq.n	8003342 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003360:	4b2a      	ldr	r3, [pc, #168]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	695b      	ldr	r3, [r3, #20]
 800336c:	00db      	lsls	r3, r3, #3
 800336e:	4927      	ldr	r1, [pc, #156]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003370:	4313      	orrs	r3, r2
 8003372:	600b      	str	r3, [r1, #0]
 8003374:	e015      	b.n	80033a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003376:	4b26      	ldr	r3, [pc, #152]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800337c:	f7fe fed4 	bl	8002128 <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003384:	f7fe fed0 	bl	8002128 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e180      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003396:	4b1d      	ldr	r3, [pc, #116]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1f0      	bne.n	8003384 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0308 	and.w	r3, r3, #8
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d03a      	beq.n	8003424 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d019      	beq.n	80033ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033b6:	4b17      	ldr	r3, [pc, #92]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80033b8:	2201      	movs	r2, #1
 80033ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033bc:	f7fe feb4 	bl	8002128 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033c4:	f7fe feb0 	bl	8002128 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e160      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033d6:	4b0d      	ldr	r3, [pc, #52]	@ (800340c <HAL_RCC_OscConfig+0x26c>)
 80033d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d0f0      	beq.n	80033c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80033e2:	2001      	movs	r0, #1
 80033e4:	f000 face 	bl	8003984 <RCC_Delay>
 80033e8:	e01c      	b.n	8003424 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033f0:	f7fe fe9a 	bl	8002128 <HAL_GetTick>
 80033f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033f6:	e00f      	b.n	8003418 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033f8:	f7fe fe96 	bl	8002128 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d908      	bls.n	8003418 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e146      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
 800340a:	bf00      	nop
 800340c:	40021000 	.word	0x40021000
 8003410:	42420000 	.word	0x42420000
 8003414:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003418:	4b92      	ldr	r3, [pc, #584]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 800341a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1e9      	bne.n	80033f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 80a6 	beq.w	800357e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003432:	2300      	movs	r3, #0
 8003434:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003436:	4b8b      	ldr	r3, [pc, #556]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10d      	bne.n	800345e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003442:	4b88      	ldr	r3, [pc, #544]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003444:	69db      	ldr	r3, [r3, #28]
 8003446:	4a87      	ldr	r2, [pc, #540]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003448:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800344c:	61d3      	str	r3, [r2, #28]
 800344e:	4b85      	ldr	r3, [pc, #532]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003456:	60bb      	str	r3, [r7, #8]
 8003458:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800345a:	2301      	movs	r3, #1
 800345c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800345e:	4b82      	ldr	r3, [pc, #520]	@ (8003668 <HAL_RCC_OscConfig+0x4c8>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003466:	2b00      	cmp	r3, #0
 8003468:	d118      	bne.n	800349c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800346a:	4b7f      	ldr	r3, [pc, #508]	@ (8003668 <HAL_RCC_OscConfig+0x4c8>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a7e      	ldr	r2, [pc, #504]	@ (8003668 <HAL_RCC_OscConfig+0x4c8>)
 8003470:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003474:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003476:	f7fe fe57 	bl	8002128 <HAL_GetTick>
 800347a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800347c:	e008      	b.n	8003490 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800347e:	f7fe fe53 	bl	8002128 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b64      	cmp	r3, #100	@ 0x64
 800348a:	d901      	bls.n	8003490 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e103      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003490:	4b75      	ldr	r3, [pc, #468]	@ (8003668 <HAL_RCC_OscConfig+0x4c8>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0f0      	beq.n	800347e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d106      	bne.n	80034b2 <HAL_RCC_OscConfig+0x312>
 80034a4:	4b6f      	ldr	r3, [pc, #444]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	4a6e      	ldr	r2, [pc, #440]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034aa:	f043 0301 	orr.w	r3, r3, #1
 80034ae:	6213      	str	r3, [r2, #32]
 80034b0:	e02d      	b.n	800350e <HAL_RCC_OscConfig+0x36e>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCC_OscConfig+0x334>
 80034ba:	4b6a      	ldr	r3, [pc, #424]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	4a69      	ldr	r2, [pc, #420]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034c0:	f023 0301 	bic.w	r3, r3, #1
 80034c4:	6213      	str	r3, [r2, #32]
 80034c6:	4b67      	ldr	r3, [pc, #412]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	4a66      	ldr	r2, [pc, #408]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034cc:	f023 0304 	bic.w	r3, r3, #4
 80034d0:	6213      	str	r3, [r2, #32]
 80034d2:	e01c      	b.n	800350e <HAL_RCC_OscConfig+0x36e>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	2b05      	cmp	r3, #5
 80034da:	d10c      	bne.n	80034f6 <HAL_RCC_OscConfig+0x356>
 80034dc:	4b61      	ldr	r3, [pc, #388]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	4a60      	ldr	r2, [pc, #384]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034e2:	f043 0304 	orr.w	r3, r3, #4
 80034e6:	6213      	str	r3, [r2, #32]
 80034e8:	4b5e      	ldr	r3, [pc, #376]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	4a5d      	ldr	r2, [pc, #372]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034ee:	f043 0301 	orr.w	r3, r3, #1
 80034f2:	6213      	str	r3, [r2, #32]
 80034f4:	e00b      	b.n	800350e <HAL_RCC_OscConfig+0x36e>
 80034f6:	4b5b      	ldr	r3, [pc, #364]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	4a5a      	ldr	r2, [pc, #360]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80034fc:	f023 0301 	bic.w	r3, r3, #1
 8003500:	6213      	str	r3, [r2, #32]
 8003502:	4b58      	ldr	r3, [pc, #352]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	4a57      	ldr	r2, [pc, #348]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003508:	f023 0304 	bic.w	r3, r3, #4
 800350c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d015      	beq.n	8003542 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003516:	f7fe fe07 	bl	8002128 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800351c:	e00a      	b.n	8003534 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351e:	f7fe fe03 	bl	8002128 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	f241 3288 	movw	r2, #5000	@ 0x1388
 800352c:	4293      	cmp	r3, r2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e0b1      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003534:	4b4b      	ldr	r3, [pc, #300]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0ee      	beq.n	800351e <HAL_RCC_OscConfig+0x37e>
 8003540:	e014      	b.n	800356c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003542:	f7fe fdf1 	bl	8002128 <HAL_GetTick>
 8003546:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003548:	e00a      	b.n	8003560 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800354a:	f7fe fded 	bl	8002128 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003558:	4293      	cmp	r3, r2
 800355a:	d901      	bls.n	8003560 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	e09b      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003560:	4b40      	ldr	r3, [pc, #256]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003562:	6a1b      	ldr	r3, [r3, #32]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1ee      	bne.n	800354a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800356c:	7dfb      	ldrb	r3, [r7, #23]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d105      	bne.n	800357e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003572:	4b3c      	ldr	r3, [pc, #240]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003574:	69db      	ldr	r3, [r3, #28]
 8003576:	4a3b      	ldr	r2, [pc, #236]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 8003578:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800357c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 8087 	beq.w	8003696 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003588:	4b36      	ldr	r3, [pc, #216]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 030c 	and.w	r3, r3, #12
 8003590:	2b08      	cmp	r3, #8
 8003592:	d061      	beq.n	8003658 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	69db      	ldr	r3, [r3, #28]
 8003598:	2b02      	cmp	r3, #2
 800359a:	d146      	bne.n	800362a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800359c:	4b33      	ldr	r3, [pc, #204]	@ (800366c <HAL_RCC_OscConfig+0x4cc>)
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a2:	f7fe fdc1 	bl	8002128 <HAL_GetTick>
 80035a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035a8:	e008      	b.n	80035bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035aa:	f7fe fdbd 	bl	8002128 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d901      	bls.n	80035bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e06d      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035bc:	4b29      	ldr	r3, [pc, #164]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1f0      	bne.n	80035aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
 80035cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035d0:	d108      	bne.n	80035e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80035d2:	4b24      	ldr	r3, [pc, #144]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	4921      	ldr	r1, [pc, #132]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a19      	ldr	r1, [r3, #32]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f4:	430b      	orrs	r3, r1
 80035f6:	491b      	ldr	r1, [pc, #108]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035fc:	4b1b      	ldr	r3, [pc, #108]	@ (800366c <HAL_RCC_OscConfig+0x4cc>)
 80035fe:	2201      	movs	r2, #1
 8003600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003602:	f7fe fd91 	bl	8002128 <HAL_GetTick>
 8003606:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800360a:	f7fe fd8d 	bl	8002128 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e03d      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800361c:	4b11      	ldr	r3, [pc, #68]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d0f0      	beq.n	800360a <HAL_RCC_OscConfig+0x46a>
 8003628:	e035      	b.n	8003696 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800362a:	4b10      	ldr	r3, [pc, #64]	@ (800366c <HAL_RCC_OscConfig+0x4cc>)
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003630:	f7fe fd7a 	bl	8002128 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003638:	f7fe fd76 	bl	8002128 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e026      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800364a:	4b06      	ldr	r3, [pc, #24]	@ (8003664 <HAL_RCC_OscConfig+0x4c4>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1f0      	bne.n	8003638 <HAL_RCC_OscConfig+0x498>
 8003656:	e01e      	b.n	8003696 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	69db      	ldr	r3, [r3, #28]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d107      	bne.n	8003670 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e019      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
 8003664:	40021000 	.word	0x40021000
 8003668:	40007000 	.word	0x40007000
 800366c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003670:	4b0b      	ldr	r3, [pc, #44]	@ (80036a0 <HAL_RCC_OscConfig+0x500>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	429a      	cmp	r2, r3
 8003682:	d106      	bne.n	8003692 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368e:	429a      	cmp	r2, r3
 8003690:	d001      	beq.n	8003696 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e000      	b.n	8003698 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3718      	adds	r7, #24
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021000 	.word	0x40021000

080036a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e0d0      	b.n	800385a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003864 <HAL_RCC_ClockConfig+0x1c0>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0307 	and.w	r3, r3, #7
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d910      	bls.n	80036e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c6:	4b67      	ldr	r3, [pc, #412]	@ (8003864 <HAL_RCC_ClockConfig+0x1c0>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f023 0207 	bic.w	r2, r3, #7
 80036ce:	4965      	ldr	r1, [pc, #404]	@ (8003864 <HAL_RCC_ClockConfig+0x1c0>)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d6:	4b63      	ldr	r3, [pc, #396]	@ (8003864 <HAL_RCC_ClockConfig+0x1c0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0307 	and.w	r3, r3, #7
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d001      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e0b8      	b.n	800385a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d020      	beq.n	8003736 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d005      	beq.n	800370c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003700:	4b59      	ldr	r3, [pc, #356]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	4a58      	ldr	r2, [pc, #352]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003706:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800370a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0308 	and.w	r3, r3, #8
 8003714:	2b00      	cmp	r3, #0
 8003716:	d005      	beq.n	8003724 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003718:	4b53      	ldr	r3, [pc, #332]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	4a52      	ldr	r2, [pc, #328]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 800371e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003722:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003724:	4b50      	ldr	r3, [pc, #320]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	494d      	ldr	r1, [pc, #308]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003732:	4313      	orrs	r3, r2
 8003734:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b00      	cmp	r3, #0
 8003740:	d040      	beq.n	80037c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d107      	bne.n	800375a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800374a:	4b47      	ldr	r3, [pc, #284]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d115      	bne.n	8003782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e07f      	b.n	800385a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	2b02      	cmp	r3, #2
 8003760:	d107      	bne.n	8003772 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003762:	4b41      	ldr	r3, [pc, #260]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d109      	bne.n	8003782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e073      	b.n	800385a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003772:	4b3d      	ldr	r3, [pc, #244]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e06b      	b.n	800385a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003782:	4b39      	ldr	r3, [pc, #228]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f023 0203 	bic.w	r2, r3, #3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	4936      	ldr	r1, [pc, #216]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003790:	4313      	orrs	r3, r2
 8003792:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003794:	f7fe fcc8 	bl	8002128 <HAL_GetTick>
 8003798:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800379a:	e00a      	b.n	80037b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800379c:	f7fe fcc4 	bl	8002128 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e053      	b.n	800385a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037b2:	4b2d      	ldr	r3, [pc, #180]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f003 020c 	and.w	r2, r3, #12
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d1eb      	bne.n	800379c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037c4:	4b27      	ldr	r3, [pc, #156]	@ (8003864 <HAL_RCC_ClockConfig+0x1c0>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0307 	and.w	r3, r3, #7
 80037cc:	683a      	ldr	r2, [r7, #0]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d210      	bcs.n	80037f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037d2:	4b24      	ldr	r3, [pc, #144]	@ (8003864 <HAL_RCC_ClockConfig+0x1c0>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f023 0207 	bic.w	r2, r3, #7
 80037da:	4922      	ldr	r1, [pc, #136]	@ (8003864 <HAL_RCC_ClockConfig+0x1c0>)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	4313      	orrs	r3, r2
 80037e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e2:	4b20      	ldr	r3, [pc, #128]	@ (8003864 <HAL_RCC_ClockConfig+0x1c0>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0307 	and.w	r3, r3, #7
 80037ea:	683a      	ldr	r2, [r7, #0]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d001      	beq.n	80037f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e032      	b.n	800385a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d008      	beq.n	8003812 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003800:	4b19      	ldr	r3, [pc, #100]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	4916      	ldr	r1, [pc, #88]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 800380e:	4313      	orrs	r3, r2
 8003810:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0308 	and.w	r3, r3, #8
 800381a:	2b00      	cmp	r3, #0
 800381c:	d009      	beq.n	8003832 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800381e:	4b12      	ldr	r3, [pc, #72]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	00db      	lsls	r3, r3, #3
 800382c:	490e      	ldr	r1, [pc, #56]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 800382e:	4313      	orrs	r3, r2
 8003830:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003832:	f000 f821 	bl	8003878 <HAL_RCC_GetSysClockFreq>
 8003836:	4602      	mov	r2, r0
 8003838:	4b0b      	ldr	r3, [pc, #44]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	091b      	lsrs	r3, r3, #4
 800383e:	f003 030f 	and.w	r3, r3, #15
 8003842:	490a      	ldr	r1, [pc, #40]	@ (800386c <HAL_RCC_ClockConfig+0x1c8>)
 8003844:	5ccb      	ldrb	r3, [r1, r3]
 8003846:	fa22 f303 	lsr.w	r3, r2, r3
 800384a:	4a09      	ldr	r2, [pc, #36]	@ (8003870 <HAL_RCC_ClockConfig+0x1cc>)
 800384c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800384e:	4b09      	ldr	r3, [pc, #36]	@ (8003874 <HAL_RCC_ClockConfig+0x1d0>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f7fe fc26 	bl	80020a4 <HAL_InitTick>

  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3710      	adds	r7, #16
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	40022000 	.word	0x40022000
 8003868:	40021000 	.word	0x40021000
 800386c:	08006450 	.word	0x08006450
 8003870:	20000014 	.word	0x20000014
 8003874:	20000018 	.word	0x20000018

08003878 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003878:	b480      	push	{r7}
 800387a:	b087      	sub	sp, #28
 800387c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800387e:	2300      	movs	r3, #0
 8003880:	60fb      	str	r3, [r7, #12]
 8003882:	2300      	movs	r3, #0
 8003884:	60bb      	str	r3, [r7, #8]
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	2300      	movs	r3, #0
 800388c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800388e:	2300      	movs	r3, #0
 8003890:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003892:	4b1e      	ldr	r3, [pc, #120]	@ (800390c <HAL_RCC_GetSysClockFreq+0x94>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f003 030c 	and.w	r3, r3, #12
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d002      	beq.n	80038a8 <HAL_RCC_GetSysClockFreq+0x30>
 80038a2:	2b08      	cmp	r3, #8
 80038a4:	d003      	beq.n	80038ae <HAL_RCC_GetSysClockFreq+0x36>
 80038a6:	e027      	b.n	80038f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038a8:	4b19      	ldr	r3, [pc, #100]	@ (8003910 <HAL_RCC_GetSysClockFreq+0x98>)
 80038aa:	613b      	str	r3, [r7, #16]
      break;
 80038ac:	e027      	b.n	80038fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	0c9b      	lsrs	r3, r3, #18
 80038b2:	f003 030f 	and.w	r3, r3, #15
 80038b6:	4a17      	ldr	r2, [pc, #92]	@ (8003914 <HAL_RCC_GetSysClockFreq+0x9c>)
 80038b8:	5cd3      	ldrb	r3, [r2, r3]
 80038ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d010      	beq.n	80038e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038c6:	4b11      	ldr	r3, [pc, #68]	@ (800390c <HAL_RCC_GetSysClockFreq+0x94>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	0c5b      	lsrs	r3, r3, #17
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	4a11      	ldr	r2, [pc, #68]	@ (8003918 <HAL_RCC_GetSysClockFreq+0xa0>)
 80038d2:	5cd3      	ldrb	r3, [r2, r3]
 80038d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003910 <HAL_RCC_GetSysClockFreq+0x98>)
 80038da:	fb03 f202 	mul.w	r2, r3, r2
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	e004      	b.n	80038f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a0c      	ldr	r2, [pc, #48]	@ (800391c <HAL_RCC_GetSysClockFreq+0xa4>)
 80038ec:	fb02 f303 	mul.w	r3, r2, r3
 80038f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	613b      	str	r3, [r7, #16]
      break;
 80038f6:	e002      	b.n	80038fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038f8:	4b05      	ldr	r3, [pc, #20]	@ (8003910 <HAL_RCC_GetSysClockFreq+0x98>)
 80038fa:	613b      	str	r3, [r7, #16]
      break;
 80038fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038fe:	693b      	ldr	r3, [r7, #16]
}
 8003900:	4618      	mov	r0, r3
 8003902:	371c      	adds	r7, #28
 8003904:	46bd      	mov	sp, r7
 8003906:	bc80      	pop	{r7}
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	40021000 	.word	0x40021000
 8003910:	007a1200 	.word	0x007a1200
 8003914:	08006468 	.word	0x08006468
 8003918:	08006478 	.word	0x08006478
 800391c:	003d0900 	.word	0x003d0900

08003920 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003924:	4b02      	ldr	r3, [pc, #8]	@ (8003930 <HAL_RCC_GetHCLKFreq+0x10>)
 8003926:	681b      	ldr	r3, [r3, #0]
}
 8003928:	4618      	mov	r0, r3
 800392a:	46bd      	mov	sp, r7
 800392c:	bc80      	pop	{r7}
 800392e:	4770      	bx	lr
 8003930:	20000014 	.word	0x20000014

08003934 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003938:	f7ff fff2 	bl	8003920 <HAL_RCC_GetHCLKFreq>
 800393c:	4602      	mov	r2, r0
 800393e:	4b05      	ldr	r3, [pc, #20]	@ (8003954 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	0a1b      	lsrs	r3, r3, #8
 8003944:	f003 0307 	and.w	r3, r3, #7
 8003948:	4903      	ldr	r1, [pc, #12]	@ (8003958 <HAL_RCC_GetPCLK1Freq+0x24>)
 800394a:	5ccb      	ldrb	r3, [r1, r3]
 800394c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003950:	4618      	mov	r0, r3
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40021000 	.word	0x40021000
 8003958:	08006460 	.word	0x08006460

0800395c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003960:	f7ff ffde 	bl	8003920 <HAL_RCC_GetHCLKFreq>
 8003964:	4602      	mov	r2, r0
 8003966:	4b05      	ldr	r3, [pc, #20]	@ (800397c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	0adb      	lsrs	r3, r3, #11
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	4903      	ldr	r1, [pc, #12]	@ (8003980 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003972:	5ccb      	ldrb	r3, [r1, r3]
 8003974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003978:	4618      	mov	r0, r3
 800397a:	bd80      	pop	{r7, pc}
 800397c:	40021000 	.word	0x40021000
 8003980:	08006460 	.word	0x08006460

08003984 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800398c:	4b0a      	ldr	r3, [pc, #40]	@ (80039b8 <RCC_Delay+0x34>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a0a      	ldr	r2, [pc, #40]	@ (80039bc <RCC_Delay+0x38>)
 8003992:	fba2 2303 	umull	r2, r3, r2, r3
 8003996:	0a5b      	lsrs	r3, r3, #9
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	fb02 f303 	mul.w	r3, r2, r3
 800399e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80039a0:	bf00      	nop
  }
  while (Delay --);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	1e5a      	subs	r2, r3, #1
 80039a6:	60fa      	str	r2, [r7, #12]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1f9      	bne.n	80039a0 <RCC_Delay+0x1c>
}
 80039ac:	bf00      	nop
 80039ae:	bf00      	nop
 80039b0:	3714      	adds	r7, #20
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bc80      	pop	{r7}
 80039b6:	4770      	bx	lr
 80039b8:	20000014 	.word	0x20000014
 80039bc:	10624dd3 	.word	0x10624dd3

080039c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	613b      	str	r3, [r7, #16]
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d07d      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80039dc:	2300      	movs	r3, #0
 80039de:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039e0:	4b4f      	ldr	r3, [pc, #316]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e2:	69db      	ldr	r3, [r3, #28]
 80039e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10d      	bne.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ec:	4b4c      	ldr	r3, [pc, #304]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ee:	69db      	ldr	r3, [r3, #28]
 80039f0:	4a4b      	ldr	r2, [pc, #300]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039f6:	61d3      	str	r3, [r2, #28]
 80039f8:	4b49      	ldr	r3, [pc, #292]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a00:	60bb      	str	r3, [r7, #8]
 8003a02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a04:	2301      	movs	r3, #1
 8003a06:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a08:	4b46      	ldr	r3, [pc, #280]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d118      	bne.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a14:	4b43      	ldr	r3, [pc, #268]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a42      	ldr	r2, [pc, #264]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a20:	f7fe fb82 	bl	8002128 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a26:	e008      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a28:	f7fe fb7e 	bl	8002128 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b64      	cmp	r3, #100	@ 0x64
 8003a34:	d901      	bls.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e06d      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a3a:	4b3a      	ldr	r3, [pc, #232]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d0f0      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a46:	4b36      	ldr	r3, [pc, #216]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a4e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d02e      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d027      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a64:	4b2e      	ldr	r3, [pc, #184]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a6e:	4b2e      	ldr	r3, [pc, #184]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a70:	2201      	movs	r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a74:	4b2c      	ldr	r3, [pc, #176]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a7a:	4a29      	ldr	r2, [pc, #164]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d014      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8a:	f7fe fb4d 	bl	8002128 <HAL_GetTick>
 8003a8e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a90:	e00a      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a92:	f7fe fb49 	bl	8002128 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e036      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	f003 0302 	and.w	r3, r3, #2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d0ee      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	4917      	ldr	r1, [pc, #92]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ac6:	7dfb      	ldrb	r3, [r7, #23]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d105      	bne.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003acc:	4b14      	ldr	r3, [pc, #80]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	4a13      	ldr	r2, [pc, #76]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ad6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d008      	beq.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	490b      	ldr	r1, [pc, #44]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0310 	and.w	r3, r3, #16
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d008      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b02:	4b07      	ldr	r3, [pc, #28]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	4904      	ldr	r1, [pc, #16]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3718      	adds	r7, #24
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	40021000 	.word	0x40021000
 8003b24:	40007000 	.word	0x40007000
 8003b28:	42420440 	.word	0x42420440

08003b2c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b088      	sub	sp, #32
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]
 8003b38:	2300      	movs	r3, #0
 8003b3a:	61fb      	str	r3, [r7, #28]
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	2300      	movs	r3, #0
 8003b46:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b10      	cmp	r3, #16
 8003b4c:	d00a      	beq.n	8003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b10      	cmp	r3, #16
 8003b52:	f200 808a 	bhi.w	8003c6a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d045      	beq.n	8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d075      	beq.n	8003c4e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003b62:	e082      	b.n	8003c6a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003b64:	4b46      	ldr	r3, [pc, #280]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003b6a:	4b45      	ldr	r3, [pc, #276]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d07b      	beq.n	8003c6e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	0c9b      	lsrs	r3, r3, #18
 8003b7a:	f003 030f 	and.w	r3, r3, #15
 8003b7e:	4a41      	ldr	r2, [pc, #260]	@ (8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003b80:	5cd3      	ldrb	r3, [r2, r3]
 8003b82:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d015      	beq.n	8003bba <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b8e:	4b3c      	ldr	r3, [pc, #240]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	0c5b      	lsrs	r3, r3, #17
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	4a3b      	ldr	r2, [pc, #236]	@ (8003c88 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003b9a:	5cd3      	ldrb	r3, [r2, r3]
 8003b9c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00d      	beq.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003ba8:	4a38      	ldr	r2, [pc, #224]	@ (8003c8c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	61fb      	str	r3, [r7, #28]
 8003bb8:	e004      	b.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	4a34      	ldr	r2, [pc, #208]	@ (8003c90 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003bbe:	fb02 f303 	mul.w	r3, r2, r3
 8003bc2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bcc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bd0:	d102      	bne.n	8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	61bb      	str	r3, [r7, #24]
      break;
 8003bd6:	e04a      	b.n	8003c6e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	005b      	lsls	r3, r3, #1
 8003bdc:	4a2d      	ldr	r2, [pc, #180]	@ (8003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003bde:	fba2 2303 	umull	r2, r3, r2, r3
 8003be2:	085b      	lsrs	r3, r3, #1
 8003be4:	61bb      	str	r3, [r7, #24]
      break;
 8003be6:	e042      	b.n	8003c6e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003be8:	4b25      	ldr	r3, [pc, #148]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bf8:	d108      	bne.n	8003c0c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d003      	beq.n	8003c0c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003c04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c08:	61bb      	str	r3, [r7, #24]
 8003c0a:	e01f      	b.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c16:	d109      	bne.n	8003c2c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003c18:	4b19      	ldr	r3, [pc, #100]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d003      	beq.n	8003c2c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003c24:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003c28:	61bb      	str	r3, [r7, #24]
 8003c2a:	e00f      	b.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c36:	d11c      	bne.n	8003c72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003c38:	4b11      	ldr	r3, [pc, #68]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d016      	beq.n	8003c72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003c44:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003c48:	61bb      	str	r3, [r7, #24]
      break;
 8003c4a:	e012      	b.n	8003c72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003c4c:	e011      	b.n	8003c72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003c4e:	f7ff fe85 	bl	800395c <HAL_RCC_GetPCLK2Freq>
 8003c52:	4602      	mov	r2, r0
 8003c54:	4b0a      	ldr	r3, [pc, #40]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	0b9b      	lsrs	r3, r3, #14
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	3301      	adds	r3, #1
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c66:	61bb      	str	r3, [r7, #24]
      break;
 8003c68:	e004      	b.n	8003c74 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003c6a:	bf00      	nop
 8003c6c:	e002      	b.n	8003c74 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003c6e:	bf00      	nop
 8003c70:	e000      	b.n	8003c74 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003c72:	bf00      	nop
    }
  }
  return (frequency);
 8003c74:	69bb      	ldr	r3, [r7, #24]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3720      	adds	r7, #32
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	40021000 	.word	0x40021000
 8003c84:	0800647c 	.word	0x0800647c
 8003c88:	0800648c 	.word	0x0800648c
 8003c8c:	007a1200 	.word	0x007a1200
 8003c90:	003d0900 	.word	0x003d0900
 8003c94:	aaaaaaab 	.word	0xaaaaaaab

08003c98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e076      	b.n	8003d98 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d108      	bne.n	8003cc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cba:	d009      	beq.n	8003cd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	61da      	str	r2, [r3, #28]
 8003cc2:	e005      	b.n	8003cd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d106      	bne.n	8003cf0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f7fe f888 	bl	8001e00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d22:	431a      	orrs	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d40:	431a      	orrs	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d4a:	431a      	orrs	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d54:	ea42 0103 	orr.w	r1, r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	430a      	orrs	r2, r1
 8003d66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	0c1a      	lsrs	r2, r3, #16
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f002 0204 	and.w	r2, r2, #4
 8003d76:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	69da      	ldr	r2, [r3, #28]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d86:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b088      	sub	sp, #32
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	4613      	mov	r3, r2
 8003dae:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003db0:	2300      	movs	r3, #0
 8003db2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d101      	bne.n	8003dc2 <HAL_SPI_Transmit+0x22>
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	e12d      	b.n	800401e <HAL_SPI_Transmit+0x27e>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dca:	f7fe f9ad 	bl	8002128 <HAL_GetTick>
 8003dce:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003dd0:	88fb      	ldrh	r3, [r7, #6]
 8003dd2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d002      	beq.n	8003de6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003de0:	2302      	movs	r3, #2
 8003de2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003de4:	e116      	b.n	8004014 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d002      	beq.n	8003df2 <HAL_SPI_Transmit+0x52>
 8003dec:	88fb      	ldrh	r3, [r7, #6]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d102      	bne.n	8003df8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003df6:	e10d      	b.n	8004014 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2203      	movs	r2, #3
 8003dfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2200      	movs	r2, #0
 8003e04:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	68ba      	ldr	r2, [r7, #8]
 8003e0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	88fa      	ldrh	r2, [r7, #6]
 8003e10:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	88fa      	ldrh	r2, [r7, #6]
 8003e16:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e3e:	d10f      	bne.n	8003e60 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e5e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e6a:	2b40      	cmp	r3, #64	@ 0x40
 8003e6c:	d007      	beq.n	8003e7e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e7c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e86:	d14f      	bne.n	8003f28 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d002      	beq.n	8003e96 <HAL_SPI_Transmit+0xf6>
 8003e90:	8afb      	ldrh	r3, [r7, #22]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d142      	bne.n	8003f1c <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9a:	881a      	ldrh	r2, [r3, #0]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea6:	1c9a      	adds	r2, r3, #2
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003eba:	e02f      	b.n	8003f1c <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d112      	bne.n	8003ef0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ece:	881a      	ldrh	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eda:	1c9a      	adds	r2, r3, #2
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	b29a      	uxth	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003eee:	e015      	b.n	8003f1c <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ef0:	f7fe f91a 	bl	8002128 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d803      	bhi.n	8003f08 <HAL_SPI_Transmit+0x168>
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f06:	d102      	bne.n	8003f0e <HAL_SPI_Transmit+0x16e>
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d106      	bne.n	8003f1c <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003f1a:	e07b      	b.n	8004014 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1ca      	bne.n	8003ebc <HAL_SPI_Transmit+0x11c>
 8003f26:	e050      	b.n	8003fca <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <HAL_SPI_Transmit+0x196>
 8003f30:	8afb      	ldrh	r3, [r7, #22]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d144      	bne.n	8003fc0 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	330c      	adds	r3, #12
 8003f40:	7812      	ldrb	r2, [r2, #0]
 8003f42:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	3b01      	subs	r3, #1
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003f5c:	e030      	b.n	8003fc0 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d113      	bne.n	8003f94 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	330c      	adds	r3, #12
 8003f76:	7812      	ldrb	r2, [r2, #0]
 8003f78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7e:	1c5a      	adds	r2, r3, #1
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f92:	e015      	b.n	8003fc0 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f94:	f7fe f8c8 	bl	8002128 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d803      	bhi.n	8003fac <HAL_SPI_Transmit+0x20c>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003faa:	d102      	bne.n	8003fb2 <HAL_SPI_Transmit+0x212>
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003fbe:	e029      	b.n	8004014 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1c9      	bne.n	8003f5e <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fca:	69ba      	ldr	r2, [r7, #24]
 8003fcc:	6839      	ldr	r1, [r7, #0]
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 f8b2 	bl	8004138 <SPI_EndRxTxTransaction>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d002      	beq.n	8003fe0 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10a      	bne.n	8003ffe <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fe8:	2300      	movs	r3, #0
 8003fea:	613b      	str	r3, [r7, #16]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	613b      	str	r3, [r7, #16]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	613b      	str	r3, [r7, #16]
 8003ffc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	77fb      	strb	r3, [r7, #31]
 800400a:	e003      	b.n	8004014 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800401c:	7ffb      	ldrb	r3, [r7, #31]
}
 800401e:	4618      	mov	r0, r3
 8004020:	3720      	adds	r7, #32
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
	...

08004028 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b088      	sub	sp, #32
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	603b      	str	r3, [r7, #0]
 8004034:	4613      	mov	r3, r2
 8004036:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004038:	f7fe f876 	bl	8002128 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	4413      	add	r3, r2
 8004046:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004048:	f7fe f86e 	bl	8002128 <HAL_GetTick>
 800404c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800404e:	4b39      	ldr	r3, [pc, #228]	@ (8004134 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	015b      	lsls	r3, r3, #5
 8004054:	0d1b      	lsrs	r3, r3, #20
 8004056:	69fa      	ldr	r2, [r7, #28]
 8004058:	fb02 f303 	mul.w	r3, r2, r3
 800405c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800405e:	e054      	b.n	800410a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004066:	d050      	beq.n	800410a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004068:	f7fe f85e 	bl	8002128 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	69fa      	ldr	r2, [r7, #28]
 8004074:	429a      	cmp	r2, r3
 8004076:	d902      	bls.n	800407e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d13d      	bne.n	80040fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800408c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004096:	d111      	bne.n	80040bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040a0:	d004      	beq.n	80040ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040aa:	d107      	bne.n	80040bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040c4:	d10f      	bne.n	80040e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e017      	b.n	800412a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d101      	bne.n	8004104 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004100:	2300      	movs	r3, #0
 8004102:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	3b01      	subs	r3, #1
 8004108:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	4013      	ands	r3, r2
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	429a      	cmp	r2, r3
 8004118:	bf0c      	ite	eq
 800411a:	2301      	moveq	r3, #1
 800411c:	2300      	movne	r3, #0
 800411e:	b2db      	uxtb	r3, r3
 8004120:	461a      	mov	r2, r3
 8004122:	79fb      	ldrb	r3, [r7, #7]
 8004124:	429a      	cmp	r2, r3
 8004126:	d19b      	bne.n	8004060 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3720      	adds	r7, #32
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	20000014 	.word	0x20000014

08004138 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af02      	add	r7, sp, #8
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	9300      	str	r3, [sp, #0]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	2200      	movs	r2, #0
 800414c:	2180      	movs	r1, #128	@ 0x80
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f7ff ff6a 	bl	8004028 <SPI_WaitFlagStateUntilTimeout>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d007      	beq.n	800416a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800415e:	f043 0220 	orr.w	r2, r3, #32
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e000      	b.n	800416c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e041      	b.n	800420a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d106      	bne.n	80041a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7fd fe7e 	bl	8001e9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	3304      	adds	r3, #4
 80041b0:	4619      	mov	r1, r3
 80041b2:	4610      	mov	r0, r2
 80041b4:	f000 faa2 	bl	80046fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3708      	adds	r7, #8
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004214:	b480      	push	{r7}
 8004216:	b085      	sub	sp, #20
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b01      	cmp	r3, #1
 8004226:	d001      	beq.n	800422c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e03a      	b.n	80042a2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0201 	orr.w	r2, r2, #1
 8004242:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a18      	ldr	r2, [pc, #96]	@ (80042ac <HAL_TIM_Base_Start_IT+0x98>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d00e      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x58>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004256:	d009      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x58>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a14      	ldr	r2, [pc, #80]	@ (80042b0 <HAL_TIM_Base_Start_IT+0x9c>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d004      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x58>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a13      	ldr	r2, [pc, #76]	@ (80042b4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d111      	bne.n	8004290 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2b06      	cmp	r3, #6
 800427c:	d010      	beq.n	80042a0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f042 0201 	orr.w	r2, r2, #1
 800428c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800428e:	e007      	b.n	80042a0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f042 0201 	orr.w	r2, r2, #1
 800429e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3714      	adds	r7, #20
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bc80      	pop	{r7}
 80042aa:	4770      	bx	lr
 80042ac:	40012c00 	.word	0x40012c00
 80042b0:	40000400 	.word	0x40000400
 80042b4:	40000800 	.word	0x40000800

080042b8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68da      	ldr	r2, [r3, #12]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 0201 	bic.w	r2, r2, #1
 80042ce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6a1a      	ldr	r2, [r3, #32]
 80042d6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80042da:	4013      	ands	r3, r2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10f      	bne.n	8004300 <HAL_TIM_Base_Stop_IT+0x48>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	6a1a      	ldr	r2, [r3, #32]
 80042e6:	f240 4344 	movw	r3, #1092	@ 0x444
 80042ea:	4013      	ands	r3, r2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d107      	bne.n	8004300 <HAL_TIM_Base_Stop_IT+0x48>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f022 0201 	bic.w	r2, r2, #1
 80042fe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr

08004314 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b02      	cmp	r3, #2
 8004328:	d122      	bne.n	8004370 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b02      	cmp	r3, #2
 8004336:	d11b      	bne.n	8004370 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f06f 0202 	mvn.w	r2, #2
 8004340:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2201      	movs	r2, #1
 8004346:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 f9b4 	bl	80046c4 <HAL_TIM_IC_CaptureCallback>
 800435c:	e005      	b.n	800436a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 f9a7 	bl	80046b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 f9b6 	bl	80046d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	f003 0304 	and.w	r3, r3, #4
 800437a:	2b04      	cmp	r3, #4
 800437c:	d122      	bne.n	80043c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	f003 0304 	and.w	r3, r3, #4
 8004388:	2b04      	cmp	r3, #4
 800438a:	d11b      	bne.n	80043c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f06f 0204 	mvn.w	r2, #4
 8004394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2202      	movs	r2, #2
 800439a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d003      	beq.n	80043b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f000 f98a 	bl	80046c4 <HAL_TIM_IC_CaptureCallback>
 80043b0:	e005      	b.n	80043be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 f97d 	bl	80046b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f000 f98c 	bl	80046d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d122      	bne.n	8004418 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f003 0308 	and.w	r3, r3, #8
 80043dc:	2b08      	cmp	r3, #8
 80043de:	d11b      	bne.n	8004418 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f06f 0208 	mvn.w	r2, #8
 80043e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2204      	movs	r2, #4
 80043ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	69db      	ldr	r3, [r3, #28]
 80043f6:	f003 0303 	and.w	r3, r3, #3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d003      	beq.n	8004406 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f960 	bl	80046c4 <HAL_TIM_IC_CaptureCallback>
 8004404:	e005      	b.n	8004412 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f953 	bl	80046b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 f962 	bl	80046d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	f003 0310 	and.w	r3, r3, #16
 8004422:	2b10      	cmp	r3, #16
 8004424:	d122      	bne.n	800446c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	f003 0310 	and.w	r3, r3, #16
 8004430:	2b10      	cmp	r3, #16
 8004432:	d11b      	bne.n	800446c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f06f 0210 	mvn.w	r2, #16
 800443c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2208      	movs	r2, #8
 8004442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	69db      	ldr	r3, [r3, #28]
 800444a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f936 	bl	80046c4 <HAL_TIM_IC_CaptureCallback>
 8004458:	e005      	b.n	8004466 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f929 	bl	80046b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 f938 	bl	80046d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b01      	cmp	r3, #1
 8004478:	d10e      	bne.n	8004498 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	f003 0301 	and.w	r3, r3, #1
 8004484:	2b01      	cmp	r3, #1
 8004486:	d107      	bne.n	8004498 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f06f 0201 	mvn.w	r2, #1
 8004490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7fd f970 	bl	8001778 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044a2:	2b80      	cmp	r3, #128	@ 0x80
 80044a4:	d10e      	bne.n	80044c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044b0:	2b80      	cmp	r3, #128	@ 0x80
 80044b2:	d107      	bne.n	80044c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80044bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fa7b 	bl	80049ba <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ce:	2b40      	cmp	r3, #64	@ 0x40
 80044d0:	d10e      	bne.n	80044f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044dc:	2b40      	cmp	r3, #64	@ 0x40
 80044de:	d107      	bne.n	80044f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80044e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f8fc 	bl	80046e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f003 0320 	and.w	r3, r3, #32
 80044fa:	2b20      	cmp	r3, #32
 80044fc:	d10e      	bne.n	800451c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	f003 0320 	and.w	r3, r3, #32
 8004508:	2b20      	cmp	r3, #32
 800450a:	d107      	bne.n	800451c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f06f 0220 	mvn.w	r2, #32
 8004514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 fa46 	bl	80049a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800451c:	bf00      	nop
 800451e:	3708      	adds	r7, #8
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <HAL_TIM_ConfigClockSource+0x1c>
 800453c:	2302      	movs	r3, #2
 800453e:	e0b4      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x186>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800455e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004566:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68ba      	ldr	r2, [r7, #8]
 800456e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004578:	d03e      	beq.n	80045f8 <HAL_TIM_ConfigClockSource+0xd4>
 800457a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800457e:	f200 8087 	bhi.w	8004690 <HAL_TIM_ConfigClockSource+0x16c>
 8004582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004586:	f000 8086 	beq.w	8004696 <HAL_TIM_ConfigClockSource+0x172>
 800458a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800458e:	d87f      	bhi.n	8004690 <HAL_TIM_ConfigClockSource+0x16c>
 8004590:	2b70      	cmp	r3, #112	@ 0x70
 8004592:	d01a      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0xa6>
 8004594:	2b70      	cmp	r3, #112	@ 0x70
 8004596:	d87b      	bhi.n	8004690 <HAL_TIM_ConfigClockSource+0x16c>
 8004598:	2b60      	cmp	r3, #96	@ 0x60
 800459a:	d050      	beq.n	800463e <HAL_TIM_ConfigClockSource+0x11a>
 800459c:	2b60      	cmp	r3, #96	@ 0x60
 800459e:	d877      	bhi.n	8004690 <HAL_TIM_ConfigClockSource+0x16c>
 80045a0:	2b50      	cmp	r3, #80	@ 0x50
 80045a2:	d03c      	beq.n	800461e <HAL_TIM_ConfigClockSource+0xfa>
 80045a4:	2b50      	cmp	r3, #80	@ 0x50
 80045a6:	d873      	bhi.n	8004690 <HAL_TIM_ConfigClockSource+0x16c>
 80045a8:	2b40      	cmp	r3, #64	@ 0x40
 80045aa:	d058      	beq.n	800465e <HAL_TIM_ConfigClockSource+0x13a>
 80045ac:	2b40      	cmp	r3, #64	@ 0x40
 80045ae:	d86f      	bhi.n	8004690 <HAL_TIM_ConfigClockSource+0x16c>
 80045b0:	2b30      	cmp	r3, #48	@ 0x30
 80045b2:	d064      	beq.n	800467e <HAL_TIM_ConfigClockSource+0x15a>
 80045b4:	2b30      	cmp	r3, #48	@ 0x30
 80045b6:	d86b      	bhi.n	8004690 <HAL_TIM_ConfigClockSource+0x16c>
 80045b8:	2b20      	cmp	r3, #32
 80045ba:	d060      	beq.n	800467e <HAL_TIM_ConfigClockSource+0x15a>
 80045bc:	2b20      	cmp	r3, #32
 80045be:	d867      	bhi.n	8004690 <HAL_TIM_ConfigClockSource+0x16c>
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d05c      	beq.n	800467e <HAL_TIM_ConfigClockSource+0x15a>
 80045c4:	2b10      	cmp	r3, #16
 80045c6:	d05a      	beq.n	800467e <HAL_TIM_ConfigClockSource+0x15a>
 80045c8:	e062      	b.n	8004690 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045da:	f000 f968 	bl	80048ae <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80045ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	609a      	str	r2, [r3, #8]
      break;
 80045f6:	e04f      	b.n	8004698 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004608:	f000 f951 	bl	80048ae <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800461a:	609a      	str	r2, [r3, #8]
      break;
 800461c:	e03c      	b.n	8004698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800462a:	461a      	mov	r2, r3
 800462c:	f000 f8c8 	bl	80047c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2150      	movs	r1, #80	@ 0x50
 8004636:	4618      	mov	r0, r3
 8004638:	f000 f91f 	bl	800487a <TIM_ITRx_SetConfig>
      break;
 800463c:	e02c      	b.n	8004698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800464a:	461a      	mov	r2, r3
 800464c:	f000 f8e6 	bl	800481c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2160      	movs	r1, #96	@ 0x60
 8004656:	4618      	mov	r0, r3
 8004658:	f000 f90f 	bl	800487a <TIM_ITRx_SetConfig>
      break;
 800465c:	e01c      	b.n	8004698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800466a:	461a      	mov	r2, r3
 800466c:	f000 f8a8 	bl	80047c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2140      	movs	r1, #64	@ 0x40
 8004676:	4618      	mov	r0, r3
 8004678:	f000 f8ff 	bl	800487a <TIM_ITRx_SetConfig>
      break;
 800467c:	e00c      	b.n	8004698 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4619      	mov	r1, r3
 8004688:	4610      	mov	r0, r2
 800468a:	f000 f8f6 	bl	800487a <TIM_ITRx_SetConfig>
      break;
 800468e:	e003      	b.n	8004698 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	73fb      	strb	r3, [r7, #15]
      break;
 8004694:	e000      	b.n	8004698 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004696:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr

080046c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bc80      	pop	{r7}
 80046d4:	4770      	bx	lr

080046d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046d6:	b480      	push	{r7}
 80046d8:	b083      	sub	sp, #12
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bc80      	pop	{r7}
 80046e6:	4770      	bx	lr

080046e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bc80      	pop	{r7}
 80046f8:	4770      	bx	lr
	...

080046fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a29      	ldr	r2, [pc, #164]	@ (80047b4 <TIM_Base_SetConfig+0xb8>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d00b      	beq.n	800472c <TIM_Base_SetConfig+0x30>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800471a:	d007      	beq.n	800472c <TIM_Base_SetConfig+0x30>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a26      	ldr	r2, [pc, #152]	@ (80047b8 <TIM_Base_SetConfig+0xbc>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d003      	beq.n	800472c <TIM_Base_SetConfig+0x30>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a25      	ldr	r2, [pc, #148]	@ (80047bc <TIM_Base_SetConfig+0xc0>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d108      	bne.n	800473e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004732:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	4313      	orrs	r3, r2
 800473c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a1c      	ldr	r2, [pc, #112]	@ (80047b4 <TIM_Base_SetConfig+0xb8>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00b      	beq.n	800475e <TIM_Base_SetConfig+0x62>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800474c:	d007      	beq.n	800475e <TIM_Base_SetConfig+0x62>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a19      	ldr	r2, [pc, #100]	@ (80047b8 <TIM_Base_SetConfig+0xbc>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d003      	beq.n	800475e <TIM_Base_SetConfig+0x62>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a18      	ldr	r2, [pc, #96]	@ (80047bc <TIM_Base_SetConfig+0xc0>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d108      	bne.n	8004770 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004764:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	4313      	orrs	r3, r2
 800476e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	4313      	orrs	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	689a      	ldr	r2, [r3, #8]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a07      	ldr	r2, [pc, #28]	@ (80047b4 <TIM_Base_SetConfig+0xb8>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d103      	bne.n	80047a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	691a      	ldr	r2, [r3, #16]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	615a      	str	r2, [r3, #20]
}
 80047aa:	bf00      	nop
 80047ac:	3714      	adds	r7, #20
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bc80      	pop	{r7}
 80047b2:	4770      	bx	lr
 80047b4:	40012c00 	.word	0x40012c00
 80047b8:	40000400 	.word	0x40000400
 80047bc:	40000800 	.word	0x40000800

080047c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b087      	sub	sp, #28
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6a1b      	ldr	r3, [r3, #32]
 80047d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	f023 0201 	bic.w	r2, r3, #1
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	011b      	lsls	r3, r3, #4
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	f023 030a 	bic.w	r3, r3, #10
 80047fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	4313      	orrs	r3, r2
 8004804:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	621a      	str	r2, [r3, #32]
}
 8004812:	bf00      	nop
 8004814:	371c      	adds	r7, #28
 8004816:	46bd      	mov	sp, r7
 8004818:	bc80      	pop	{r7}
 800481a:	4770      	bx	lr

0800481c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800481c:	b480      	push	{r7}
 800481e:	b087      	sub	sp, #28
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6a1b      	ldr	r3, [r3, #32]
 8004832:	f023 0210 	bic.w	r2, r3, #16
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004846:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	031b      	lsls	r3, r3, #12
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	4313      	orrs	r3, r2
 8004850:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004858:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	011b      	lsls	r3, r3, #4
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	693a      	ldr	r2, [r7, #16]
 8004868:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	621a      	str	r2, [r3, #32]
}
 8004870:	bf00      	nop
 8004872:	371c      	adds	r7, #28
 8004874:	46bd      	mov	sp, r7
 8004876:	bc80      	pop	{r7}
 8004878:	4770      	bx	lr

0800487a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800487a:	b480      	push	{r7}
 800487c:	b085      	sub	sp, #20
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
 8004882:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004890:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	f043 0307 	orr.w	r3, r3, #7
 800489c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	609a      	str	r2, [r3, #8]
}
 80048a4:	bf00      	nop
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bc80      	pop	{r7}
 80048ac:	4770      	bx	lr

080048ae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048ae:	b480      	push	{r7}
 80048b0:	b087      	sub	sp, #28
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	60f8      	str	r0, [r7, #12]
 80048b6:	60b9      	str	r1, [r7, #8]
 80048b8:	607a      	str	r2, [r7, #4]
 80048ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048c8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	021a      	lsls	r2, r3, #8
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	431a      	orrs	r2, r3
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	4313      	orrs	r3, r2
 80048da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	609a      	str	r2, [r3, #8]
}
 80048e2:	bf00      	nop
 80048e4:	371c      	adds	r7, #28
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bc80      	pop	{r7}
 80048ea:	4770      	bx	lr

080048ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d101      	bne.n	8004904 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004900:	2302      	movs	r3, #2
 8004902:	e046      	b.n	8004992 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2202      	movs	r2, #2
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800492a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	4313      	orrs	r3, r2
 8004934:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68fa      	ldr	r2, [r7, #12]
 800493c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a16      	ldr	r2, [pc, #88]	@ (800499c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d00e      	beq.n	8004966 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004950:	d009      	beq.n	8004966 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a12      	ldr	r2, [pc, #72]	@ (80049a0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d004      	beq.n	8004966 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a10      	ldr	r2, [pc, #64]	@ (80049a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d10c      	bne.n	8004980 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800496c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	4313      	orrs	r3, r2
 8004976:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3714      	adds	r7, #20
 8004996:	46bd      	mov	sp, r7
 8004998:	bc80      	pop	{r7}
 800499a:	4770      	bx	lr
 800499c:	40012c00 	.word	0x40012c00
 80049a0:	40000400 	.word	0x40000400
 80049a4:	40000800 	.word	0x40000800

080049a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bc80      	pop	{r7}
 80049b8:	4770      	bx	lr

080049ba <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049ba:	b480      	push	{r7}
 80049bc:	b083      	sub	sp, #12
 80049be:	af00      	add	r7, sp, #0
 80049c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049c2:	bf00      	nop
 80049c4:	370c      	adds	r7, #12
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc80      	pop	{r7}
 80049ca:	4770      	bx	lr

080049cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e042      	b.n	8004a64 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7fd fa76 	bl	8001ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2224      	movs	r2, #36	@ 0x24
 80049fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68da      	ldr	r2, [r3, #12]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 f91d 	bl	8004c50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	695a      	ldr	r2, [r3, #20]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68da      	ldr	r2, [r3, #12]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2220      	movs	r2, #32
 8004a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3708      	adds	r7, #8
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b08a      	sub	sp, #40	@ 0x28
 8004a70:	af02      	add	r7, sp, #8
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	603b      	str	r3, [r7, #0]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b20      	cmp	r3, #32
 8004a8a:	d16d      	bne.n	8004b68 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d002      	beq.n	8004a98 <HAL_UART_Transmit+0x2c>
 8004a92:	88fb      	ldrh	r3, [r7, #6]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d101      	bne.n	8004a9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e066      	b.n	8004b6a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2221      	movs	r2, #33	@ 0x21
 8004aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004aaa:	f7fd fb3d 	bl	8002128 <HAL_GetTick>
 8004aae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	88fa      	ldrh	r2, [r7, #6]
 8004ab4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	88fa      	ldrh	r2, [r7, #6]
 8004aba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ac4:	d108      	bne.n	8004ad8 <HAL_UART_Transmit+0x6c>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d104      	bne.n	8004ad8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	61bb      	str	r3, [r7, #24]
 8004ad6:	e003      	b.n	8004ae0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004adc:	2300      	movs	r3, #0
 8004ade:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ae0:	e02a      	b.n	8004b38 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	9300      	str	r3, [sp, #0]
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	2180      	movs	r1, #128	@ 0x80
 8004aec:	68f8      	ldr	r0, [r7, #12]
 8004aee:	f000 f840 	bl	8004b72 <UART_WaitOnFlagUntilTimeout>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d001      	beq.n	8004afc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e036      	b.n	8004b6a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10b      	bne.n	8004b1a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	881b      	ldrh	r3, [r3, #0]
 8004b06:	461a      	mov	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	3302      	adds	r3, #2
 8004b16:	61bb      	str	r3, [r7, #24]
 8004b18:	e007      	b.n	8004b2a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	781a      	ldrb	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	3301      	adds	r3, #1
 8004b28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	3b01      	subs	r3, #1
 8004b32:	b29a      	uxth	r2, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1cf      	bne.n	8004ae2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	9300      	str	r3, [sp, #0]
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	2140      	movs	r1, #64	@ 0x40
 8004b4c:	68f8      	ldr	r0, [r7, #12]
 8004b4e:	f000 f810 	bl	8004b72 <UART_WaitOnFlagUntilTimeout>
 8004b52:	4603      	mov	r3, r0
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d001      	beq.n	8004b5c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e006      	b.n	8004b6a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b64:	2300      	movs	r3, #0
 8004b66:	e000      	b.n	8004b6a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004b68:	2302      	movs	r3, #2
  }
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3720      	adds	r7, #32
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b090      	sub	sp, #64	@ 0x40
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	60f8      	str	r0, [r7, #12]
 8004b7a:	60b9      	str	r1, [r7, #8]
 8004b7c:	603b      	str	r3, [r7, #0]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b82:	e050      	b.n	8004c26 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8a:	d04c      	beq.n	8004c26 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004b8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d007      	beq.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b92:	f7fd fac9 	bl	8002128 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d241      	bcs.n	8004c26 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	330c      	adds	r3, #12
 8004ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bac:	e853 3f00 	ldrex	r3, [r3]
 8004bb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8004bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	330c      	adds	r3, #12
 8004bc0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004bc2:	637a      	str	r2, [r7, #52]	@ 0x34
 8004bc4:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004bc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004bca:	e841 2300 	strex	r3, r2, [r1]
 8004bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1e5      	bne.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	3314      	adds	r3, #20
 8004bdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	e853 3f00 	ldrex	r3, [r3]
 8004be4:	613b      	str	r3, [r7, #16]
   return(result);
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	f023 0301 	bic.w	r3, r3, #1
 8004bec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3314      	adds	r3, #20
 8004bf4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004bf6:	623a      	str	r2, [r7, #32]
 8004bf8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfa:	69f9      	ldr	r1, [r7, #28]
 8004bfc:	6a3a      	ldr	r2, [r7, #32]
 8004bfe:	e841 2300 	strex	r3, r2, [r1]
 8004c02:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1e5      	bne.n	8004bd6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e00f      	b.n	8004c46 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	4013      	ands	r3, r2
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	bf0c      	ite	eq
 8004c36:	2301      	moveq	r3, #1
 8004c38:	2300      	movne	r3, #0
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	79fb      	ldrb	r3, [r7, #7]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d09f      	beq.n	8004b84 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3740      	adds	r7, #64	@ 0x40
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
	...

08004c50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68da      	ldr	r2, [r3, #12]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	689a      	ldr	r2, [r3, #8]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004c8a:	f023 030c 	bic.w	r3, r3, #12
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6812      	ldr	r2, [r2, #0]
 8004c92:	68b9      	ldr	r1, [r7, #8]
 8004c94:	430b      	orrs	r3, r1
 8004c96:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	699a      	ldr	r2, [r3, #24]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	430a      	orrs	r2, r1
 8004cac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a2c      	ldr	r2, [pc, #176]	@ (8004d64 <UART_SetConfig+0x114>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d103      	bne.n	8004cc0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004cb8:	f7fe fe50 	bl	800395c <HAL_RCC_GetPCLK2Freq>
 8004cbc:	60f8      	str	r0, [r7, #12]
 8004cbe:	e002      	b.n	8004cc6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004cc0:	f7fe fe38 	bl	8003934 <HAL_RCC_GetPCLK1Freq>
 8004cc4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	009a      	lsls	r2, r3, #2
 8004cd0:	441a      	add	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cdc:	4a22      	ldr	r2, [pc, #136]	@ (8004d68 <UART_SetConfig+0x118>)
 8004cde:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce2:	095b      	lsrs	r3, r3, #5
 8004ce4:	0119      	lsls	r1, r3, #4
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	4613      	mov	r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	4413      	add	r3, r2
 8004cee:	009a      	lsls	r2, r3, #2
 8004cf0:	441a      	add	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8004d68 <UART_SetConfig+0x118>)
 8004cfe:	fba3 0302 	umull	r0, r3, r3, r2
 8004d02:	095b      	lsrs	r3, r3, #5
 8004d04:	2064      	movs	r0, #100	@ 0x64
 8004d06:	fb00 f303 	mul.w	r3, r0, r3
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	011b      	lsls	r3, r3, #4
 8004d0e:	3332      	adds	r3, #50	@ 0x32
 8004d10:	4a15      	ldr	r2, [pc, #84]	@ (8004d68 <UART_SetConfig+0x118>)
 8004d12:	fba2 2303 	umull	r2, r3, r2, r3
 8004d16:	095b      	lsrs	r3, r3, #5
 8004d18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d1c:	4419      	add	r1, r3
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	4613      	mov	r3, r2
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	4413      	add	r3, r2
 8004d26:	009a      	lsls	r2, r3, #2
 8004d28:	441a      	add	r2, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d34:	4b0c      	ldr	r3, [pc, #48]	@ (8004d68 <UART_SetConfig+0x118>)
 8004d36:	fba3 0302 	umull	r0, r3, r3, r2
 8004d3a:	095b      	lsrs	r3, r3, #5
 8004d3c:	2064      	movs	r0, #100	@ 0x64
 8004d3e:	fb00 f303 	mul.w	r3, r0, r3
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	3332      	adds	r3, #50	@ 0x32
 8004d48:	4a07      	ldr	r2, [pc, #28]	@ (8004d68 <UART_SetConfig+0x118>)
 8004d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4e:	095b      	lsrs	r3, r3, #5
 8004d50:	f003 020f 	and.w	r2, r3, #15
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	440a      	add	r2, r1
 8004d5a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d5c:	bf00      	nop
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	40013800 	.word	0x40013800
 8004d68:	51eb851f 	.word	0x51eb851f

08004d6c <__itoa>:
 8004d6c:	1e93      	subs	r3, r2, #2
 8004d6e:	2b22      	cmp	r3, #34	@ 0x22
 8004d70:	b510      	push	{r4, lr}
 8004d72:	460c      	mov	r4, r1
 8004d74:	d904      	bls.n	8004d80 <__itoa+0x14>
 8004d76:	2300      	movs	r3, #0
 8004d78:	461c      	mov	r4, r3
 8004d7a:	700b      	strb	r3, [r1, #0]
 8004d7c:	4620      	mov	r0, r4
 8004d7e:	bd10      	pop	{r4, pc}
 8004d80:	2a0a      	cmp	r2, #10
 8004d82:	d109      	bne.n	8004d98 <__itoa+0x2c>
 8004d84:	2800      	cmp	r0, #0
 8004d86:	da07      	bge.n	8004d98 <__itoa+0x2c>
 8004d88:	232d      	movs	r3, #45	@ 0x2d
 8004d8a:	700b      	strb	r3, [r1, #0]
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	4240      	negs	r0, r0
 8004d90:	4421      	add	r1, r4
 8004d92:	f000 f805 	bl	8004da0 <__utoa>
 8004d96:	e7f1      	b.n	8004d7c <__itoa+0x10>
 8004d98:	2100      	movs	r1, #0
 8004d9a:	e7f9      	b.n	8004d90 <__itoa+0x24>

08004d9c <itoa>:
 8004d9c:	f7ff bfe6 	b.w	8004d6c <__itoa>

08004da0 <__utoa>:
 8004da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004da2:	b08b      	sub	sp, #44	@ 0x2c
 8004da4:	4605      	mov	r5, r0
 8004da6:	460b      	mov	r3, r1
 8004da8:	466e      	mov	r6, sp
 8004daa:	4c1d      	ldr	r4, [pc, #116]	@ (8004e20 <__utoa+0x80>)
 8004dac:	f104 0c20 	add.w	ip, r4, #32
 8004db0:	4637      	mov	r7, r6
 8004db2:	6820      	ldr	r0, [r4, #0]
 8004db4:	6861      	ldr	r1, [r4, #4]
 8004db6:	3408      	adds	r4, #8
 8004db8:	c703      	stmia	r7!, {r0, r1}
 8004dba:	4564      	cmp	r4, ip
 8004dbc:	463e      	mov	r6, r7
 8004dbe:	d1f7      	bne.n	8004db0 <__utoa+0x10>
 8004dc0:	7921      	ldrb	r1, [r4, #4]
 8004dc2:	6820      	ldr	r0, [r4, #0]
 8004dc4:	7139      	strb	r1, [r7, #4]
 8004dc6:	1e91      	subs	r1, r2, #2
 8004dc8:	2922      	cmp	r1, #34	@ 0x22
 8004dca:	6038      	str	r0, [r7, #0]
 8004dcc:	f04f 0100 	mov.w	r1, #0
 8004dd0:	d904      	bls.n	8004ddc <__utoa+0x3c>
 8004dd2:	7019      	strb	r1, [r3, #0]
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	b00b      	add	sp, #44	@ 0x2c
 8004dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ddc:	1e58      	subs	r0, r3, #1
 8004dde:	4684      	mov	ip, r0
 8004de0:	fbb5 f7f2 	udiv	r7, r5, r2
 8004de4:	fb02 5617 	mls	r6, r2, r7, r5
 8004de8:	3628      	adds	r6, #40	@ 0x28
 8004dea:	446e      	add	r6, sp
 8004dec:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8004df0:	460c      	mov	r4, r1
 8004df2:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8004df6:	462e      	mov	r6, r5
 8004df8:	42b2      	cmp	r2, r6
 8004dfa:	463d      	mov	r5, r7
 8004dfc:	f101 0101 	add.w	r1, r1, #1
 8004e00:	d9ee      	bls.n	8004de0 <__utoa+0x40>
 8004e02:	2200      	movs	r2, #0
 8004e04:	545a      	strb	r2, [r3, r1]
 8004e06:	1919      	adds	r1, r3, r4
 8004e08:	1aa5      	subs	r5, r4, r2
 8004e0a:	42aa      	cmp	r2, r5
 8004e0c:	dae3      	bge.n	8004dd6 <__utoa+0x36>
 8004e0e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004e12:	780e      	ldrb	r6, [r1, #0]
 8004e14:	3201      	adds	r2, #1
 8004e16:	7006      	strb	r6, [r0, #0]
 8004e18:	f801 5901 	strb.w	r5, [r1], #-1
 8004e1c:	e7f4      	b.n	8004e08 <__utoa+0x68>
 8004e1e:	bf00      	nop
 8004e20:	0800648e 	.word	0x0800648e

08004e24 <memset>:
 8004e24:	4603      	mov	r3, r0
 8004e26:	4402      	add	r2, r0
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d100      	bne.n	8004e2e <memset+0xa>
 8004e2c:	4770      	bx	lr
 8004e2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004e32:	e7f9      	b.n	8004e28 <memset+0x4>

08004e34 <__libc_init_array>:
 8004e34:	b570      	push	{r4, r5, r6, lr}
 8004e36:	2600      	movs	r6, #0
 8004e38:	4d0c      	ldr	r5, [pc, #48]	@ (8004e6c <__libc_init_array+0x38>)
 8004e3a:	4c0d      	ldr	r4, [pc, #52]	@ (8004e70 <__libc_init_array+0x3c>)
 8004e3c:	1b64      	subs	r4, r4, r5
 8004e3e:	10a4      	asrs	r4, r4, #2
 8004e40:	42a6      	cmp	r6, r4
 8004e42:	d109      	bne.n	8004e58 <__libc_init_array+0x24>
 8004e44:	f000 f81a 	bl	8004e7c <_init>
 8004e48:	2600      	movs	r6, #0
 8004e4a:	4d0a      	ldr	r5, [pc, #40]	@ (8004e74 <__libc_init_array+0x40>)
 8004e4c:	4c0a      	ldr	r4, [pc, #40]	@ (8004e78 <__libc_init_array+0x44>)
 8004e4e:	1b64      	subs	r4, r4, r5
 8004e50:	10a4      	asrs	r4, r4, #2
 8004e52:	42a6      	cmp	r6, r4
 8004e54:	d105      	bne.n	8004e62 <__libc_init_array+0x2e>
 8004e56:	bd70      	pop	{r4, r5, r6, pc}
 8004e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e5c:	4798      	blx	r3
 8004e5e:	3601      	adds	r6, #1
 8004e60:	e7ee      	b.n	8004e40 <__libc_init_array+0xc>
 8004e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e66:	4798      	blx	r3
 8004e68:	3601      	adds	r6, #1
 8004e6a:	e7f2      	b.n	8004e52 <__libc_init_array+0x1e>
 8004e6c:	080064b4 	.word	0x080064b4
 8004e70:	080064b4 	.word	0x080064b4
 8004e74:	080064b4 	.word	0x080064b4
 8004e78:	080064b8 	.word	0x080064b8

08004e7c <_init>:
 8004e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e7e:	bf00      	nop
 8004e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e82:	bc08      	pop	{r3}
 8004e84:	469e      	mov	lr, r3
 8004e86:	4770      	bx	lr

08004e88 <_fini>:
 8004e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e8a:	bf00      	nop
 8004e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e8e:	bc08      	pop	{r3}
 8004e90:	469e      	mov	lr, r3
 8004e92:	4770      	bx	lr
