/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] _00_;
  wire [4:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_0_12z = ~((celloutsig_0_5z[0] | celloutsig_0_7z[3]) & celloutsig_0_9z);
  assign celloutsig_0_16z = ~((celloutsig_0_12z | celloutsig_0_15z) & celloutsig_0_13z[3]);
  assign celloutsig_1_1z = in_data[143] | in_data[104];
  assign celloutsig_0_6z = in_data[61] ^ in_data[58];
  assign celloutsig_1_18z = { _00_[6:4], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_14z } + celloutsig_1_9z[7:1];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 3'h0;
    else _02_ <= in_data[42:40];
  reg [4:0] _10_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 5'h00;
    else _10_ <= { celloutsig_1_9z[9], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _01_[4], _00_[6:4], _01_[0] } = _10_;
  assign celloutsig_1_19z = celloutsig_1_9z[5:2] <= { celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_8z = celloutsig_0_5z[3:1] <= { celloutsig_0_7z[2:1], celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[55:46] <= { in_data[59:56], _02_, _02_ };
  assign celloutsig_1_4z = { in_data[115:112], celloutsig_1_1z, celloutsig_1_0z } <= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_5z[2:0] && { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_14z = { in_data[170:168], celloutsig_1_2z } && { celloutsig_1_5z[4], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z } || celloutsig_0_7z[4:2];
  assign celloutsig_1_0z = in_data[169:165] || in_data[105:101];
  assign celloutsig_1_10z = { in_data[140:123], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z } < { celloutsig_1_9z[9], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_8z & ~(celloutsig_0_13z[8]);
  assign celloutsig_1_8z = celloutsig_1_4z & ~(celloutsig_1_2z);
  assign celloutsig_1_6z = in_data[154:143] != { in_data[187:179], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_9z[6] & celloutsig_1_10z;
  assign celloutsig_1_7z = ~^ { in_data[113:98], celloutsig_1_4z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[47:30] >> in_data[72:55];
  assign celloutsig_0_7z = { celloutsig_0_3z[16:14], _02_ } >>> celloutsig_0_3z[18:13];
  assign celloutsig_0_13z = { in_data[16:7], celloutsig_0_1z } >>> { celloutsig_0_7z[4:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_3z = { celloutsig_0_2z[14:0], _02_, celloutsig_0_1z } - { _02_[0], celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_2z[13:11], celloutsig_0_1z } - { celloutsig_0_2z[9:7], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_5z[5:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z } - { in_data[177:170], celloutsig_1_7z, celloutsig_1_2z };
  assign _00_[3:0] = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_14z };
  assign _01_[3:1] = _00_[6:4];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
