

================================================================
== Vitis HLS Report for 'backward_input_2_1_ap_fixed_16_6_4_0_0_s'
================================================================
* Date:           Mon Nov  3 04:37:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.165 us|  0.165 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val" [./components.h:84]   --->   Operation 35 'read' 'dL_dy_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i16 %dL_dy_val_read" [./components.h:85]   --->   Operation 36 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.94ns)   --->   "%mul_ln85 = mul i24 %sext_ln85, i24 102" [./components.h:85]   --->   Operation 37 'mul' 'mul_ln85' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln85, i32 23" [./components.h:85]   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%delta = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln85, i32 10, i32 23" [./components.h:85]   --->   Operation 39 'partselect' 'delta' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%sext_ln85_1 = sext i14 %delta" [./components.h:85]   --->   Operation 40 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln85, i32 9" [./components.h:85]   --->   Operation 41 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i24 %mul_ln85" [./components.h:85]   --->   Operation 42 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.71ns)   --->   "%icmp_ln85 = icmp_ne  i9 %trunc_ln85, i9 0" [./components.h:85]   --->   Operation 43 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln85, i32 10" [./components.h:85]   --->   Operation 44 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%or_ln85 = or i1 %tmp_45, i1 %icmp_ln85" [./components.h:85]   --->   Operation 45 'or' 'or_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%and_ln85 = and i1 %or_ln85, i1 %tmp_44" [./components.h:85]   --->   Operation 46 'and' 'and_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%zext_ln85 = zext i1 %and_ln85" [./components.h:85]   --->   Operation 47 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.76ns) (out node of the LUT)   --->   "%delta_1 = add i15 %sext_ln85_1, i15 %zext_ln85" [./components.h:85]   --->   Operation 48 'add' 'delta_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln85_2 = sext i15 %delta_1" [./components.h:85]   --->   Operation 49 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln85_2, i32 15" [./components.h:85]   --->   Operation 50 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%xor_ln85 = xor i1 %tmp, i1 1" [./components.h:85]   --->   Operation 51 'xor' 'xor_ln85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%or_ln85_2 = or i1 %tmp_46, i1 %xor_ln85" [./components.h:85]   --->   Operation 52 'or' 'or_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%xor_ln85_1 = xor i1 %tmp, i1 %or_ln85_2" [./components.h:85]   --->   Operation 53 'xor' 'xor_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%xor_ln85_2 = xor i1 %xor_ln85_1, i1 1" [./components.h:85]   --->   Operation 54 'xor' 'xor_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%or_ln85_1 = or i1 %tmp_46, i1 %xor_ln85_2" [./components.h:85]   --->   Operation 55 'or' 'or_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%and_ln85_1 = and i1 %or_ln85_1, i1 %xor_ln85" [./components.h:85]   --->   Operation 56 'and' 'and_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.24ns) (out node of the LUT)   --->   "%delta_2 = select i1 %and_ln85_1, i16 32767, i16 %sext_ln85_2" [./components.h:85]   --->   Operation 57 'select' 'delta_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln91_1 = sext i16 %delta_2" [./components.h:91]   --->   Operation 58 'sext' 'sext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%u_index = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0" [./components.h:92]   --->   Operation 59 'load' 'u_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.06ns)   --->   "%zext_ln95_2_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 171, i8 1, i8 169, i8 2, i8 167, i8 3, i8 165, i8 4, i8 163, i8 5, i8 161, i8 6, i8 159, i8 7, i8 157, i8 8, i8 155, i8 9, i8 153, i8 10, i8 151, i8 11, i8 150, i8 12, i8 148, i8 13, i8 146, i8 14, i8 144, i8 15, i8 142, i8 16, i8 141, i8 17, i8 139, i8 18, i8 137, i8 19, i8 135, i8 20, i8 134, i8 21, i8 132, i8 22, i8 130, i8 23, i8 129, i8 24, i8 127, i8 25, i8 125, i8 26, i8 124, i8 27, i8 122, i8 28, i8 121, i8 29, i8 119, i8 30, i8 117, i8 31, i8 116, i8 32, i8 114, i8 33, i8 113, i8 34, i8 111, i8 35, i8 110, i8 36, i8 108, i8 37, i8 107, i8 38, i8 105, i8 39, i8 104, i8 40, i8 103, i8 41, i8 101, i8 42, i8 100, i8 43, i8 98, i8 44, i8 97, i8 45, i8 96, i8 46, i8 94, i8 47, i8 93, i8 48, i8 92, i8 49, i8 90, i8 50, i8 89, i8 51, i8 88, i8 52, i8 86, i8 53, i8 85, i8 54, i8 84, i8 55, i8 83, i8 56, i8 81, i8 57, i8 80, i8 58, i8 79, i8 59, i8 78, i8 60, i8 77, i8 61, i8 75, i8 62, i8 74, i8 63, i8 73, i8 64, i8 72, i8 65, i8 71, i8 66, i8 70, i8 67, i8 69, i8 68, i8 68, i8 69, i8 67, i8 70, i8 65, i8 71, i8 64, i8 72, i8 63, i8 73, i8 62, i8 74, i8 61, i8 75, i8 60, i8 76, i8 59, i8 77, i8 58, i8 78, i8 57, i8 79, i8 56, i8 80, i8 55, i8 81, i8 55, i8 82, i8 54, i8 83, i8 53, i8 84, i8 52, i8 85, i8 51, i8 86, i8 50, i8 87, i8 49, i8 88, i8 48, i8 89, i8 47, i8 90, i8 47, i8 91, i8 46, i8 92, i8 45, i8 93, i8 44, i8 94, i8 43, i8 95, i8 42, i8 96, i8 42, i8 97, i8 41, i8 98, i8 40, i8 99, i8 39, i8 100, i8 39, i8 101, i8 38, i8 102, i8 37, i8 103, i8 36, i8 104, i8 36, i8 105, i8 35, i8 106, i8 34, i8 107, i8 34, i8 108, i8 33, i8 109, i8 32, i8 110, i8 32, i8 111, i8 31, i8 112, i8 30, i8 113, i8 30, i8 114, i8 29, i8 115, i8 29, i8 116, i8 28, i8 117, i8 27, i8 118, i8 27, i8 119, i8 26, i8 120, i8 26, i8 121, i8 25, i8 122, i8 24, i8 123, i8 24, i8 124, i8 23, i8 125, i8 23, i8 126, i8 22, i8 127, i8 22, i8 128, i8 21, i8 129, i8 21, i8 130, i8 20, i8 131, i8 20, i8 132, i8 19, i8 133, i8 19, i8 134, i8 18, i8 135, i8 18, i8 136, i8 18, i8 137, i8 17, i8 138, i8 17, i8 139, i8 16, i8 140, i8 16, i8 141, i8 15, i8 142, i8 15, i8 143, i8 15, i8 144, i8 14, i8 145, i8 14, i8 146, i8 14, i8 147, i8 13, i8 148, i8 13, i8 149, i8 12, i8 150, i8 12, i8 151, i8 12, i8 152, i8 11, i8 153, i8 11, i8 154, i8 11, i8 155, i8 10, i8 156, i8 10, i8 157, i8 10, i8 158, i8 10, i8 159, i8 9, i8 160, i8 9, i8 161, i8 9, i8 162, i8 8, i8 163, i8 8, i8 164, i8 8, i8 165, i8 8, i8 166, i8 7, i8 167, i8 7, i8 168, i8 7, i8 169, i8 7, i8 170, i8 6, i8 171, i8 6, i8 172, i8 6, i8 173, i8 6, i8 174, i8 6, i8 175, i8 5, i8 176, i8 5, i8 177, i8 5, i8 178, i8 5, i8 179, i8 5, i8 180, i8 4, i8 181, i8 4, i8 182, i8 4, i8 183, i8 4, i8 184, i8 4, i8 185, i8 4, i8 186, i8 3, i8 187, i8 3, i8 188, i8 3, i8 189, i8 3, i8 190, i8 3, i8 191, i8 3, i8 192, i8 3, i8 193, i8 3, i8 194, i8 2, i8 195, i8 2, i8 196, i8 2, i8 197, i8 2, i8 198, i8 2, i8 199, i8 2, i8 200, i8 2, i8 201, i8 2, i8 202, i8 2, i8 203, i8 2, i8 204, i8 1, i8 205, i8 1, i8 206, i8 1, i8 207, i8 1, i8 208, i8 1, i8 209, i8 1, i8 210, i8 1, i8 211, i8 1, i8 212, i8 1, i8 213, i8 1, i8 214, i8 1, i8 215, i8 1, i8 216, i8 1, i8 217, i8 1, i8 218, i8 1, i8 219, i8 1, i8 220, i8 0, i8 221, i8 0, i8 222, i8 0, i8 223, i8 0, i8 224, i8 0, i8 225, i8 0, i8 226, i8 0, i8 227, i8 0, i8 228, i8 0, i8 229, i8 0, i8 230, i8 0, i8 231, i8 0, i8 232, i8 0, i8 233, i8 0, i8 234, i8 0, i8 235, i8 0, i8 236, i8 0, i8 237, i8 0, i8 238, i8 0, i8 239, i8 0, i8 240, i8 0, i8 241, i8 0, i8 242, i8 0, i8 243, i8 0, i8 244, i8 0, i8 245, i8 0, i8 246, i8 0, i8 247, i8 0, i8 248, i8 0, i8 249, i8 0, i8 250, i8 0, i8 251, i8 0, i8 252, i8 0, i8 253, i8 0, i8 254, i8 0, i8 255, i8 0, i8 0, i8 %u_index" [./components.h:95]   --->   Operation 60 'sparsemux' 'zext_ln95_2_cast' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i8 %zext_ln95_2_cast" [./components.h:95]   --->   Operation 61 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [3/3] (0.99ns) (grouped into DSP with root node sub_ln95)   --->   "%mul_ln95 = mul i24 %sext_ln91_1, i24 %zext_ln95_2" [./components.h:95]   --->   Operation 62 'mul' 'mul_ln95' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%k = load i4 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0" [./components.h:91]   --->   Operation 63 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/3] (0.99ns) (grouped into DSP with root node sub_ln95)   --->   "%mul_ln95 = mul i24 %sext_ln91_1, i24 %zext_ln95_2" [./components.h:95]   --->   Operation 64 'mul' 'mul_ln95' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i4 %k" [./components.h:95]   --->   Operation 65 'zext' 'zext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%P_0_addr = getelementptr i16 %P_0, i64 0, i64 %zext_ln95_3" [./components.h:95]   --->   Operation 66 'getelementptr' 'P_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (0.68ns)   --->   "%P_0_load = load i4 %P_0_addr" [./components.h:95]   --->   Operation 67 'load' 'P_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node sub_ln95)   --->   "%mul_ln95 = mul i24 %sext_ln91_1, i24 %zext_ln95_2" [./components.h:95]   --->   Operation 68 'mul' 'mul_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/2] (0.68ns)   --->   "%P_0_load = load i4 %P_0_addr" [./components.h:95]   --->   Operation 69 'load' 'P_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load, i10 0" [./components.h:95]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i26 %shl_ln" [./components.h:95]   --->   Operation 71 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into DSP with root node sub_ln95)   --->   "%sext_ln95_1 = sext i24 %mul_ln95" [./components.h:95]   --->   Operation 72 'sext' 'sext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln95 = sub i27 %sext_ln95, i27 %sext_ln95_1" [./components.h:95]   --->   Operation 73 'sub' 'sub_ln95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.82>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i16 %delta_2" [./components.h:91]   --->   Operation 74 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln95 = sub i27 %sext_ln95, i27 %sext_ln95_1" [./components.h:95]   --->   Operation 75 'sub' 'sub_ln95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95, i32 26" [./components.h:95]   --->   Operation 76 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln95, i32 10, i32 25" [./components.h:95]   --->   Operation 77 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95, i32 9" [./components.h:95]   --->   Operation 78 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i27 %sub_ln95" [./components.h:95]   --->   Operation 79 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.71ns)   --->   "%icmp_ln95 = icmp_ne  i9 %trunc_ln95, i9 0" [./components.h:95]   --->   Operation 80 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95, i32 25" [./components.h:95]   --->   Operation 81 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95, i32 10" [./components.h:95]   --->   Operation 82 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%or_ln95 = or i1 %tmp_50, i1 %icmp_ln95" [./components.h:95]   --->   Operation 83 'or' 'or_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%and_ln95 = and i1 %or_ln95, i1 %tmp_48" [./components.h:95]   --->   Operation 84 'and' 'and_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%zext_ln95 = zext i1 %and_ln95" [./components.h:95]   --->   Operation 85 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln95 = add i16 %trunc_ln2, i16 %zext_ln95" [./components.h:95]   --->   Operation 86 'add' 'add_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.68ns)   --->   "%store_ln95 = store i16 %add_ln95, i4 %P_0_addr" [./components.h:95]   --->   Operation 87 'store' 'store_ln95' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln95, i32 15" [./components.h:95]   --->   Operation 88 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_1)   --->   "%xor_ln95 = xor i1 %tmp_49, i1 1" [./components.h:95]   --->   Operation 89 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_1)   --->   "%or_ln95_6 = or i1 %tmp_51, i1 %xor_ln95" [./components.h:95]   --->   Operation 90 'or' 'or_ln95_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_1)   --->   "%xor_ln95_2 = xor i1 %tmp_47, i1 %or_ln95_6" [./components.h:95]   --->   Operation 91 'xor' 'xor_ln95_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_1)   --->   "%xor_ln95_1 = xor i1 %tmp_47, i1 1" [./components.h:95]   --->   Operation 92 'xor' 'xor_ln95_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_1)   --->   "%xor_ln95_3 = xor i1 %xor_ln95_2, i1 1" [./components.h:95]   --->   Operation 93 'xor' 'xor_ln95_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_1)   --->   "%or_ln95_1 = or i1 %tmp_51, i1 %xor_ln95_3" [./components.h:95]   --->   Operation 94 'or' 'or_ln95_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln95_1 = and i1 %or_ln95_1, i1 %xor_ln95_1" [./components.h:95]   --->   Operation 95 'and' 'and_ln95_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_2)   --->   "%or_ln95_8 = or i1 %tmp_49, i1 %tmp_51" [./components.h:95]   --->   Operation 96 'or' 'or_ln95_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_2)   --->   "%xor_ln95_4 = xor i1 %or_ln95_8, i1 1" [./components.h:95]   --->   Operation 97 'xor' 'xor_ln95_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln95_2 = and i1 %tmp_47, i1 %xor_ln95_4" [./components.h:95]   --->   Operation 98 'and' 'and_ln95_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.12ns)   --->   "%or_ln95_2 = or i1 %and_ln95_2, i1 %and_ln95_1" [./components.h:95]   --->   Operation 99 'or' 'or_ln95_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %or_ln95_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv, void %if.end.i.i.i588" [./components.h:95]   --->   Operation 100 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %and_ln95_1, void %if.else.i.i.i596, void %if.then2.i.i.i595" [./components.h:95]   --->   Operation 101 'br' 'br_ln95' <Predicate = (or_ln95_2)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %and_ln95_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600" [./components.h:95]   --->   Operation 102 'br' 'br_ln95' <Predicate = (or_ln95_2 & !and_ln95_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.06>
ST_6 : Operation 103 [1/1] (0.68ns)   --->   "%store_ln95 = store i16 32768, i4 %P_0_addr" [./components.h:95]   --->   Operation 103 'store' 'store_ln95' <Predicate = (or_ln95_2 & and_ln95_2 & !and_ln95_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln95 = br void %if.end15.i.i.i601" [./components.h:95]   --->   Operation 104 'br' 'br_ln95' <Predicate = (or_ln95_2 & and_ln95_2 & !and_ln95_1)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv" [./components.h:95]   --->   Operation 105 'br' 'br_ln95' <Predicate = (or_ln95_2 & !and_ln95_1)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.68ns)   --->   "%store_ln95 = store i16 32767, i4 %P_0_addr" [./components.h:95]   --->   Operation 106 'store' 'store_ln95' <Predicate = (or_ln95_2 & and_ln95_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv" [./components.h:95]   --->   Operation 107 'br' 'br_ln95' <Predicate = (or_ln95_2 & and_ln95_1)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.06ns)   --->   "%zext_ln96_2_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 683, i8 1, i10 683, i8 2, i10 683, i8 3, i10 683, i8 4, i10 682, i8 5, i10 682, i8 6, i10 682, i8 7, i10 682, i8 8, i10 682, i8 9, i10 681, i8 10, i10 681, i8 11, i10 681, i8 12, i10 680, i8 13, i10 680, i8 14, i10 680, i8 15, i10 679, i8 16, i10 679, i8 17, i10 678, i8 18, i10 678, i8 19, i10 677, i8 20, i10 677, i8 21, i10 676, i8 22, i10 675, i8 23, i10 675, i8 24, i10 674, i8 25, i10 673, i8 26, i10 673, i8 27, i10 672, i8 28, i10 671, i8 29, i10 670, i8 30, i10 669, i8 31, i10 669, i8 32, i10 668, i8 33, i10 667, i8 34, i10 666, i8 35, i10 665, i8 36, i10 664, i8 37, i10 663, i8 38, i10 662, i8 39, i10 661, i8 40, i10 660, i8 41, i10 659, i8 42, i10 657, i8 43, i10 656, i8 44, i10 655, i8 45, i10 654, i8 46, i10 653, i8 47, i10 651, i8 48, i10 650, i8 49, i10 649, i8 50, i10 647, i8 51, i10 646, i8 52, i10 645, i8 53, i10 643, i8 54, i10 642, i8 55, i10 640, i8 56, i10 639, i8 57, i10 638, i8 58, i10 636, i8 59, i10 635, i8 60, i10 633, i8 61, i10 631, i8 62, i10 630, i8 63, i10 628, i8 64, i10 627, i8 65, i10 625, i8 66, i10 623, i8 67, i10 622, i8 68, i10 620, i8 69, i10 618, i8 70, i10 617, i8 71, i10 615, i8 72, i10 613, i8 73, i10 611, i8 74, i10 609, i8 75, i10 608, i8 76, i10 606, i8 77, i10 604, i8 78, i10 602, i8 79, i10 600, i8 80, i10 598, i8 81, i10 596, i8 82, i10 594, i8 83, i10 592, i8 84, i10 591, i8 85, i10 589, i8 86, i10 587, i8 87, i10 584, i8 88, i10 582, i8 89, i10 580, i8 90, i10 578, i8 91, i10 576, i8 92, i10 574, i8 93, i10 572, i8 94, i10 570, i8 95, i10 568, i8 96, i10 566, i8 97, i10 564, i8 98, i10 561, i8 99, i10 559, i8 100, i10 557, i8 101, i10 555, i8 102, i10 552, i8 103, i10 550, i8 104, i10 548, i8 105, i10 546, i8 106, i10 543, i8 107, i10 541, i8 108, i10 539, i8 109, i10 537, i8 110, i10 534, i8 111, i10 532, i8 112, i10 530, i8 113, i10 527, i8 114, i10 525, i8 115, i10 522, i8 116, i10 520, i8 117, i10 518, i8 118, i10 515, i8 119, i10 513, i8 120, i10 510, i8 121, i10 508, i8 122, i10 506, i8 123, i10 503, i8 124, i10 501, i8 125, i10 498, i8 126, i10 496, i8 127, i10 493, i8 128, i10 491, i8 129, i10 488, i8 130, i10 486, i8 131, i10 483, i8 132, i10 481, i8 133, i10 478, i8 134, i10 476, i8 135, i10 473, i8 136, i10 470, i8 137, i10 468, i8 138, i10 465, i8 139, i10 463, i8 140, i10 460, i8 141, i10 458, i8 142, i10 455, i8 143, i10 452, i8 144, i10 450, i8 145, i10 447, i8 146, i10 445, i8 147, i10 442, i8 148, i10 439, i8 149, i10 437, i8 150, i10 434, i8 151, i10 431, i8 152, i10 429, i8 153, i10 426, i8 154, i10 424, i8 155, i10 421, i8 156, i10 418, i8 157, i10 416, i8 158, i10 413, i8 159, i10 410, i8 160, i10 408, i8 161, i10 405, i8 162, i10 402, i8 163, i10 400, i8 164, i10 397, i8 165, i10 394, i8 166, i10 392, i8 167, i10 389, i8 168, i10 386, i8 169, i10 384, i8 170, i10 381, i8 171, i10 378, i8 172, i10 376, i8 173, i10 373, i8 174, i10 370, i8 175, i10 368, i8 176, i10 365, i8 177, i10 362, i8 178, i10 360, i8 179, i10 357, i8 180, i10 354, i8 181, i10 352, i8 182, i10 349, i8 183, i10 346, i8 184, i10 344, i8 185, i10 341, i8 186, i10 338, i8 187, i10 336, i8 188, i10 333, i8 189, i10 331, i8 190, i10 328, i8 191, i10 325, i8 192, i10 323, i8 193, i10 320, i8 194, i10 317, i8 195, i10 315, i8 196, i10 312, i8 197, i10 310, i8 198, i10 307, i8 199, i10 304, i8 200, i10 302, i8 201, i10 299, i8 202, i10 297, i8 203, i10 294, i8 204, i10 292, i8 205, i10 289, i8 206, i10 286, i8 207, i10 284, i8 208, i10 281, i8 209, i10 279, i8 210, i10 276, i8 211, i10 274, i8 212, i10 271, i8 213, i10 269, i8 214, i10 266, i8 215, i10 264, i8 216, i10 261, i8 217, i10 259, i8 218, i10 256, i8 219, i10 254, i8 220, i10 251, i8 221, i10 249, i8 222, i10 246, i8 223, i10 244, i8 224, i10 242, i8 225, i10 239, i8 226, i10 237, i8 227, i10 234, i8 228, i10 232, i8 229, i10 230, i8 230, i10 227, i8 231, i10 225, i8 232, i10 223, i8 233, i10 220, i8 234, i10 218, i8 235, i10 216, i8 236, i10 214, i8 237, i10 211, i8 238, i10 209, i8 239, i10 207, i8 240, i10 205, i8 241, i10 202, i8 242, i10 200, i8 243, i10 198, i8 244, i10 196, i8 245, i10 194, i8 246, i10 191, i8 247, i10 189, i8 248, i10 187, i8 249, i10 185, i8 250, i10 183, i8 251, i10 181, i8 252, i10 179, i8 253, i10 177, i8 254, i10 175, i8 255, i10 173, i10 0, i8 %u_index" [./components.h:96]   --->   Operation 108 'sparsemux' 'zext_ln96_2_cast' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i10 %zext_ln96_2_cast" [./components.h:96]   --->   Operation 109 'zext' 'zext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node sub_ln96)   --->   "%mul_ln96 = mul i26 %zext_ln96_2, i26 %sext_ln91" [./components.h:96]   --->   Operation 110 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.39>
ST_7 : Operation 111 [2/3] (0.99ns) (grouped into DSP with root node sub_ln96)   --->   "%mul_ln96 = mul i26 %zext_ln96_2, i26 %sext_ln91" [./components.h:96]   --->   Operation 111 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln96 = add i4 %k, i4 1" [./components.h:96]   --->   Operation 112 'add' 'add_ln96' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i4 %add_ln96" [./components.h:96]   --->   Operation 113 'zext' 'zext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%P_0_addr_8 = getelementptr i16 %P_0, i64 0, i64 %zext_ln96_3" [./components.h:96]   --->   Operation 114 'getelementptr' 'P_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (0.68ns)   --->   "%P_0_load_8 = load i4 %P_0_addr_8" [./components.h:96]   --->   Operation 115 'load' 'P_0_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 1.32>
ST_8 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node sub_ln96)   --->   "%mul_ln96 = mul i26 %zext_ln96_2, i26 %sext_ln91" [./components.h:96]   --->   Operation 116 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/2] (0.68ns)   --->   "%P_0_load_8 = load i4 %P_0_addr_8" [./components.h:96]   --->   Operation 117 'load' 'P_0_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_8, i10 0" [./components.h:96]   --->   Operation 118 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i26 %shl_ln2" [./components.h:96]   --->   Operation 119 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node sub_ln96)   --->   "%sext_ln96_1 = sext i26 %mul_ln96" [./components.h:96]   --->   Operation 120 'sext' 'sext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln96 = sub i27 %sext_ln96, i27 %sext_ln96_1" [./components.h:96]   --->   Operation 121 'sub' 'sub_ln96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.82>
ST_9 : Operation 122 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln96 = sub i27 %sext_ln96, i27 %sext_ln96_1" [./components.h:96]   --->   Operation 122 'sub' 'sub_ln96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96, i32 26" [./components.h:96]   --->   Operation 123 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_1)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln96, i32 10, i32 25" [./components.h:96]   --->   Operation 124 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_1)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96, i32 9" [./components.h:96]   --->   Operation 125 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i27 %sub_ln96" [./components.h:96]   --->   Operation 126 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.71ns)   --->   "%icmp_ln96 = icmp_ne  i9 %trunc_ln96, i9 0" [./components.h:96]   --->   Operation 127 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96, i32 25" [./components.h:96]   --->   Operation 128 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_1)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96, i32 10" [./components.h:96]   --->   Operation 129 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_1)   --->   "%or_ln96 = or i1 %tmp_55, i1 %icmp_ln96" [./components.h:96]   --->   Operation 130 'or' 'or_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_1)   --->   "%and_ln96 = and i1 %or_ln96, i1 %tmp_53" [./components.h:96]   --->   Operation 131 'and' 'and_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_1)   --->   "%zext_ln96 = zext i1 %and_ln96" [./components.h:96]   --->   Operation 132 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln96_1 = add i16 %trunc_ln3, i16 %zext_ln96" [./components.h:96]   --->   Operation 133 'add' 'add_ln96_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.68ns)   --->   "%store_ln96 = store i16 %add_ln96_1, i4 %P_0_addr_8" [./components.h:96]   --->   Operation 134 'store' 'store_ln96' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln96_1, i32 15" [./components.h:96]   --->   Operation 135 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_1)   --->   "%xor_ln96 = xor i1 %tmp_54, i1 1" [./components.h:96]   --->   Operation 136 'xor' 'xor_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_1)   --->   "%or_ln96_6 = or i1 %tmp_56, i1 %xor_ln96" [./components.h:96]   --->   Operation 137 'or' 'or_ln96_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_1)   --->   "%xor_ln96_2 = xor i1 %tmp_52, i1 %or_ln96_6" [./components.h:96]   --->   Operation 138 'xor' 'xor_ln96_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_1)   --->   "%xor_ln96_1 = xor i1 %tmp_52, i1 1" [./components.h:96]   --->   Operation 139 'xor' 'xor_ln96_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_1)   --->   "%xor_ln96_3 = xor i1 %xor_ln96_2, i1 1" [./components.h:96]   --->   Operation 140 'xor' 'xor_ln96_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_1)   --->   "%or_ln96_1 = or i1 %tmp_56, i1 %xor_ln96_3" [./components.h:96]   --->   Operation 141 'or' 'or_ln96_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln96_1 = and i1 %or_ln96_1, i1 %xor_ln96_1" [./components.h:96]   --->   Operation 142 'and' 'and_ln96_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_2)   --->   "%or_ln96_8 = or i1 %tmp_54, i1 %tmp_56" [./components.h:96]   --->   Operation 143 'or' 'or_ln96_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_2)   --->   "%xor_ln96_4 = xor i1 %or_ln96_8, i1 1" [./components.h:96]   --->   Operation 144 'xor' 'xor_ln96_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln96_2 = and i1 %tmp_52, i1 %xor_ln96_4" [./components.h:96]   --->   Operation 145 'and' 'and_ln96_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.12ns)   --->   "%or_ln96_2 = or i1 %and_ln96_2, i1 %and_ln96_1" [./components.h:96]   --->   Operation 146 'or' 'or_ln96_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %or_ln96_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv, void %if.end.i.i.i396" [./components.h:96]   --->   Operation 147 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %and_ln96_1, void %if.else.i.i.i404, void %if.then2.i.i.i403" [./components.h:96]   --->   Operation 148 'br' 'br_ln96' <Predicate = (or_ln96_2)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %and_ln96_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408" [./components.h:96]   --->   Operation 149 'br' 'br_ln96' <Predicate = (or_ln96_2 & !and_ln96_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.06>
ST_10 : Operation 150 [1/1] (0.68ns)   --->   "%store_ln96 = store i16 32768, i4 %P_0_addr_8" [./components.h:96]   --->   Operation 150 'store' 'store_ln96' <Predicate = (or_ln96_2 & and_ln96_2 & !and_ln96_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end15.i.i.i409" [./components.h:96]   --->   Operation 151 'br' 'br_ln96' <Predicate = (or_ln96_2 & and_ln96_2 & !and_ln96_1)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv" [./components.h:96]   --->   Operation 152 'br' 'br_ln96' <Predicate = (or_ln96_2 & !and_ln96_1)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.68ns)   --->   "%store_ln96 = store i16 32767, i4 %P_0_addr_8" [./components.h:96]   --->   Operation 153 'store' 'store_ln96' <Predicate = (or_ln96_2 & and_ln96_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv" [./components.h:96]   --->   Operation 154 'br' 'br_ln96' <Predicate = (or_ln96_2 & and_ln96_1)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.06ns)   --->   "%zext_ln97_2_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 171, i8 1, i10 173, i8 2, i10 175, i8 3, i10 177, i8 4, i10 179, i8 5, i10 181, i8 6, i10 183, i8 7, i10 185, i8 8, i10 187, i8 9, i10 189, i8 10, i10 191, i8 11, i10 194, i8 12, i10 196, i8 13, i10 198, i8 14, i10 200, i8 15, i10 202, i8 16, i10 205, i8 17, i10 207, i8 18, i10 209, i8 19, i10 211, i8 20, i10 214, i8 21, i10 216, i8 22, i10 218, i8 23, i10 220, i8 24, i10 223, i8 25, i10 225, i8 26, i10 227, i8 27, i10 230, i8 28, i10 232, i8 29, i10 234, i8 30, i10 237, i8 31, i10 239, i8 32, i10 242, i8 33, i10 244, i8 34, i10 246, i8 35, i10 249, i8 36, i10 251, i8 37, i10 254, i8 38, i10 256, i8 39, i10 259, i8 40, i10 261, i8 41, i10 264, i8 42, i10 266, i8 43, i10 269, i8 44, i10 271, i8 45, i10 274, i8 46, i10 276, i8 47, i10 279, i8 48, i10 281, i8 49, i10 284, i8 50, i10 286, i8 51, i10 289, i8 52, i10 292, i8 53, i10 294, i8 54, i10 297, i8 55, i10 299, i8 56, i10 302, i8 57, i10 304, i8 58, i10 307, i8 59, i10 310, i8 60, i10 312, i8 61, i10 315, i8 62, i10 317, i8 63, i10 320, i8 64, i10 323, i8 65, i10 325, i8 66, i10 328, i8 67, i10 331, i8 68, i10 333, i8 69, i10 336, i8 70, i10 338, i8 71, i10 341, i8 72, i10 344, i8 73, i10 346, i8 74, i10 349, i8 75, i10 352, i8 76, i10 354, i8 77, i10 357, i8 78, i10 360, i8 79, i10 362, i8 80, i10 365, i8 81, i10 368, i8 82, i10 370, i8 83, i10 373, i8 84, i10 376, i8 85, i10 378, i8 86, i10 381, i8 87, i10 384, i8 88, i10 386, i8 89, i10 389, i8 90, i10 392, i8 91, i10 394, i8 92, i10 397, i8 93, i10 400, i8 94, i10 402, i8 95, i10 405, i8 96, i10 408, i8 97, i10 410, i8 98, i10 413, i8 99, i10 416, i8 100, i10 418, i8 101, i10 421, i8 102, i10 424, i8 103, i10 426, i8 104, i10 429, i8 105, i10 431, i8 106, i10 434, i8 107, i10 437, i8 108, i10 439, i8 109, i10 442, i8 110, i10 445, i8 111, i10 447, i8 112, i10 450, i8 113, i10 452, i8 114, i10 455, i8 115, i10 458, i8 116, i10 460, i8 117, i10 463, i8 118, i10 465, i8 119, i10 468, i8 120, i10 470, i8 121, i10 473, i8 122, i10 476, i8 123, i10 478, i8 124, i10 481, i8 125, i10 483, i8 126, i10 486, i8 127, i10 488, i8 128, i10 491, i8 129, i10 493, i8 130, i10 496, i8 131, i10 498, i8 132, i10 501, i8 133, i10 503, i8 134, i10 506, i8 135, i10 508, i8 136, i10 510, i8 137, i10 513, i8 138, i10 515, i8 139, i10 518, i8 140, i10 520, i8 141, i10 522, i8 142, i10 525, i8 143, i10 527, i8 144, i10 530, i8 145, i10 532, i8 146, i10 534, i8 147, i10 537, i8 148, i10 539, i8 149, i10 541, i8 150, i10 543, i8 151, i10 546, i8 152, i10 548, i8 153, i10 550, i8 154, i10 552, i8 155, i10 555, i8 156, i10 557, i8 157, i10 559, i8 158, i10 561, i8 159, i10 564, i8 160, i10 566, i8 161, i10 568, i8 162, i10 570, i8 163, i10 572, i8 164, i10 574, i8 165, i10 576, i8 166, i10 578, i8 167, i10 580, i8 168, i10 582, i8 169, i10 584, i8 170, i10 587, i8 171, i10 589, i8 172, i10 591, i8 173, i10 592, i8 174, i10 594, i8 175, i10 596, i8 176, i10 598, i8 177, i10 600, i8 178, i10 602, i8 179, i10 604, i8 180, i10 606, i8 181, i10 608, i8 182, i10 609, i8 183, i10 611, i8 184, i10 613, i8 185, i10 615, i8 186, i10 617, i8 187, i10 618, i8 188, i10 620, i8 189, i10 622, i8 190, i10 623, i8 191, i10 625, i8 192, i10 627, i8 193, i10 628, i8 194, i10 630, i8 195, i10 631, i8 196, i10 633, i8 197, i10 635, i8 198, i10 636, i8 199, i10 638, i8 200, i10 639, i8 201, i10 640, i8 202, i10 642, i8 203, i10 643, i8 204, i10 645, i8 205, i10 646, i8 206, i10 647, i8 207, i10 649, i8 208, i10 650, i8 209, i10 651, i8 210, i10 653, i8 211, i10 654, i8 212, i10 655, i8 213, i10 656, i8 214, i10 657, i8 215, i10 659, i8 216, i10 660, i8 217, i10 661, i8 218, i10 662, i8 219, i10 663, i8 220, i10 664, i8 221, i10 665, i8 222, i10 666, i8 223, i10 667, i8 224, i10 668, i8 225, i10 669, i8 226, i10 669, i8 227, i10 670, i8 228, i10 671, i8 229, i10 672, i8 230, i10 673, i8 231, i10 673, i8 232, i10 674, i8 233, i10 675, i8 234, i10 675, i8 235, i10 676, i8 236, i10 677, i8 237, i10 677, i8 238, i10 678, i8 239, i10 678, i8 240, i10 679, i8 241, i10 679, i8 242, i10 680, i8 243, i10 680, i8 244, i10 680, i8 245, i10 681, i8 246, i10 681, i8 247, i10 681, i8 248, i10 682, i8 249, i10 682, i8 250, i10 682, i8 251, i10 682, i8 252, i10 682, i8 253, i10 683, i8 254, i10 683, i8 255, i10 683, i10 0, i8 %u_index" [./components.h:97]   --->   Operation 155 'sparsemux' 'zext_ln97_2_cast' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i10 %zext_ln97_2_cast" [./components.h:97]   --->   Operation 156 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [3/3] (0.99ns) (grouped into DSP with root node sub_ln97)   --->   "%mul_ln97 = mul i26 %zext_ln97_2, i26 %sext_ln91" [./components.h:97]   --->   Operation 157 'mul' 'mul_ln97' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.39>
ST_11 : Operation 158 [2/3] (0.99ns) (grouped into DSP with root node sub_ln97)   --->   "%mul_ln97 = mul i26 %zext_ln97_2, i26 %sext_ln91" [./components.h:97]   --->   Operation 158 'mul' 'mul_ln97' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 159 [1/1] (0.70ns)   --->   "%add_ln97 = add i4 %k, i4 2" [./components.h:97]   --->   Operation 159 'add' 'add_ln97' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i4 %add_ln97" [./components.h:97]   --->   Operation 160 'zext' 'zext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%P_0_addr_9 = getelementptr i16 %P_0, i64 0, i64 %zext_ln97_3" [./components.h:97]   --->   Operation 161 'getelementptr' 'P_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [2/2] (0.68ns)   --->   "%P_0_load_9 = load i4 %P_0_addr_9" [./components.h:97]   --->   Operation 162 'load' 'P_0_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 1.32>
ST_12 : Operation 163 [1/3] (0.00ns) (grouped into DSP with root node sub_ln97)   --->   "%mul_ln97 = mul i26 %zext_ln97_2, i26 %sext_ln91" [./components.h:97]   --->   Operation 163 'mul' 'mul_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 164 [1/2] (0.68ns)   --->   "%P_0_load_9 = load i4 %P_0_addr_9" [./components.h:97]   --->   Operation 164 'load' 'P_0_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_9, i10 0" [./components.h:97]   --->   Operation 165 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i26 %shl_ln3" [./components.h:97]   --->   Operation 166 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into DSP with root node sub_ln97)   --->   "%sext_ln97_1 = sext i26 %mul_ln97" [./components.h:97]   --->   Operation 167 'sext' 'sext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln97 = sub i27 %sext_ln97, i27 %sext_ln97_1" [./components.h:97]   --->   Operation 168 'sub' 'sub_ln97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.82>
ST_13 : Operation 169 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln97 = sub i27 %sext_ln97, i27 %sext_ln97_1" [./components.h:97]   --->   Operation 169 'sub' 'sub_ln97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97, i32 26" [./components.h:97]   --->   Operation 170 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln97, i32 10, i32 25" [./components.h:97]   --->   Operation 171 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97, i32 9" [./components.h:97]   --->   Operation 172 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i27 %sub_ln97" [./components.h:97]   --->   Operation 173 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.71ns)   --->   "%icmp_ln97 = icmp_ne  i9 %trunc_ln97, i9 0" [./components.h:97]   --->   Operation 174 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97, i32 25" [./components.h:97]   --->   Operation 175 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97, i32 10" [./components.h:97]   --->   Operation 176 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%or_ln97 = or i1 %tmp_60, i1 %icmp_ln97" [./components.h:97]   --->   Operation 177 'or' 'or_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%and_ln97 = and i1 %or_ln97, i1 %tmp_58" [./components.h:97]   --->   Operation 178 'and' 'and_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%zext_ln97 = zext i1 %and_ln97" [./components.h:97]   --->   Operation 179 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln97_1 = add i16 %trunc_ln4, i16 %zext_ln97" [./components.h:97]   --->   Operation 180 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.68ns)   --->   "%store_ln97 = store i16 %add_ln97_1, i4 %P_0_addr_9" [./components.h:97]   --->   Operation 181 'store' 'store_ln97' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln97_1, i32 15" [./components.h:97]   --->   Operation 182 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%xor_ln97 = xor i1 %tmp_59, i1 1" [./components.h:97]   --->   Operation 183 'xor' 'xor_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%or_ln97_6 = or i1 %tmp_61, i1 %xor_ln97" [./components.h:97]   --->   Operation 184 'or' 'or_ln97_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%xor_ln97_2 = xor i1 %tmp_57, i1 %or_ln97_6" [./components.h:97]   --->   Operation 185 'xor' 'xor_ln97_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%xor_ln97_1 = xor i1 %tmp_57, i1 1" [./components.h:97]   --->   Operation 186 'xor' 'xor_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%xor_ln97_3 = xor i1 %xor_ln97_2, i1 1" [./components.h:97]   --->   Operation 187 'xor' 'xor_ln97_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%or_ln97_1 = or i1 %tmp_61, i1 %xor_ln97_3" [./components.h:97]   --->   Operation 188 'or' 'or_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln97_1 = and i1 %or_ln97_1, i1 %xor_ln97_1" [./components.h:97]   --->   Operation 189 'and' 'and_ln97_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_2)   --->   "%or_ln97_8 = or i1 %tmp_59, i1 %tmp_61" [./components.h:97]   --->   Operation 190 'or' 'or_ln97_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_2)   --->   "%xor_ln97_4 = xor i1 %or_ln97_8, i1 1" [./components.h:97]   --->   Operation 191 'xor' 'xor_ln97_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln97_2 = and i1 %tmp_57, i1 %xor_ln97_4" [./components.h:97]   --->   Operation 192 'and' 'and_ln97_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.12ns)   --->   "%or_ln97_2 = or i1 %and_ln97_2, i1 %and_ln97_1" [./components.h:97]   --->   Operation 193 'or' 'or_ln97_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %or_ln97_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv, void %if.end.i.i.i204" [./components.h:97]   --->   Operation 194 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %and_ln97_1, void %if.else.i.i.i212, void %if.then2.i.i.i211" [./components.h:97]   --->   Operation 195 'br' 'br_ln97' <Predicate = (or_ln97_2)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %and_ln97_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216" [./components.h:97]   --->   Operation 196 'br' 'br_ln97' <Predicate = (or_ln97_2 & !and_ln97_1)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.06>
ST_14 : Operation 197 [1/1] (0.68ns)   --->   "%store_ln97 = store i16 32768, i4 %P_0_addr_9" [./components.h:97]   --->   Operation 197 'store' 'store_ln97' <Predicate = (or_ln97_2 & and_ln97_2 & !and_ln97_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end15.i.i.i217" [./components.h:97]   --->   Operation 198 'br' 'br_ln97' <Predicate = (or_ln97_2 & and_ln97_2 & !and_ln97_1)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln97 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv" [./components.h:97]   --->   Operation 199 'br' 'br_ln97' <Predicate = (or_ln97_2 & !and_ln97_1)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.68ns)   --->   "%store_ln97 = store i16 32767, i4 %P_0_addr_9" [./components.h:97]   --->   Operation 200 'store' 'store_ln97' <Predicate = (or_ln97_2 & and_ln97_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln97 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv" [./components.h:97]   --->   Operation 201 'br' 'br_ln97' <Predicate = (or_ln97_2 & and_ln97_1)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (1.06ns)   --->   "%zext_ln98_2_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 0, i8 1, i8 0, i8 2, i8 0, i8 3, i8 0, i8 4, i8 0, i8 5, i8 0, i8 6, i8 0, i8 7, i8 0, i8 8, i8 0, i8 9, i8 0, i8 10, i8 0, i8 11, i8 0, i8 12, i8 0, i8 13, i8 0, i8 14, i8 0, i8 15, i8 0, i8 16, i8 0, i8 17, i8 0, i8 18, i8 0, i8 19, i8 0, i8 20, i8 0, i8 21, i8 0, i8 22, i8 0, i8 23, i8 0, i8 24, i8 0, i8 25, i8 0, i8 26, i8 0, i8 27, i8 0, i8 28, i8 0, i8 29, i8 0, i8 30, i8 0, i8 31, i8 0, i8 32, i8 0, i8 33, i8 0, i8 34, i8 0, i8 35, i8 0, i8 36, i8 0, i8 37, i8 1, i8 38, i8 1, i8 39, i8 1, i8 40, i8 1, i8 41, i8 1, i8 42, i8 1, i8 43, i8 1, i8 44, i8 1, i8 45, i8 1, i8 46, i8 1, i8 47, i8 1, i8 48, i8 1, i8 49, i8 1, i8 50, i8 1, i8 51, i8 1, i8 52, i8 1, i8 53, i8 2, i8 54, i8 2, i8 55, i8 2, i8 56, i8 2, i8 57, i8 2, i8 58, i8 2, i8 59, i8 2, i8 60, i8 2, i8 61, i8 2, i8 62, i8 2, i8 63, i8 3, i8 64, i8 3, i8 65, i8 3, i8 66, i8 3, i8 67, i8 3, i8 68, i8 3, i8 69, i8 3, i8 70, i8 3, i8 71, i8 4, i8 72, i8 4, i8 73, i8 4, i8 74, i8 4, i8 75, i8 4, i8 76, i8 4, i8 77, i8 5, i8 78, i8 5, i8 79, i8 5, i8 80, i8 5, i8 81, i8 5, i8 82, i8 6, i8 83, i8 6, i8 84, i8 6, i8 85, i8 6, i8 86, i8 6, i8 87, i8 7, i8 88, i8 7, i8 89, i8 7, i8 90, i8 7, i8 91, i8 8, i8 92, i8 8, i8 93, i8 8, i8 94, i8 8, i8 95, i8 9, i8 96, i8 9, i8 97, i8 9, i8 98, i8 10, i8 99, i8 10, i8 100, i8 10, i8 101, i8 10, i8 102, i8 11, i8 103, i8 11, i8 104, i8 11, i8 105, i8 12, i8 106, i8 12, i8 107, i8 12, i8 108, i8 13, i8 109, i8 13, i8 110, i8 14, i8 111, i8 14, i8 112, i8 14, i8 113, i8 15, i8 114, i8 15, i8 115, i8 15, i8 116, i8 16, i8 117, i8 16, i8 118, i8 17, i8 119, i8 17, i8 120, i8 18, i8 121, i8 18, i8 122, i8 18, i8 123, i8 19, i8 124, i8 19, i8 125, i8 20, i8 126, i8 20, i8 127, i8 21, i8 128, i8 21, i8 129, i8 22, i8 130, i8 22, i8 131, i8 23, i8 132, i8 23, i8 133, i8 24, i8 134, i8 24, i8 135, i8 25, i8 136, i8 26, i8 137, i8 26, i8 138, i8 27, i8 139, i8 27, i8 140, i8 28, i8 141, i8 29, i8 142, i8 29, i8 143, i8 30, i8 144, i8 30, i8 145, i8 31, i8 146, i8 32, i8 147, i8 32, i8 148, i8 33, i8 149, i8 34, i8 150, i8 34, i8 151, i8 35, i8 152, i8 36, i8 153, i8 36, i8 154, i8 37, i8 155, i8 38, i8 156, i8 39, i8 157, i8 39, i8 158, i8 40, i8 159, i8 41, i8 160, i8 42, i8 161, i8 42, i8 162, i8 43, i8 163, i8 44, i8 164, i8 45, i8 165, i8 46, i8 166, i8 47, i8 167, i8 47, i8 168, i8 48, i8 169, i8 49, i8 170, i8 50, i8 171, i8 51, i8 172, i8 52, i8 173, i8 53, i8 174, i8 54, i8 175, i8 55, i8 176, i8 55, i8 177, i8 56, i8 178, i8 57, i8 179, i8 58, i8 180, i8 59, i8 181, i8 60, i8 182, i8 61, i8 183, i8 62, i8 184, i8 63, i8 185, i8 64, i8 186, i8 65, i8 187, i8 67, i8 188, i8 68, i8 189, i8 69, i8 190, i8 70, i8 191, i8 71, i8 192, i8 72, i8 193, i8 73, i8 194, i8 74, i8 195, i8 75, i8 196, i8 77, i8 197, i8 78, i8 198, i8 79, i8 199, i8 80, i8 200, i8 81, i8 201, i8 83, i8 202, i8 84, i8 203, i8 85, i8 204, i8 86, i8 205, i8 88, i8 206, i8 89, i8 207, i8 90, i8 208, i8 92, i8 209, i8 93, i8 210, i8 94, i8 211, i8 96, i8 212, i8 97, i8 213, i8 98, i8 214, i8 100, i8 215, i8 101, i8 216, i8 103, i8 217, i8 104, i8 218, i8 105, i8 219, i8 107, i8 220, i8 108, i8 221, i8 110, i8 222, i8 111, i8 223, i8 113, i8 224, i8 114, i8 225, i8 116, i8 226, i8 117, i8 227, i8 119, i8 228, i8 121, i8 229, i8 122, i8 230, i8 124, i8 231, i8 125, i8 232, i8 127, i8 233, i8 129, i8 234, i8 130, i8 235, i8 132, i8 236, i8 134, i8 237, i8 135, i8 238, i8 137, i8 239, i8 139, i8 240, i8 141, i8 241, i8 142, i8 242, i8 144, i8 243, i8 146, i8 244, i8 148, i8 245, i8 150, i8 246, i8 151, i8 247, i8 153, i8 248, i8 155, i8 249, i8 157, i8 250, i8 159, i8 251, i8 161, i8 252, i8 163, i8 253, i8 165, i8 254, i8 167, i8 255, i8 169, i8 0, i8 %u_index" [./components.h:98]   --->   Operation 202 'sparsemux' 'zext_ln98_2_cast' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i8 %zext_ln98_2_cast" [./components.h:98]   --->   Operation 203 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [3/3] (0.99ns) (grouped into DSP with root node sub_ln98)   --->   "%mul_ln98 = mul i24 %zext_ln98_2, i24 %sext_ln91_1" [./components.h:98]   --->   Operation 204 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.39>
ST_15 : Operation 205 [2/3] (0.99ns) (grouped into DSP with root node sub_ln98)   --->   "%mul_ln98 = mul i24 %zext_ln98_2, i24 %sext_ln91_1" [./components.h:98]   --->   Operation 205 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 206 [1/1] (0.70ns)   --->   "%add_ln98 = add i4 %k, i4 3" [./components.h:98]   --->   Operation 206 'add' 'add_ln98' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i4 %add_ln98" [./components.h:98]   --->   Operation 207 'zext' 'zext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%P_0_addr_10 = getelementptr i16 %P_0, i64 0, i64 %zext_ln98_3" [./components.h:98]   --->   Operation 208 'getelementptr' 'P_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [2/2] (0.68ns)   --->   "%P_0_load_10 = load i4 %P_0_addr_10" [./components.h:98]   --->   Operation 209 'load' 'P_0_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 1.32>
ST_16 : Operation 210 [1/3] (0.00ns) (grouped into DSP with root node sub_ln98)   --->   "%mul_ln98 = mul i24 %zext_ln98_2, i24 %sext_ln91_1" [./components.h:98]   --->   Operation 210 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 211 [1/2] (0.68ns)   --->   "%P_0_load_10 = load i4 %P_0_addr_10" [./components.h:98]   --->   Operation 211 'load' 'P_0_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_10, i10 0" [./components.h:98]   --->   Operation 212 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i26 %shl_ln4" [./components.h:98]   --->   Operation 213 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node sub_ln98)   --->   "%sext_ln98_1 = sext i24 %mul_ln98" [./components.h:98]   --->   Operation 214 'sext' 'sext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln98 = sub i27 %sext_ln98, i27 %sext_ln98_1" [./components.h:98]   --->   Operation 215 'sub' 'sub_ln98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.82>
ST_17 : Operation 216 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln98 = sub i27 %sext_ln98, i27 %sext_ln98_1" [./components.h:98]   --->   Operation 216 'sub' 'sub_ln98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98, i32 26" [./components.h:98]   --->   Operation 217 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_1)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln98, i32 10, i32 25" [./components.h:98]   --->   Operation 218 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_1)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98, i32 9" [./components.h:98]   --->   Operation 219 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i27 %sub_ln98" [./components.h:98]   --->   Operation 220 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.71ns)   --->   "%icmp_ln98 = icmp_ne  i9 %trunc_ln98, i9 0" [./components.h:98]   --->   Operation 221 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98, i32 25" [./components.h:98]   --->   Operation 222 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_1)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98, i32 10" [./components.h:98]   --->   Operation 223 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_1)   --->   "%or_ln98 = or i1 %tmp_65, i1 %icmp_ln98" [./components.h:98]   --->   Operation 224 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_1)   --->   "%and_ln98 = and i1 %or_ln98, i1 %tmp_63" [./components.h:98]   --->   Operation 225 'and' 'and_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_1)   --->   "%zext_ln98 = zext i1 %and_ln98" [./components.h:98]   --->   Operation 226 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln98_1 = add i16 %trunc_ln5, i16 %zext_ln98" [./components.h:98]   --->   Operation 227 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (0.68ns)   --->   "%store_ln98 = store i16 %add_ln98_1, i4 %P_0_addr_10" [./components.h:98]   --->   Operation 228 'store' 'store_ln98' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln98_1, i32 15" [./components.h:98]   --->   Operation 229 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln98 = xor i1 %tmp_64, i1 1" [./components.h:98]   --->   Operation 230 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%or_ln98_6 = or i1 %tmp_66, i1 %xor_ln98" [./components.h:98]   --->   Operation 231 'or' 'or_ln98_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln98_2 = xor i1 %tmp_62, i1 %or_ln98_6" [./components.h:98]   --->   Operation 232 'xor' 'xor_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln98_1 = xor i1 %tmp_62, i1 1" [./components.h:98]   --->   Operation 233 'xor' 'xor_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln98_3 = xor i1 %xor_ln98_2, i1 1" [./components.h:98]   --->   Operation 234 'xor' 'xor_ln98_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%or_ln98_1 = or i1 %tmp_66, i1 %xor_ln98_3" [./components.h:98]   --->   Operation 235 'or' 'or_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98_1 = and i1 %or_ln98_1, i1 %xor_ln98_1" [./components.h:98]   --->   Operation 236 'and' 'and_ln98_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_2)   --->   "%or_ln98_8 = or i1 %tmp_64, i1 %tmp_66" [./components.h:98]   --->   Operation 237 'or' 'or_ln98_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_2)   --->   "%xor_ln98_4 = xor i1 %or_ln98_8, i1 1" [./components.h:98]   --->   Operation 238 'xor' 'xor_ln98_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98_2 = and i1 %tmp_62, i1 %xor_ln98_4" [./components.h:98]   --->   Operation 239 'and' 'and_ln98_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (0.12ns)   --->   "%or_ln98_2 = or i1 %and_ln98_2, i1 %and_ln98_1" [./components.h:98]   --->   Operation 240 'or' 'or_ln98_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %or_ln98_2, void %for.inc_ifconv, void %if.end.i.i.i25" [./components.h:98]   --->   Operation 241 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %and_ln98_1, void %if.else.i.i.i, void %if.then2.i.i.i" [./components.h:98]   --->   Operation 242 'br' 'br_ln98' <Predicate = (or_ln98_2)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %and_ln98_2, void %if.end15.i.i.i, void %if.then9.i.i.i" [./components.h:98]   --->   Operation 243 'br' 'br_ln98' <Predicate = (or_ln98_2 & !and_ln98_1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.06>
ST_18 : Operation 244 [1/1] (0.68ns)   --->   "%store_ln98 = store i16 32768, i4 %P_0_addr_10" [./components.h:98]   --->   Operation 244 'store' 'store_ln98' <Predicate = (or_ln98_2 & and_ln98_2 & !and_ln98_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln98 = br void %if.end15.i.i.i" [./components.h:98]   --->   Operation 245 'br' 'br_ln98' <Predicate = (or_ln98_2 & and_ln98_2 & !and_ln98_1)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc_ifconv" [./components.h:98]   --->   Operation 246 'br' 'br_ln98' <Predicate = (or_ln98_2 & !and_ln98_1)> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.68ns)   --->   "%store_ln98 = store i16 32767, i4 %P_0_addr_10" [./components.h:98]   --->   Operation 247 'store' 'store_ln98' <Predicate = (or_ln98_2 & and_ln98_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc_ifconv" [./components.h:98]   --->   Operation 248 'br' 'br_ln98' <Predicate = (or_ln98_2 & and_ln98_1)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%u_index_1 = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1" [./components.h:92]   --->   Operation 249 'load' 'u_index_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (1.06ns)   --->   "%zext_ln95_4_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 171, i8 1, i8 169, i8 2, i8 167, i8 3, i8 165, i8 4, i8 163, i8 5, i8 161, i8 6, i8 159, i8 7, i8 157, i8 8, i8 155, i8 9, i8 153, i8 10, i8 151, i8 11, i8 150, i8 12, i8 148, i8 13, i8 146, i8 14, i8 144, i8 15, i8 142, i8 16, i8 141, i8 17, i8 139, i8 18, i8 137, i8 19, i8 135, i8 20, i8 134, i8 21, i8 132, i8 22, i8 130, i8 23, i8 129, i8 24, i8 127, i8 25, i8 125, i8 26, i8 124, i8 27, i8 122, i8 28, i8 121, i8 29, i8 119, i8 30, i8 117, i8 31, i8 116, i8 32, i8 114, i8 33, i8 113, i8 34, i8 111, i8 35, i8 110, i8 36, i8 108, i8 37, i8 107, i8 38, i8 105, i8 39, i8 104, i8 40, i8 103, i8 41, i8 101, i8 42, i8 100, i8 43, i8 98, i8 44, i8 97, i8 45, i8 96, i8 46, i8 94, i8 47, i8 93, i8 48, i8 92, i8 49, i8 90, i8 50, i8 89, i8 51, i8 88, i8 52, i8 86, i8 53, i8 85, i8 54, i8 84, i8 55, i8 83, i8 56, i8 81, i8 57, i8 80, i8 58, i8 79, i8 59, i8 78, i8 60, i8 77, i8 61, i8 75, i8 62, i8 74, i8 63, i8 73, i8 64, i8 72, i8 65, i8 71, i8 66, i8 70, i8 67, i8 69, i8 68, i8 68, i8 69, i8 67, i8 70, i8 65, i8 71, i8 64, i8 72, i8 63, i8 73, i8 62, i8 74, i8 61, i8 75, i8 60, i8 76, i8 59, i8 77, i8 58, i8 78, i8 57, i8 79, i8 56, i8 80, i8 55, i8 81, i8 55, i8 82, i8 54, i8 83, i8 53, i8 84, i8 52, i8 85, i8 51, i8 86, i8 50, i8 87, i8 49, i8 88, i8 48, i8 89, i8 47, i8 90, i8 47, i8 91, i8 46, i8 92, i8 45, i8 93, i8 44, i8 94, i8 43, i8 95, i8 42, i8 96, i8 42, i8 97, i8 41, i8 98, i8 40, i8 99, i8 39, i8 100, i8 39, i8 101, i8 38, i8 102, i8 37, i8 103, i8 36, i8 104, i8 36, i8 105, i8 35, i8 106, i8 34, i8 107, i8 34, i8 108, i8 33, i8 109, i8 32, i8 110, i8 32, i8 111, i8 31, i8 112, i8 30, i8 113, i8 30, i8 114, i8 29, i8 115, i8 29, i8 116, i8 28, i8 117, i8 27, i8 118, i8 27, i8 119, i8 26, i8 120, i8 26, i8 121, i8 25, i8 122, i8 24, i8 123, i8 24, i8 124, i8 23, i8 125, i8 23, i8 126, i8 22, i8 127, i8 22, i8 128, i8 21, i8 129, i8 21, i8 130, i8 20, i8 131, i8 20, i8 132, i8 19, i8 133, i8 19, i8 134, i8 18, i8 135, i8 18, i8 136, i8 18, i8 137, i8 17, i8 138, i8 17, i8 139, i8 16, i8 140, i8 16, i8 141, i8 15, i8 142, i8 15, i8 143, i8 15, i8 144, i8 14, i8 145, i8 14, i8 146, i8 14, i8 147, i8 13, i8 148, i8 13, i8 149, i8 12, i8 150, i8 12, i8 151, i8 12, i8 152, i8 11, i8 153, i8 11, i8 154, i8 11, i8 155, i8 10, i8 156, i8 10, i8 157, i8 10, i8 158, i8 10, i8 159, i8 9, i8 160, i8 9, i8 161, i8 9, i8 162, i8 8, i8 163, i8 8, i8 164, i8 8, i8 165, i8 8, i8 166, i8 7, i8 167, i8 7, i8 168, i8 7, i8 169, i8 7, i8 170, i8 6, i8 171, i8 6, i8 172, i8 6, i8 173, i8 6, i8 174, i8 6, i8 175, i8 5, i8 176, i8 5, i8 177, i8 5, i8 178, i8 5, i8 179, i8 5, i8 180, i8 4, i8 181, i8 4, i8 182, i8 4, i8 183, i8 4, i8 184, i8 4, i8 185, i8 4, i8 186, i8 3, i8 187, i8 3, i8 188, i8 3, i8 189, i8 3, i8 190, i8 3, i8 191, i8 3, i8 192, i8 3, i8 193, i8 3, i8 194, i8 2, i8 195, i8 2, i8 196, i8 2, i8 197, i8 2, i8 198, i8 2, i8 199, i8 2, i8 200, i8 2, i8 201, i8 2, i8 202, i8 2, i8 203, i8 2, i8 204, i8 1, i8 205, i8 1, i8 206, i8 1, i8 207, i8 1, i8 208, i8 1, i8 209, i8 1, i8 210, i8 1, i8 211, i8 1, i8 212, i8 1, i8 213, i8 1, i8 214, i8 1, i8 215, i8 1, i8 216, i8 1, i8 217, i8 1, i8 218, i8 1, i8 219, i8 1, i8 220, i8 0, i8 221, i8 0, i8 222, i8 0, i8 223, i8 0, i8 224, i8 0, i8 225, i8 0, i8 226, i8 0, i8 227, i8 0, i8 228, i8 0, i8 229, i8 0, i8 230, i8 0, i8 231, i8 0, i8 232, i8 0, i8 233, i8 0, i8 234, i8 0, i8 235, i8 0, i8 236, i8 0, i8 237, i8 0, i8 238, i8 0, i8 239, i8 0, i8 240, i8 0, i8 241, i8 0, i8 242, i8 0, i8 243, i8 0, i8 244, i8 0, i8 245, i8 0, i8 246, i8 0, i8 247, i8 0, i8 248, i8 0, i8 249, i8 0, i8 250, i8 0, i8 251, i8 0, i8 252, i8 0, i8 253, i8 0, i8 254, i8 0, i8 255, i8 0, i8 0, i8 %u_index_1" [./components.h:95]   --->   Operation 250 'sparsemux' 'zext_ln95_4_cast' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i8 %zext_ln95_4_cast" [./components.h:95]   --->   Operation 251 'zext' 'zext_ln95_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [3/3] (0.99ns) (grouped into DSP with root node sub_ln95_1)   --->   "%mul_ln95_1 = mul i24 %zext_ln95_4, i24 %sext_ln91_1" [./components.h:95]   --->   Operation 252 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 0.99>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%k_4 = load i4 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1" [./components.h:91]   --->   Operation 253 'load' 'k_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 254 [2/3] (0.99ns) (grouped into DSP with root node sub_ln95_1)   --->   "%mul_ln95_1 = mul i24 %zext_ln95_4, i24 %sext_ln91_1" [./components.h:95]   --->   Operation 254 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i4, i4 %k_4, i4 3" [./components.h:95]   --->   Operation 255 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.12ns)   --->   "%xor_ln95_10 = xor i1 %bit_sel, i1 1" [./components.h:95]   --->   Operation 256 'xor' 'xor_ln95_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = trunc i4 %k_4" [./components.h:95]   --->   Operation 257 'trunc' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%add_ln95_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln95_10, i3 %trunc_ln95_2" [./components.h:95]   --->   Operation 258 'bitconcatenate' 'add_ln95_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i4 %add_ln95_2" [./components.h:95]   --->   Operation 259 'zext' 'zext_ln95_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%P_0_addr_11 = getelementptr i16 %P_0, i64 0, i64 %zext_ln95_5" [./components.h:95]   --->   Operation 260 'getelementptr' 'P_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 261 [2/2] (0.68ns)   --->   "%P_0_load_11 = load i4 %P_0_addr_11" [./components.h:95]   --->   Operation 261 'load' 'P_0_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 1.32>
ST_20 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node sub_ln95_1)   --->   "%mul_ln95_1 = mul i24 %zext_ln95_4, i24 %sext_ln91_1" [./components.h:95]   --->   Operation 262 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 263 [1/2] (0.68ns)   --->   "%P_0_load_11 = load i4 %P_0_addr_11" [./components.h:95]   --->   Operation 263 'load' 'P_0_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln95_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_11, i10 0" [./components.h:95]   --->   Operation 264 'bitconcatenate' 'shl_ln95_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln95_2 = sext i26 %shl_ln95_1" [./components.h:95]   --->   Operation 265 'sext' 'sext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into DSP with root node sub_ln95_1)   --->   "%sext_ln95_3 = sext i24 %mul_ln95_1" [./components.h:95]   --->   Operation 266 'sext' 'sext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 267 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln95_1 = sub i27 %sext_ln95_2, i27 %sext_ln95_3" [./components.h:95]   --->   Operation 267 'sub' 'sub_ln95_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 2.82>
ST_21 : Operation 268 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln95_1 = sub i27 %sext_ln95_2, i27 %sext_ln95_3" [./components.h:95]   --->   Operation 268 'sub' 'sub_ln95_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95_1, i32 26" [./components.h:95]   --->   Operation 269 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_1)   --->   "%trunc_ln95_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln95_1, i32 10, i32 25" [./components.h:95]   --->   Operation 270 'partselect' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_1)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95_1, i32 9" [./components.h:95]   --->   Operation 271 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = trunc i27 %sub_ln95_1" [./components.h:95]   --->   Operation 272 'trunc' 'trunc_ln95_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (0.71ns)   --->   "%icmp_ln95_1 = icmp_ne  i9 %trunc_ln95_3, i9 0" [./components.h:95]   --->   Operation 273 'icmp' 'icmp_ln95_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95_1, i32 25" [./components.h:95]   --->   Operation 274 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_1)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95_1, i32 10" [./components.h:95]   --->   Operation 275 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_1)   --->   "%or_ln95_3 = or i1 %tmp_70, i1 %icmp_ln95_1" [./components.h:95]   --->   Operation 276 'or' 'or_ln95_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_1)   --->   "%and_ln95_3 = and i1 %or_ln95_3, i1 %tmp_68" [./components.h:95]   --->   Operation 277 'and' 'and_ln95_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_1)   --->   "%zext_ln95_1 = zext i1 %and_ln95_3" [./components.h:95]   --->   Operation 278 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln95_1 = add i16 %trunc_ln95_1, i16 %zext_ln95_1" [./components.h:95]   --->   Operation 279 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.68ns)   --->   "%store_ln95 = store i16 %add_ln95_1, i4 %P_0_addr_11" [./components.h:95]   --->   Operation 280 'store' 'store_ln95' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln95_1, i32 15" [./components.h:95]   --->   Operation 281 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_4)   --->   "%xor_ln95_5 = xor i1 %tmp_69, i1 1" [./components.h:95]   --->   Operation 282 'xor' 'xor_ln95_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_4)   --->   "%or_ln95_7 = or i1 %tmp_71, i1 %xor_ln95_5" [./components.h:95]   --->   Operation 283 'or' 'or_ln95_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_4)   --->   "%xor_ln95_6 = xor i1 %tmp_67, i1 %or_ln95_7" [./components.h:95]   --->   Operation 284 'xor' 'xor_ln95_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_4)   --->   "%xor_ln95_7 = xor i1 %tmp_67, i1 1" [./components.h:95]   --->   Operation 285 'xor' 'xor_ln95_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_4)   --->   "%xor_ln95_8 = xor i1 %xor_ln95_6, i1 1" [./components.h:95]   --->   Operation 286 'xor' 'xor_ln95_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_4)   --->   "%or_ln95_4 = or i1 %tmp_71, i1 %xor_ln95_8" [./components.h:95]   --->   Operation 287 'or' 'or_ln95_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 288 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln95_4 = and i1 %or_ln95_4, i1 %xor_ln95_7" [./components.h:95]   --->   Operation 288 'and' 'and_ln95_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_5)   --->   "%or_ln95_9 = or i1 %tmp_69, i1 %tmp_71" [./components.h:95]   --->   Operation 289 'or' 'or_ln95_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_5)   --->   "%xor_ln95_9 = xor i1 %or_ln95_9, i1 1" [./components.h:95]   --->   Operation 290 'xor' 'xor_ln95_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln95_5 = and i1 %tmp_67, i1 %xor_ln95_9" [./components.h:95]   --->   Operation 291 'and' 'and_ln95_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (0.12ns)   --->   "%or_ln95_5 = or i1 %and_ln95_5, i1 %and_ln95_4" [./components.h:95]   --->   Operation 292 'or' 'or_ln95_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %or_ln95_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv, void %if.end.i.i.i588.1" [./components.h:95]   --->   Operation 293 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %and_ln95_4, void %if.else.i.i.i596.1, void %if.then2.i.i.i595.1" [./components.h:95]   --->   Operation 294 'br' 'br_ln95' <Predicate = (or_ln95_5)> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %and_ln95_5, void %if.end15.i.i.i601.1, void %if.then9.i.i.i600.1" [./components.h:95]   --->   Operation 295 'br' 'br_ln95' <Predicate = (or_ln95_5 & !and_ln95_4)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.06>
ST_22 : Operation 296 [1/1] (0.68ns)   --->   "%store_ln95 = store i16 32768, i4 %P_0_addr_11" [./components.h:95]   --->   Operation 296 'store' 'store_ln95' <Predicate = (or_ln95_5 & and_ln95_5 & !and_ln95_4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln95 = br void %if.end15.i.i.i601.1" [./components.h:95]   --->   Operation 297 'br' 'br_ln95' <Predicate = (or_ln95_5 & and_ln95_5 & !and_ln95_4)> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv" [./components.h:95]   --->   Operation 298 'br' 'br_ln95' <Predicate = (or_ln95_5 & !and_ln95_4)> <Delay = 0.00>
ST_22 : Operation 299 [1/1] (0.68ns)   --->   "%store_ln95 = store i16 32767, i4 %P_0_addr_11" [./components.h:95]   --->   Operation 299 'store' 'store_ln95' <Predicate = (or_ln95_5 & and_ln95_4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv" [./components.h:95]   --->   Operation 300 'br' 'br_ln95' <Predicate = (or_ln95_5 & and_ln95_4)> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (1.06ns)   --->   "%zext_ln96_4_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 683, i8 1, i10 683, i8 2, i10 683, i8 3, i10 683, i8 4, i10 682, i8 5, i10 682, i8 6, i10 682, i8 7, i10 682, i8 8, i10 682, i8 9, i10 681, i8 10, i10 681, i8 11, i10 681, i8 12, i10 680, i8 13, i10 680, i8 14, i10 680, i8 15, i10 679, i8 16, i10 679, i8 17, i10 678, i8 18, i10 678, i8 19, i10 677, i8 20, i10 677, i8 21, i10 676, i8 22, i10 675, i8 23, i10 675, i8 24, i10 674, i8 25, i10 673, i8 26, i10 673, i8 27, i10 672, i8 28, i10 671, i8 29, i10 670, i8 30, i10 669, i8 31, i10 669, i8 32, i10 668, i8 33, i10 667, i8 34, i10 666, i8 35, i10 665, i8 36, i10 664, i8 37, i10 663, i8 38, i10 662, i8 39, i10 661, i8 40, i10 660, i8 41, i10 659, i8 42, i10 657, i8 43, i10 656, i8 44, i10 655, i8 45, i10 654, i8 46, i10 653, i8 47, i10 651, i8 48, i10 650, i8 49, i10 649, i8 50, i10 647, i8 51, i10 646, i8 52, i10 645, i8 53, i10 643, i8 54, i10 642, i8 55, i10 640, i8 56, i10 639, i8 57, i10 638, i8 58, i10 636, i8 59, i10 635, i8 60, i10 633, i8 61, i10 631, i8 62, i10 630, i8 63, i10 628, i8 64, i10 627, i8 65, i10 625, i8 66, i10 623, i8 67, i10 622, i8 68, i10 620, i8 69, i10 618, i8 70, i10 617, i8 71, i10 615, i8 72, i10 613, i8 73, i10 611, i8 74, i10 609, i8 75, i10 608, i8 76, i10 606, i8 77, i10 604, i8 78, i10 602, i8 79, i10 600, i8 80, i10 598, i8 81, i10 596, i8 82, i10 594, i8 83, i10 592, i8 84, i10 591, i8 85, i10 589, i8 86, i10 587, i8 87, i10 584, i8 88, i10 582, i8 89, i10 580, i8 90, i10 578, i8 91, i10 576, i8 92, i10 574, i8 93, i10 572, i8 94, i10 570, i8 95, i10 568, i8 96, i10 566, i8 97, i10 564, i8 98, i10 561, i8 99, i10 559, i8 100, i10 557, i8 101, i10 555, i8 102, i10 552, i8 103, i10 550, i8 104, i10 548, i8 105, i10 546, i8 106, i10 543, i8 107, i10 541, i8 108, i10 539, i8 109, i10 537, i8 110, i10 534, i8 111, i10 532, i8 112, i10 530, i8 113, i10 527, i8 114, i10 525, i8 115, i10 522, i8 116, i10 520, i8 117, i10 518, i8 118, i10 515, i8 119, i10 513, i8 120, i10 510, i8 121, i10 508, i8 122, i10 506, i8 123, i10 503, i8 124, i10 501, i8 125, i10 498, i8 126, i10 496, i8 127, i10 493, i8 128, i10 491, i8 129, i10 488, i8 130, i10 486, i8 131, i10 483, i8 132, i10 481, i8 133, i10 478, i8 134, i10 476, i8 135, i10 473, i8 136, i10 470, i8 137, i10 468, i8 138, i10 465, i8 139, i10 463, i8 140, i10 460, i8 141, i10 458, i8 142, i10 455, i8 143, i10 452, i8 144, i10 450, i8 145, i10 447, i8 146, i10 445, i8 147, i10 442, i8 148, i10 439, i8 149, i10 437, i8 150, i10 434, i8 151, i10 431, i8 152, i10 429, i8 153, i10 426, i8 154, i10 424, i8 155, i10 421, i8 156, i10 418, i8 157, i10 416, i8 158, i10 413, i8 159, i10 410, i8 160, i10 408, i8 161, i10 405, i8 162, i10 402, i8 163, i10 400, i8 164, i10 397, i8 165, i10 394, i8 166, i10 392, i8 167, i10 389, i8 168, i10 386, i8 169, i10 384, i8 170, i10 381, i8 171, i10 378, i8 172, i10 376, i8 173, i10 373, i8 174, i10 370, i8 175, i10 368, i8 176, i10 365, i8 177, i10 362, i8 178, i10 360, i8 179, i10 357, i8 180, i10 354, i8 181, i10 352, i8 182, i10 349, i8 183, i10 346, i8 184, i10 344, i8 185, i10 341, i8 186, i10 338, i8 187, i10 336, i8 188, i10 333, i8 189, i10 331, i8 190, i10 328, i8 191, i10 325, i8 192, i10 323, i8 193, i10 320, i8 194, i10 317, i8 195, i10 315, i8 196, i10 312, i8 197, i10 310, i8 198, i10 307, i8 199, i10 304, i8 200, i10 302, i8 201, i10 299, i8 202, i10 297, i8 203, i10 294, i8 204, i10 292, i8 205, i10 289, i8 206, i10 286, i8 207, i10 284, i8 208, i10 281, i8 209, i10 279, i8 210, i10 276, i8 211, i10 274, i8 212, i10 271, i8 213, i10 269, i8 214, i10 266, i8 215, i10 264, i8 216, i10 261, i8 217, i10 259, i8 218, i10 256, i8 219, i10 254, i8 220, i10 251, i8 221, i10 249, i8 222, i10 246, i8 223, i10 244, i8 224, i10 242, i8 225, i10 239, i8 226, i10 237, i8 227, i10 234, i8 228, i10 232, i8 229, i10 230, i8 230, i10 227, i8 231, i10 225, i8 232, i10 223, i8 233, i10 220, i8 234, i10 218, i8 235, i10 216, i8 236, i10 214, i8 237, i10 211, i8 238, i10 209, i8 239, i10 207, i8 240, i10 205, i8 241, i10 202, i8 242, i10 200, i8 243, i10 198, i8 244, i10 196, i8 245, i10 194, i8 246, i10 191, i8 247, i10 189, i8 248, i10 187, i8 249, i10 185, i8 250, i10 183, i8 251, i10 181, i8 252, i10 179, i8 253, i10 177, i8 254, i10 175, i8 255, i10 173, i10 0, i8 %u_index_1" [./components.h:96]   --->   Operation 301 'sparsemux' 'zext_ln96_4_cast' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln96_4 = zext i10 %zext_ln96_4_cast" [./components.h:96]   --->   Operation 302 'zext' 'zext_ln96_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 303 [3/3] (0.99ns) (grouped into DSP with root node sub_ln96_1)   --->   "%mul_ln96_1 = mul i26 %zext_ln96_4, i26 %sext_ln91" [./components.h:96]   --->   Operation 303 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.39>
ST_23 : Operation 304 [2/3] (0.99ns) (grouped into DSP with root node sub_ln96_1)   --->   "%mul_ln96_1 = mul i26 %zext_ln96_4, i26 %sext_ln91" [./components.h:96]   --->   Operation 304 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 305 [1/1] (0.70ns)   --->   "%add_ln96_2 = add i4 %k_4, i4 9" [./components.h:96]   --->   Operation 305 'add' 'add_ln96_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln96_5 = zext i4 %add_ln96_2" [./components.h:96]   --->   Operation 306 'zext' 'zext_ln96_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%P_0_addr_12 = getelementptr i16 %P_0, i64 0, i64 %zext_ln96_5" [./components.h:96]   --->   Operation 307 'getelementptr' 'P_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [2/2] (0.68ns)   --->   "%P_0_load_12 = load i4 %P_0_addr_12" [./components.h:96]   --->   Operation 308 'load' 'P_0_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 1.32>
ST_24 : Operation 309 [1/3] (0.00ns) (grouped into DSP with root node sub_ln96_1)   --->   "%mul_ln96_1 = mul i26 %zext_ln96_4, i26 %sext_ln91" [./components.h:96]   --->   Operation 309 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 310 [1/2] (0.68ns)   --->   "%P_0_load_12 = load i4 %P_0_addr_12" [./components.h:96]   --->   Operation 310 'load' 'P_0_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln96_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_12, i10 0" [./components.h:96]   --->   Operation 311 'bitconcatenate' 'shl_ln96_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i26 %shl_ln96_1" [./components.h:96]   --->   Operation 312 'sext' 'sext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns) (grouped into DSP with root node sub_ln96_1)   --->   "%sext_ln96_3 = sext i26 %mul_ln96_1" [./components.h:96]   --->   Operation 313 'sext' 'sext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 314 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln96_1 = sub i27 %sext_ln96_2, i27 %sext_ln96_3" [./components.h:96]   --->   Operation 314 'sub' 'sub_ln96_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 2.82>
ST_25 : Operation 315 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln96_1 = sub i27 %sext_ln96_2, i27 %sext_ln96_3" [./components.h:96]   --->   Operation 315 'sub' 'sub_ln96_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96_1, i32 26" [./components.h:96]   --->   Operation 316 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_3)   --->   "%trunc_ln96_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln96_1, i32 10, i32 25" [./components.h:96]   --->   Operation 317 'partselect' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_3)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96_1, i32 9" [./components.h:96]   --->   Operation 318 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i27 %sub_ln96_1" [./components.h:96]   --->   Operation 319 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.71ns)   --->   "%icmp_ln96_1 = icmp_ne  i9 %trunc_ln96_2, i9 0" [./components.h:96]   --->   Operation 320 'icmp' 'icmp_ln96_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96_1, i32 25" [./components.h:96]   --->   Operation 321 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_3)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96_1, i32 10" [./components.h:96]   --->   Operation 322 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_3)   --->   "%or_ln96_3 = or i1 %tmp_75, i1 %icmp_ln96_1" [./components.h:96]   --->   Operation 323 'or' 'or_ln96_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_3)   --->   "%and_ln96_3 = and i1 %or_ln96_3, i1 %tmp_73" [./components.h:96]   --->   Operation 324 'and' 'and_ln96_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln96_3)   --->   "%zext_ln96_1 = zext i1 %and_ln96_3" [./components.h:96]   --->   Operation 325 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln96_3 = add i16 %trunc_ln96_1, i16 %zext_ln96_1" [./components.h:96]   --->   Operation 326 'add' 'add_ln96_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 327 [1/1] (0.68ns)   --->   "%store_ln96 = store i16 %add_ln96_3, i4 %P_0_addr_12" [./components.h:96]   --->   Operation 327 'store' 'store_ln96' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln96_3, i32 15" [./components.h:96]   --->   Operation 328 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_4)   --->   "%xor_ln96_5 = xor i1 %tmp_74, i1 1" [./components.h:96]   --->   Operation 329 'xor' 'xor_ln96_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_4)   --->   "%or_ln96_7 = or i1 %tmp_76, i1 %xor_ln96_5" [./components.h:96]   --->   Operation 330 'or' 'or_ln96_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_4)   --->   "%xor_ln96_6 = xor i1 %tmp_72, i1 %or_ln96_7" [./components.h:96]   --->   Operation 331 'xor' 'xor_ln96_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_4)   --->   "%xor_ln96_7 = xor i1 %tmp_72, i1 1" [./components.h:96]   --->   Operation 332 'xor' 'xor_ln96_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_4)   --->   "%xor_ln96_8 = xor i1 %xor_ln96_6, i1 1" [./components.h:96]   --->   Operation 333 'xor' 'xor_ln96_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_4)   --->   "%or_ln96_4 = or i1 %tmp_76, i1 %xor_ln96_8" [./components.h:96]   --->   Operation 334 'or' 'or_ln96_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 335 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln96_4 = and i1 %or_ln96_4, i1 %xor_ln96_7" [./components.h:96]   --->   Operation 335 'and' 'and_ln96_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_5)   --->   "%or_ln96_9 = or i1 %tmp_74, i1 %tmp_76" [./components.h:96]   --->   Operation 336 'or' 'or_ln96_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln96_5)   --->   "%xor_ln96_9 = xor i1 %or_ln96_9, i1 1" [./components.h:96]   --->   Operation 337 'xor' 'xor_ln96_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 338 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln96_5 = and i1 %tmp_72, i1 %xor_ln96_9" [./components.h:96]   --->   Operation 338 'and' 'and_ln96_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 339 [1/1] (0.12ns)   --->   "%or_ln96_5 = or i1 %and_ln96_5, i1 %and_ln96_4" [./components.h:96]   --->   Operation 339 'or' 'or_ln96_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %or_ln96_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv, void %if.end.i.i.i396.1" [./components.h:96]   --->   Operation 340 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %and_ln96_4, void %if.else.i.i.i404.1, void %if.then2.i.i.i403.1" [./components.h:96]   --->   Operation 341 'br' 'br_ln96' <Predicate = (or_ln96_5)> <Delay = 0.00>
ST_25 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %and_ln96_5, void %if.end15.i.i.i409.1, void %if.then9.i.i.i408.1" [./components.h:96]   --->   Operation 342 'br' 'br_ln96' <Predicate = (or_ln96_5 & !and_ln96_4)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.06>
ST_26 : Operation 343 [1/1] (0.68ns)   --->   "%store_ln96 = store i16 32768, i4 %P_0_addr_12" [./components.h:96]   --->   Operation 343 'store' 'store_ln96' <Predicate = (or_ln96_5 & and_ln96_5 & !and_ln96_4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_26 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end15.i.i.i409.1" [./components.h:96]   --->   Operation 344 'br' 'br_ln96' <Predicate = (or_ln96_5 & and_ln96_5 & !and_ln96_4)> <Delay = 0.00>
ST_26 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv" [./components.h:96]   --->   Operation 345 'br' 'br_ln96' <Predicate = (or_ln96_5 & !and_ln96_4)> <Delay = 0.00>
ST_26 : Operation 346 [1/1] (0.68ns)   --->   "%store_ln96 = store i16 32767, i4 %P_0_addr_12" [./components.h:96]   --->   Operation 346 'store' 'store_ln96' <Predicate = (or_ln96_5 & and_ln96_4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv" [./components.h:96]   --->   Operation 347 'br' 'br_ln96' <Predicate = (or_ln96_5 & and_ln96_4)> <Delay = 0.00>
ST_26 : Operation 348 [1/1] (1.06ns)   --->   "%zext_ln97_4_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 171, i8 1, i10 173, i8 2, i10 175, i8 3, i10 177, i8 4, i10 179, i8 5, i10 181, i8 6, i10 183, i8 7, i10 185, i8 8, i10 187, i8 9, i10 189, i8 10, i10 191, i8 11, i10 194, i8 12, i10 196, i8 13, i10 198, i8 14, i10 200, i8 15, i10 202, i8 16, i10 205, i8 17, i10 207, i8 18, i10 209, i8 19, i10 211, i8 20, i10 214, i8 21, i10 216, i8 22, i10 218, i8 23, i10 220, i8 24, i10 223, i8 25, i10 225, i8 26, i10 227, i8 27, i10 230, i8 28, i10 232, i8 29, i10 234, i8 30, i10 237, i8 31, i10 239, i8 32, i10 242, i8 33, i10 244, i8 34, i10 246, i8 35, i10 249, i8 36, i10 251, i8 37, i10 254, i8 38, i10 256, i8 39, i10 259, i8 40, i10 261, i8 41, i10 264, i8 42, i10 266, i8 43, i10 269, i8 44, i10 271, i8 45, i10 274, i8 46, i10 276, i8 47, i10 279, i8 48, i10 281, i8 49, i10 284, i8 50, i10 286, i8 51, i10 289, i8 52, i10 292, i8 53, i10 294, i8 54, i10 297, i8 55, i10 299, i8 56, i10 302, i8 57, i10 304, i8 58, i10 307, i8 59, i10 310, i8 60, i10 312, i8 61, i10 315, i8 62, i10 317, i8 63, i10 320, i8 64, i10 323, i8 65, i10 325, i8 66, i10 328, i8 67, i10 331, i8 68, i10 333, i8 69, i10 336, i8 70, i10 338, i8 71, i10 341, i8 72, i10 344, i8 73, i10 346, i8 74, i10 349, i8 75, i10 352, i8 76, i10 354, i8 77, i10 357, i8 78, i10 360, i8 79, i10 362, i8 80, i10 365, i8 81, i10 368, i8 82, i10 370, i8 83, i10 373, i8 84, i10 376, i8 85, i10 378, i8 86, i10 381, i8 87, i10 384, i8 88, i10 386, i8 89, i10 389, i8 90, i10 392, i8 91, i10 394, i8 92, i10 397, i8 93, i10 400, i8 94, i10 402, i8 95, i10 405, i8 96, i10 408, i8 97, i10 410, i8 98, i10 413, i8 99, i10 416, i8 100, i10 418, i8 101, i10 421, i8 102, i10 424, i8 103, i10 426, i8 104, i10 429, i8 105, i10 431, i8 106, i10 434, i8 107, i10 437, i8 108, i10 439, i8 109, i10 442, i8 110, i10 445, i8 111, i10 447, i8 112, i10 450, i8 113, i10 452, i8 114, i10 455, i8 115, i10 458, i8 116, i10 460, i8 117, i10 463, i8 118, i10 465, i8 119, i10 468, i8 120, i10 470, i8 121, i10 473, i8 122, i10 476, i8 123, i10 478, i8 124, i10 481, i8 125, i10 483, i8 126, i10 486, i8 127, i10 488, i8 128, i10 491, i8 129, i10 493, i8 130, i10 496, i8 131, i10 498, i8 132, i10 501, i8 133, i10 503, i8 134, i10 506, i8 135, i10 508, i8 136, i10 510, i8 137, i10 513, i8 138, i10 515, i8 139, i10 518, i8 140, i10 520, i8 141, i10 522, i8 142, i10 525, i8 143, i10 527, i8 144, i10 530, i8 145, i10 532, i8 146, i10 534, i8 147, i10 537, i8 148, i10 539, i8 149, i10 541, i8 150, i10 543, i8 151, i10 546, i8 152, i10 548, i8 153, i10 550, i8 154, i10 552, i8 155, i10 555, i8 156, i10 557, i8 157, i10 559, i8 158, i10 561, i8 159, i10 564, i8 160, i10 566, i8 161, i10 568, i8 162, i10 570, i8 163, i10 572, i8 164, i10 574, i8 165, i10 576, i8 166, i10 578, i8 167, i10 580, i8 168, i10 582, i8 169, i10 584, i8 170, i10 587, i8 171, i10 589, i8 172, i10 591, i8 173, i10 592, i8 174, i10 594, i8 175, i10 596, i8 176, i10 598, i8 177, i10 600, i8 178, i10 602, i8 179, i10 604, i8 180, i10 606, i8 181, i10 608, i8 182, i10 609, i8 183, i10 611, i8 184, i10 613, i8 185, i10 615, i8 186, i10 617, i8 187, i10 618, i8 188, i10 620, i8 189, i10 622, i8 190, i10 623, i8 191, i10 625, i8 192, i10 627, i8 193, i10 628, i8 194, i10 630, i8 195, i10 631, i8 196, i10 633, i8 197, i10 635, i8 198, i10 636, i8 199, i10 638, i8 200, i10 639, i8 201, i10 640, i8 202, i10 642, i8 203, i10 643, i8 204, i10 645, i8 205, i10 646, i8 206, i10 647, i8 207, i10 649, i8 208, i10 650, i8 209, i10 651, i8 210, i10 653, i8 211, i10 654, i8 212, i10 655, i8 213, i10 656, i8 214, i10 657, i8 215, i10 659, i8 216, i10 660, i8 217, i10 661, i8 218, i10 662, i8 219, i10 663, i8 220, i10 664, i8 221, i10 665, i8 222, i10 666, i8 223, i10 667, i8 224, i10 668, i8 225, i10 669, i8 226, i10 669, i8 227, i10 670, i8 228, i10 671, i8 229, i10 672, i8 230, i10 673, i8 231, i10 673, i8 232, i10 674, i8 233, i10 675, i8 234, i10 675, i8 235, i10 676, i8 236, i10 677, i8 237, i10 677, i8 238, i10 678, i8 239, i10 678, i8 240, i10 679, i8 241, i10 679, i8 242, i10 680, i8 243, i10 680, i8 244, i10 680, i8 245, i10 681, i8 246, i10 681, i8 247, i10 681, i8 248, i10 682, i8 249, i10 682, i8 250, i10 682, i8 251, i10 682, i8 252, i10 682, i8 253, i10 683, i8 254, i10 683, i8 255, i10 683, i10 0, i8 %u_index_1" [./components.h:97]   --->   Operation 348 'sparsemux' 'zext_ln97_4_cast' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln97_4 = zext i10 %zext_ln97_4_cast" [./components.h:97]   --->   Operation 349 'zext' 'zext_ln97_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 350 [3/3] (0.99ns) (grouped into DSP with root node sub_ln97_1)   --->   "%mul_ln97_1 = mul i26 %zext_ln97_4, i26 %sext_ln91" [./components.h:97]   --->   Operation 350 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.39>
ST_27 : Operation 351 [2/3] (0.99ns) (grouped into DSP with root node sub_ln97_1)   --->   "%mul_ln97_1 = mul i26 %zext_ln97_4, i26 %sext_ln91" [./components.h:97]   --->   Operation 351 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 352 [1/1] (0.70ns)   --->   "%add_ln97_2 = add i4 %k_4, i4 10" [./components.h:97]   --->   Operation 352 'add' 'add_ln97_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln97_5 = zext i4 %add_ln97_2" [./components.h:97]   --->   Operation 353 'zext' 'zext_ln97_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 354 [1/1] (0.00ns)   --->   "%P_0_addr_13 = getelementptr i16 %P_0, i64 0, i64 %zext_ln97_5" [./components.h:97]   --->   Operation 354 'getelementptr' 'P_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 355 [2/2] (0.68ns)   --->   "%P_0_load_13 = load i4 %P_0_addr_13" [./components.h:97]   --->   Operation 355 'load' 'P_0_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 1.32>
ST_28 : Operation 356 [1/3] (0.00ns) (grouped into DSP with root node sub_ln97_1)   --->   "%mul_ln97_1 = mul i26 %zext_ln97_4, i26 %sext_ln91" [./components.h:97]   --->   Operation 356 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 357 [1/2] (0.68ns)   --->   "%P_0_load_13 = load i4 %P_0_addr_13" [./components.h:97]   --->   Operation 357 'load' 'P_0_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_28 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln97_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_13, i10 0" [./components.h:97]   --->   Operation 358 'bitconcatenate' 'shl_ln97_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln97_2 = sext i26 %shl_ln97_1" [./components.h:97]   --->   Operation 359 'sext' 'sext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 360 [1/1] (0.00ns) (grouped into DSP with root node sub_ln97_1)   --->   "%sext_ln97_3 = sext i26 %mul_ln97_1" [./components.h:97]   --->   Operation 360 'sext' 'sext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 361 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln97_1 = sub i27 %sext_ln97_2, i27 %sext_ln97_3" [./components.h:97]   --->   Operation 361 'sub' 'sub_ln97_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 2.82>
ST_29 : Operation 362 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln97_1 = sub i27 %sext_ln97_2, i27 %sext_ln97_3" [./components.h:97]   --->   Operation 362 'sub' 'sub_ln97_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97_1, i32 26" [./components.h:97]   --->   Operation 363 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_3)   --->   "%trunc_ln97_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln97_1, i32 10, i32 25" [./components.h:97]   --->   Operation 364 'partselect' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_3)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97_1, i32 9" [./components.h:97]   --->   Operation 365 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i27 %sub_ln97_1" [./components.h:97]   --->   Operation 366 'trunc' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 367 [1/1] (0.71ns)   --->   "%icmp_ln97_1 = icmp_ne  i9 %trunc_ln97_2, i9 0" [./components.h:97]   --->   Operation 367 'icmp' 'icmp_ln97_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97_1, i32 25" [./components.h:97]   --->   Operation 368 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_3)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97_1, i32 10" [./components.h:97]   --->   Operation 369 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_3)   --->   "%or_ln97_3 = or i1 %tmp_80, i1 %icmp_ln97_1" [./components.h:97]   --->   Operation 370 'or' 'or_ln97_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_3)   --->   "%and_ln97_3 = and i1 %or_ln97_3, i1 %tmp_78" [./components.h:97]   --->   Operation 371 'and' 'and_ln97_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_3)   --->   "%zext_ln97_1 = zext i1 %and_ln97_3" [./components.h:97]   --->   Operation 372 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 373 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln97_3 = add i16 %trunc_ln97_1, i16 %zext_ln97_1" [./components.h:97]   --->   Operation 373 'add' 'add_ln97_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 374 [1/1] (0.68ns)   --->   "%store_ln97 = store i16 %add_ln97_3, i4 %P_0_addr_13" [./components.h:97]   --->   Operation 374 'store' 'store_ln97' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_29 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln97_3, i32 15" [./components.h:97]   --->   Operation 375 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_4)   --->   "%xor_ln97_5 = xor i1 %tmp_79, i1 1" [./components.h:97]   --->   Operation 376 'xor' 'xor_ln97_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_4)   --->   "%or_ln97_7 = or i1 %tmp_81, i1 %xor_ln97_5" [./components.h:97]   --->   Operation 377 'or' 'or_ln97_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_4)   --->   "%xor_ln97_6 = xor i1 %tmp_77, i1 %or_ln97_7" [./components.h:97]   --->   Operation 378 'xor' 'xor_ln97_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_4)   --->   "%xor_ln97_7 = xor i1 %tmp_77, i1 1" [./components.h:97]   --->   Operation 379 'xor' 'xor_ln97_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_4)   --->   "%xor_ln97_8 = xor i1 %xor_ln97_6, i1 1" [./components.h:97]   --->   Operation 380 'xor' 'xor_ln97_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_4)   --->   "%or_ln97_4 = or i1 %tmp_81, i1 %xor_ln97_8" [./components.h:97]   --->   Operation 381 'or' 'or_ln97_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 382 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln97_4 = and i1 %or_ln97_4, i1 %xor_ln97_7" [./components.h:97]   --->   Operation 382 'and' 'and_ln97_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_5)   --->   "%or_ln97_9 = or i1 %tmp_79, i1 %tmp_81" [./components.h:97]   --->   Operation 383 'or' 'or_ln97_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_5)   --->   "%xor_ln97_9 = xor i1 %or_ln97_9, i1 1" [./components.h:97]   --->   Operation 384 'xor' 'xor_ln97_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 385 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln97_5 = and i1 %tmp_77, i1 %xor_ln97_9" [./components.h:97]   --->   Operation 385 'and' 'and_ln97_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 386 [1/1] (0.12ns)   --->   "%or_ln97_5 = or i1 %and_ln97_5, i1 %and_ln97_4" [./components.h:97]   --->   Operation 386 'or' 'or_ln97_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %or_ln97_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv, void %if.end.i.i.i204.1" [./components.h:97]   --->   Operation 387 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %and_ln97_4, void %if.else.i.i.i212.1, void %if.then2.i.i.i211.1" [./components.h:97]   --->   Operation 388 'br' 'br_ln97' <Predicate = (or_ln97_5)> <Delay = 0.00>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %and_ln97_5, void %if.end15.i.i.i217.1, void %if.then9.i.i.i216.1" [./components.h:97]   --->   Operation 389 'br' 'br_ln97' <Predicate = (or_ln97_5 & !and_ln97_4)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.06>
ST_30 : Operation 390 [1/1] (0.68ns)   --->   "%store_ln97 = store i16 32768, i4 %P_0_addr_13" [./components.h:97]   --->   Operation 390 'store' 'store_ln97' <Predicate = (or_ln97_5 & and_ln97_5 & !and_ln97_4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_30 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end15.i.i.i217.1" [./components.h:97]   --->   Operation 391 'br' 'br_ln97' <Predicate = (or_ln97_5 & and_ln97_5 & !and_ln97_4)> <Delay = 0.00>
ST_30 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln97 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv" [./components.h:97]   --->   Operation 392 'br' 'br_ln97' <Predicate = (or_ln97_5 & !and_ln97_4)> <Delay = 0.00>
ST_30 : Operation 393 [1/1] (0.68ns)   --->   "%store_ln97 = store i16 32767, i4 %P_0_addr_13" [./components.h:97]   --->   Operation 393 'store' 'store_ln97' <Predicate = (or_ln97_5 & and_ln97_4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_30 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln97 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv" [./components.h:97]   --->   Operation 394 'br' 'br_ln97' <Predicate = (or_ln97_5 & and_ln97_4)> <Delay = 0.00>
ST_30 : Operation 395 [1/1] (1.06ns)   --->   "%zext_ln98_4_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 0, i8 1, i8 0, i8 2, i8 0, i8 3, i8 0, i8 4, i8 0, i8 5, i8 0, i8 6, i8 0, i8 7, i8 0, i8 8, i8 0, i8 9, i8 0, i8 10, i8 0, i8 11, i8 0, i8 12, i8 0, i8 13, i8 0, i8 14, i8 0, i8 15, i8 0, i8 16, i8 0, i8 17, i8 0, i8 18, i8 0, i8 19, i8 0, i8 20, i8 0, i8 21, i8 0, i8 22, i8 0, i8 23, i8 0, i8 24, i8 0, i8 25, i8 0, i8 26, i8 0, i8 27, i8 0, i8 28, i8 0, i8 29, i8 0, i8 30, i8 0, i8 31, i8 0, i8 32, i8 0, i8 33, i8 0, i8 34, i8 0, i8 35, i8 0, i8 36, i8 0, i8 37, i8 1, i8 38, i8 1, i8 39, i8 1, i8 40, i8 1, i8 41, i8 1, i8 42, i8 1, i8 43, i8 1, i8 44, i8 1, i8 45, i8 1, i8 46, i8 1, i8 47, i8 1, i8 48, i8 1, i8 49, i8 1, i8 50, i8 1, i8 51, i8 1, i8 52, i8 1, i8 53, i8 2, i8 54, i8 2, i8 55, i8 2, i8 56, i8 2, i8 57, i8 2, i8 58, i8 2, i8 59, i8 2, i8 60, i8 2, i8 61, i8 2, i8 62, i8 2, i8 63, i8 3, i8 64, i8 3, i8 65, i8 3, i8 66, i8 3, i8 67, i8 3, i8 68, i8 3, i8 69, i8 3, i8 70, i8 3, i8 71, i8 4, i8 72, i8 4, i8 73, i8 4, i8 74, i8 4, i8 75, i8 4, i8 76, i8 4, i8 77, i8 5, i8 78, i8 5, i8 79, i8 5, i8 80, i8 5, i8 81, i8 5, i8 82, i8 6, i8 83, i8 6, i8 84, i8 6, i8 85, i8 6, i8 86, i8 6, i8 87, i8 7, i8 88, i8 7, i8 89, i8 7, i8 90, i8 7, i8 91, i8 8, i8 92, i8 8, i8 93, i8 8, i8 94, i8 8, i8 95, i8 9, i8 96, i8 9, i8 97, i8 9, i8 98, i8 10, i8 99, i8 10, i8 100, i8 10, i8 101, i8 10, i8 102, i8 11, i8 103, i8 11, i8 104, i8 11, i8 105, i8 12, i8 106, i8 12, i8 107, i8 12, i8 108, i8 13, i8 109, i8 13, i8 110, i8 14, i8 111, i8 14, i8 112, i8 14, i8 113, i8 15, i8 114, i8 15, i8 115, i8 15, i8 116, i8 16, i8 117, i8 16, i8 118, i8 17, i8 119, i8 17, i8 120, i8 18, i8 121, i8 18, i8 122, i8 18, i8 123, i8 19, i8 124, i8 19, i8 125, i8 20, i8 126, i8 20, i8 127, i8 21, i8 128, i8 21, i8 129, i8 22, i8 130, i8 22, i8 131, i8 23, i8 132, i8 23, i8 133, i8 24, i8 134, i8 24, i8 135, i8 25, i8 136, i8 26, i8 137, i8 26, i8 138, i8 27, i8 139, i8 27, i8 140, i8 28, i8 141, i8 29, i8 142, i8 29, i8 143, i8 30, i8 144, i8 30, i8 145, i8 31, i8 146, i8 32, i8 147, i8 32, i8 148, i8 33, i8 149, i8 34, i8 150, i8 34, i8 151, i8 35, i8 152, i8 36, i8 153, i8 36, i8 154, i8 37, i8 155, i8 38, i8 156, i8 39, i8 157, i8 39, i8 158, i8 40, i8 159, i8 41, i8 160, i8 42, i8 161, i8 42, i8 162, i8 43, i8 163, i8 44, i8 164, i8 45, i8 165, i8 46, i8 166, i8 47, i8 167, i8 47, i8 168, i8 48, i8 169, i8 49, i8 170, i8 50, i8 171, i8 51, i8 172, i8 52, i8 173, i8 53, i8 174, i8 54, i8 175, i8 55, i8 176, i8 55, i8 177, i8 56, i8 178, i8 57, i8 179, i8 58, i8 180, i8 59, i8 181, i8 60, i8 182, i8 61, i8 183, i8 62, i8 184, i8 63, i8 185, i8 64, i8 186, i8 65, i8 187, i8 67, i8 188, i8 68, i8 189, i8 69, i8 190, i8 70, i8 191, i8 71, i8 192, i8 72, i8 193, i8 73, i8 194, i8 74, i8 195, i8 75, i8 196, i8 77, i8 197, i8 78, i8 198, i8 79, i8 199, i8 80, i8 200, i8 81, i8 201, i8 83, i8 202, i8 84, i8 203, i8 85, i8 204, i8 86, i8 205, i8 88, i8 206, i8 89, i8 207, i8 90, i8 208, i8 92, i8 209, i8 93, i8 210, i8 94, i8 211, i8 96, i8 212, i8 97, i8 213, i8 98, i8 214, i8 100, i8 215, i8 101, i8 216, i8 103, i8 217, i8 104, i8 218, i8 105, i8 219, i8 107, i8 220, i8 108, i8 221, i8 110, i8 222, i8 111, i8 223, i8 113, i8 224, i8 114, i8 225, i8 116, i8 226, i8 117, i8 227, i8 119, i8 228, i8 121, i8 229, i8 122, i8 230, i8 124, i8 231, i8 125, i8 232, i8 127, i8 233, i8 129, i8 234, i8 130, i8 235, i8 132, i8 236, i8 134, i8 237, i8 135, i8 238, i8 137, i8 239, i8 139, i8 240, i8 141, i8 241, i8 142, i8 242, i8 144, i8 243, i8 146, i8 244, i8 148, i8 245, i8 150, i8 246, i8 151, i8 247, i8 153, i8 248, i8 155, i8 249, i8 157, i8 250, i8 159, i8 251, i8 161, i8 252, i8 163, i8 253, i8 165, i8 254, i8 167, i8 255, i8 169, i8 0, i8 %u_index_1" [./components.h:98]   --->   Operation 395 'sparsemux' 'zext_ln98_4_cast' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln98_4 = zext i8 %zext_ln98_4_cast" [./components.h:98]   --->   Operation 396 'zext' 'zext_ln98_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 397 [3/3] (0.99ns) (grouped into DSP with root node sub_ln98_1)   --->   "%mul_ln98_1 = mul i24 %zext_ln98_4, i24 %sext_ln91_1" [./components.h:98]   --->   Operation 397 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 1.39>
ST_31 : Operation 398 [2/3] (0.99ns) (grouped into DSP with root node sub_ln98_1)   --->   "%mul_ln98_1 = mul i24 %zext_ln98_4, i24 %sext_ln91_1" [./components.h:98]   --->   Operation 398 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 399 [1/1] (0.70ns)   --->   "%add_ln98_2 = add i4 %k_4, i4 11" [./components.h:98]   --->   Operation 399 'add' 'add_ln98_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln98_5 = zext i4 %add_ln98_2" [./components.h:98]   --->   Operation 400 'zext' 'zext_ln98_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 401 [1/1] (0.00ns)   --->   "%P_0_addr_14 = getelementptr i16 %P_0, i64 0, i64 %zext_ln98_5" [./components.h:98]   --->   Operation 401 'getelementptr' 'P_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 402 [2/2] (0.68ns)   --->   "%P_0_load_14 = load i4 %P_0_addr_14" [./components.h:98]   --->   Operation 402 'load' 'P_0_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 1.32>
ST_32 : Operation 403 [1/3] (0.00ns) (grouped into DSP with root node sub_ln98_1)   --->   "%mul_ln98_1 = mul i24 %zext_ln98_4, i24 %sext_ln91_1" [./components.h:98]   --->   Operation 403 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 404 [1/2] (0.68ns)   --->   "%P_0_load_14 = load i4 %P_0_addr_14" [./components.h:98]   --->   Operation 404 'load' 'P_0_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_32 : Operation 405 [1/1] (0.00ns)   --->   "%shl_ln98_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_14, i10 0" [./components.h:98]   --->   Operation 405 'bitconcatenate' 'shl_ln98_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i26 %shl_ln98_1" [./components.h:98]   --->   Operation 406 'sext' 'sext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 407 [1/1] (0.00ns) (grouped into DSP with root node sub_ln98_1)   --->   "%sext_ln98_3 = sext i24 %mul_ln98_1" [./components.h:98]   --->   Operation 407 'sext' 'sext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 408 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln98_1 = sub i27 %sext_ln98_2, i27 %sext_ln98_3" [./components.h:98]   --->   Operation 408 'sub' 'sub_ln98_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 2.82>
ST_33 : Operation 409 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln98_1 = sub i27 %sext_ln98_2, i27 %sext_ln98_3" [./components.h:98]   --->   Operation 409 'sub' 'sub_ln98_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98_1, i32 26" [./components.h:98]   --->   Operation 410 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_3)   --->   "%trunc_ln98_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln98_1, i32 10, i32 25" [./components.h:98]   --->   Operation 411 'partselect' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_3)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98_1, i32 9" [./components.h:98]   --->   Operation 412 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = trunc i27 %sub_ln98_1" [./components.h:98]   --->   Operation 413 'trunc' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 414 [1/1] (0.71ns)   --->   "%icmp_ln98_1 = icmp_ne  i9 %trunc_ln98_2, i9 0" [./components.h:98]   --->   Operation 414 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98_1, i32 25" [./components.h:98]   --->   Operation 415 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_3)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98_1, i32 10" [./components.h:98]   --->   Operation 416 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_3)   --->   "%or_ln98_3 = or i1 %tmp_85, i1 %icmp_ln98_1" [./components.h:98]   --->   Operation 417 'or' 'or_ln98_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_3)   --->   "%and_ln98_3 = and i1 %or_ln98_3, i1 %tmp_83" [./components.h:98]   --->   Operation 418 'and' 'and_ln98_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_3)   --->   "%zext_ln98_1 = zext i1 %and_ln98_3" [./components.h:98]   --->   Operation 419 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 420 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln98_3 = add i16 %trunc_ln98_1, i16 %zext_ln98_1" [./components.h:98]   --->   Operation 420 'add' 'add_ln98_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 421 [1/1] (0.68ns)   --->   "%store_ln98 = store i16 %add_ln98_3, i4 %P_0_addr_14" [./components.h:98]   --->   Operation 421 'store' 'store_ln98' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_33 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln98_3, i32 15" [./components.h:98]   --->   Operation 422 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_4)   --->   "%xor_ln98_5 = xor i1 %tmp_84, i1 1" [./components.h:98]   --->   Operation 423 'xor' 'xor_ln98_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_4)   --->   "%or_ln98_7 = or i1 %tmp_86, i1 %xor_ln98_5" [./components.h:98]   --->   Operation 424 'or' 'or_ln98_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_4)   --->   "%xor_ln98_6 = xor i1 %tmp_82, i1 %or_ln98_7" [./components.h:98]   --->   Operation 425 'xor' 'xor_ln98_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_4)   --->   "%xor_ln98_7 = xor i1 %tmp_82, i1 1" [./components.h:98]   --->   Operation 426 'xor' 'xor_ln98_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_4)   --->   "%xor_ln98_8 = xor i1 %xor_ln98_6, i1 1" [./components.h:98]   --->   Operation 427 'xor' 'xor_ln98_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_4)   --->   "%or_ln98_4 = or i1 %tmp_86, i1 %xor_ln98_8" [./components.h:98]   --->   Operation 428 'or' 'or_ln98_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 429 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98_4 = and i1 %or_ln98_4, i1 %xor_ln98_7" [./components.h:98]   --->   Operation 429 'and' 'and_ln98_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_5)   --->   "%or_ln98_9 = or i1 %tmp_84, i1 %tmp_86" [./components.h:98]   --->   Operation 430 'or' 'or_ln98_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_5)   --->   "%xor_ln98_9 = xor i1 %or_ln98_9, i1 1" [./components.h:98]   --->   Operation 431 'xor' 'xor_ln98_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98_5 = and i1 %tmp_82, i1 %xor_ln98_9" [./components.h:98]   --->   Operation 432 'and' 'and_ln98_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 433 [1/1] (0.12ns)   --->   "%or_ln98_5 = or i1 %and_ln98_5, i1 %and_ln98_4" [./components.h:98]   --->   Operation 433 'or' 'or_ln98_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %or_ln98_5, void %for.end62, void %if.end.i.i.i25.1" [./components.h:98]   --->   Operation 434 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %and_ln98_4, void %if.else.i.i.i.1, void %if.then2.i.i.i.1" [./components.h:98]   --->   Operation 435 'br' 'br_ln98' <Predicate = (or_ln98_5)> <Delay = 0.00>
ST_33 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %and_ln98_5, void %if.end15.i.i.i.1, void %if.then9.i.i.i.1" [./components.h:98]   --->   Operation 436 'br' 'br_ln98' <Predicate = (or_ln98_5 & !and_ln98_4)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.68>
ST_34 : Operation 437 [1/1] (0.68ns)   --->   "%store_ln98 = store i16 32768, i4 %P_0_addr_14" [./components.h:98]   --->   Operation 437 'store' 'store_ln98' <Predicate = (or_ln98_5 & and_ln98_5 & !and_ln98_4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_34 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln98 = br void %if.end15.i.i.i.1" [./components.h:98]   --->   Operation 438 'br' 'br_ln98' <Predicate = (or_ln98_5 & and_ln98_5 & !and_ln98_4)> <Delay = 0.00>
ST_34 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.end62" [./components.h:98]   --->   Operation 439 'br' 'br_ln98' <Predicate = (or_ln98_5 & !and_ln98_4)> <Delay = 0.00>
ST_34 : Operation 440 [1/1] (0.68ns)   --->   "%store_ln98 = store i16 32767, i4 %P_0_addr_14" [./components.h:98]   --->   Operation 440 'store' 'store_ln98' <Predicate = (or_ln98_5 & and_ln98_4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_34 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.end62" [./components.h:98]   --->   Operation 441 'br' 'br_ln98' <Predicate = (or_ln98_5 & and_ln98_4)> <Delay = 0.00>
ST_34 : Operation 442 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [./components.h:102]   --->   Operation 442 'ret' 'ret_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.420ns
The critical path consists of the following:
	wire read operation ('dL_dy_val_read', ./components.h:84) on port 'dL_dy_val' (./components.h:84) [7]  (0.000 ns)
	'mul' operation 24 bit ('mul_ln85', ./components.h:85) [9]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln85', ./components.h:85) [15]  (0.715 ns)
	'or' operation 1 bit ('or_ln85', ./components.h:85) [17]  (0.000 ns)
	'and' operation 1 bit ('and_ln85', ./components.h:85) [18]  (0.000 ns)
	'add' operation 15 bit ('delta', ./components.h:85) [20]  (0.765 ns)

 <State 2>: 2.063ns
The critical path consists of the following:
	'load' operation 8 bit ('u_index', ./components.h:92) on static variable 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0' [33]  (0.000 ns)
	'sparsemux' operation 8 bit ('zext_ln95_2_cast', ./components.h:95) [34]  (1.067 ns)
	'mul' operation 24 bit of DSP[43] ('mul_ln95', ./components.h:95) [36]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[43] ('mul_ln95', ./components.h:95) [36]  (0.996 ns)

 <State 4>: 1.328ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load', ./components.h:95) on array 'P_0' [39]  (0.683 ns)
	'sub' operation 27 bit of DSP[43] ('sub_ln95', ./components.h:95) [43]  (0.645 ns)

 <State 5>: 2.828ns
The critical path consists of the following:
	'sub' operation 27 bit of DSP[43] ('sub_ln95', ./components.h:95) [43]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln95', ./components.h:95) [48]  (0.715 ns)
	'or' operation 1 bit ('or_ln95', ./components.h:95) [51]  (0.000 ns)
	'and' operation 1 bit ('and_ln95', ./components.h:95) [52]  (0.000 ns)
	'add' operation 16 bit ('add_ln95', ./components.h:95) [54]  (0.785 ns)
	'store' operation 0 bit ('store_ln95', ./components.h:95) of variable 'add_ln95', ./components.h:95 on array 'P_0' [55]  (0.683 ns)

 <State 6>: 2.063ns
The critical path consists of the following:
	'sparsemux' operation 10 bit ('zext_ln96_2_cast', ./components.h:96) [82]  (1.067 ns)
	'mul' operation 26 bit of DSP[92] ('mul_ln96', ./components.h:96) [84]  (0.996 ns)

 <State 7>: 1.391ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln96', ./components.h:96) [85]  (0.708 ns)
	'getelementptr' operation 4 bit ('P_0_addr_8', ./components.h:96) [87]  (0.000 ns)
	'load' operation 16 bit ('P_0_load_8', ./components.h:96) on array 'P_0' [88]  (0.683 ns)

 <State 8>: 1.328ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load_8', ./components.h:96) on array 'P_0' [88]  (0.683 ns)
	'sub' operation 27 bit of DSP[92] ('sub_ln96', ./components.h:96) [92]  (0.645 ns)

 <State 9>: 2.828ns
The critical path consists of the following:
	'sub' operation 27 bit of DSP[92] ('sub_ln96', ./components.h:96) [92]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln96', ./components.h:96) [97]  (0.715 ns)
	'or' operation 1 bit ('or_ln96', ./components.h:96) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln96', ./components.h:96) [101]  (0.000 ns)
	'add' operation 16 bit ('add_ln96_1', ./components.h:96) [103]  (0.785 ns)
	'store' operation 0 bit ('store_ln96', ./components.h:96) of variable 'add_ln96_1', ./components.h:96 on array 'P_0' [104]  (0.683 ns)

 <State 10>: 2.063ns
The critical path consists of the following:
	'sparsemux' operation 10 bit ('zext_ln97_2_cast', ./components.h:97) [131]  (1.067 ns)
	'mul' operation 26 bit of DSP[141] ('mul_ln97', ./components.h:97) [133]  (0.996 ns)

 <State 11>: 1.391ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln97', ./components.h:97) [134]  (0.708 ns)
	'getelementptr' operation 4 bit ('P_0_addr_9', ./components.h:97) [136]  (0.000 ns)
	'load' operation 16 bit ('P_0_load_9', ./components.h:97) on array 'P_0' [137]  (0.683 ns)

 <State 12>: 1.328ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load_9', ./components.h:97) on array 'P_0' [137]  (0.683 ns)
	'sub' operation 27 bit of DSP[141] ('sub_ln97', ./components.h:97) [141]  (0.645 ns)

 <State 13>: 2.828ns
The critical path consists of the following:
	'sub' operation 27 bit of DSP[141] ('sub_ln97', ./components.h:97) [141]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln97', ./components.h:97) [146]  (0.715 ns)
	'or' operation 1 bit ('or_ln97', ./components.h:97) [149]  (0.000 ns)
	'and' operation 1 bit ('and_ln97', ./components.h:97) [150]  (0.000 ns)
	'add' operation 16 bit ('add_ln97_1', ./components.h:97) [152]  (0.785 ns)
	'store' operation 0 bit ('store_ln97', ./components.h:97) of variable 'add_ln97_1', ./components.h:97 on array 'P_0' [153]  (0.683 ns)

 <State 14>: 2.063ns
The critical path consists of the following:
	'sparsemux' operation 8 bit ('zext_ln98_2_cast', ./components.h:98) [180]  (1.067 ns)
	'mul' operation 24 bit of DSP[190] ('mul_ln98', ./components.h:98) [182]  (0.996 ns)

 <State 15>: 1.391ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln98', ./components.h:98) [183]  (0.708 ns)
	'getelementptr' operation 4 bit ('P_0_addr_10', ./components.h:98) [185]  (0.000 ns)
	'load' operation 16 bit ('P_0_load_10', ./components.h:98) on array 'P_0' [186]  (0.683 ns)

 <State 16>: 1.328ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load_10', ./components.h:98) on array 'P_0' [186]  (0.683 ns)
	'sub' operation 27 bit of DSP[190] ('sub_ln98', ./components.h:98) [190]  (0.645 ns)

 <State 17>: 2.828ns
The critical path consists of the following:
	'sub' operation 27 bit of DSP[190] ('sub_ln98', ./components.h:98) [190]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln98', ./components.h:98) [195]  (0.715 ns)
	'or' operation 1 bit ('or_ln98', ./components.h:98) [198]  (0.000 ns)
	'and' operation 1 bit ('and_ln98', ./components.h:98) [199]  (0.000 ns)
	'add' operation 16 bit ('add_ln98_1', ./components.h:98) [201]  (0.785 ns)
	'store' operation 0 bit ('store_ln98', ./components.h:98) of variable 'add_ln98_1', ./components.h:98 on array 'P_0' [202]  (0.683 ns)

 <State 18>: 2.063ns
The critical path consists of the following:
	'load' operation 8 bit ('u_index', ./components.h:92) on static variable 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1' [230]  (0.000 ns)
	'sparsemux' operation 8 bit ('zext_ln95_4_cast', ./components.h:95) [231]  (1.067 ns)
	'mul' operation 24 bit of DSP[244] ('mul_ln95_1', ./components.h:95) [233]  (0.996 ns)

 <State 19>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[244] ('mul_ln95_1', ./components.h:95) [233]  (0.996 ns)

 <State 20>: 1.328ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load_11', ./components.h:95) on array 'P_0' [240]  (0.683 ns)
	'sub' operation 27 bit of DSP[244] ('sub_ln95_1', ./components.h:95) [244]  (0.645 ns)

 <State 21>: 2.828ns
The critical path consists of the following:
	'sub' operation 27 bit of DSP[244] ('sub_ln95_1', ./components.h:95) [244]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln95_1', ./components.h:95) [249]  (0.715 ns)
	'or' operation 1 bit ('or_ln95_3', ./components.h:95) [252]  (0.000 ns)
	'and' operation 1 bit ('and_ln95_3', ./components.h:95) [253]  (0.000 ns)
	'add' operation 16 bit ('add_ln95_1', ./components.h:95) [255]  (0.785 ns)
	'store' operation 0 bit ('store_ln95', ./components.h:95) of variable 'add_ln95_1', ./components.h:95 on array 'P_0' [256]  (0.683 ns)

 <State 22>: 2.063ns
The critical path consists of the following:
	'sparsemux' operation 10 bit ('zext_ln96_4_cast', ./components.h:96) [283]  (1.067 ns)
	'mul' operation 26 bit of DSP[293] ('mul_ln96_1', ./components.h:96) [285]  (0.996 ns)

 <State 23>: 1.391ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln96_2', ./components.h:96) [286]  (0.708 ns)
	'getelementptr' operation 4 bit ('P_0_addr_12', ./components.h:96) [288]  (0.000 ns)
	'load' operation 16 bit ('P_0_load_12', ./components.h:96) on array 'P_0' [289]  (0.683 ns)

 <State 24>: 1.328ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load_12', ./components.h:96) on array 'P_0' [289]  (0.683 ns)
	'sub' operation 27 bit of DSP[293] ('sub_ln96_1', ./components.h:96) [293]  (0.645 ns)

 <State 25>: 2.828ns
The critical path consists of the following:
	'sub' operation 27 bit of DSP[293] ('sub_ln96_1', ./components.h:96) [293]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln96_1', ./components.h:96) [298]  (0.715 ns)
	'or' operation 1 bit ('or_ln96_3', ./components.h:96) [301]  (0.000 ns)
	'and' operation 1 bit ('and_ln96_3', ./components.h:96) [302]  (0.000 ns)
	'add' operation 16 bit ('add_ln96_3', ./components.h:96) [304]  (0.785 ns)
	'store' operation 0 bit ('store_ln96', ./components.h:96) of variable 'add_ln96_3', ./components.h:96 on array 'P_0' [305]  (0.683 ns)

 <State 26>: 2.063ns
The critical path consists of the following:
	'sparsemux' operation 10 bit ('zext_ln97_4_cast', ./components.h:97) [332]  (1.067 ns)
	'mul' operation 26 bit of DSP[342] ('mul_ln97_1', ./components.h:97) [334]  (0.996 ns)

 <State 27>: 1.391ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln97_2', ./components.h:97) [335]  (0.708 ns)
	'getelementptr' operation 4 bit ('P_0_addr_13', ./components.h:97) [337]  (0.000 ns)
	'load' operation 16 bit ('P_0_load_13', ./components.h:97) on array 'P_0' [338]  (0.683 ns)

 <State 28>: 1.328ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load_13', ./components.h:97) on array 'P_0' [338]  (0.683 ns)
	'sub' operation 27 bit of DSP[342] ('sub_ln97_1', ./components.h:97) [342]  (0.645 ns)

 <State 29>: 2.828ns
The critical path consists of the following:
	'sub' operation 27 bit of DSP[342] ('sub_ln97_1', ./components.h:97) [342]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln97_1', ./components.h:97) [347]  (0.715 ns)
	'or' operation 1 bit ('or_ln97_3', ./components.h:97) [350]  (0.000 ns)
	'and' operation 1 bit ('and_ln97_3', ./components.h:97) [351]  (0.000 ns)
	'add' operation 16 bit ('add_ln97_3', ./components.h:97) [353]  (0.785 ns)
	'store' operation 0 bit ('store_ln97', ./components.h:97) of variable 'add_ln97_3', ./components.h:97 on array 'P_0' [354]  (0.683 ns)

 <State 30>: 2.063ns
The critical path consists of the following:
	'sparsemux' operation 8 bit ('zext_ln98_4_cast', ./components.h:98) [381]  (1.067 ns)
	'mul' operation 24 bit of DSP[391] ('mul_ln98_1', ./components.h:98) [383]  (0.996 ns)

 <State 31>: 1.391ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln98_2', ./components.h:98) [384]  (0.708 ns)
	'getelementptr' operation 4 bit ('P_0_addr_14', ./components.h:98) [386]  (0.000 ns)
	'load' operation 16 bit ('P_0_load_14', ./components.h:98) on array 'P_0' [387]  (0.683 ns)

 <State 32>: 1.328ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load_14', ./components.h:98) on array 'P_0' [387]  (0.683 ns)
	'sub' operation 27 bit of DSP[391] ('sub_ln98_1', ./components.h:98) [391]  (0.645 ns)

 <State 33>: 2.828ns
The critical path consists of the following:
	'sub' operation 27 bit of DSP[391] ('sub_ln98_1', ./components.h:98) [391]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln98_1', ./components.h:98) [396]  (0.715 ns)
	'or' operation 1 bit ('or_ln98_3', ./components.h:98) [399]  (0.000 ns)
	'and' operation 1 bit ('and_ln98_3', ./components.h:98) [400]  (0.000 ns)
	'add' operation 16 bit ('add_ln98_3', ./components.h:98) [402]  (0.785 ns)
	'store' operation 0 bit ('store_ln98', ./components.h:98) of variable 'add_ln98_3', ./components.h:98 on array 'P_0' [403]  (0.683 ns)

 <State 34>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln98', ./components.h:98) of constant 32768 on array 'P_0' [422]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
