.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000111100000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100000000101000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000110100001000001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000001000000110110111000000000000001000000000
000000000000000101000010100000001000000000000000000000
000001000000000101100000010111000001000000001000000000
000000000000001001000010100000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 2 1
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000000000000
000000000000000101000000010000001010000010000000000000
000000000000001101100011010000000000000000000000000000
000000000000000101000000000000000000000010000000000000
000000000000000000100000000000001100000000000000000000
000000000000000111100111100000011010000010000000000000
000000000000000000100000000000000000000000000000000000
000000000100001000000000001000000000000010000000000000
000000000000000011000000001101000000000000000000000000
000010100001010000000000000001100000001100110000000000
000001000000100000000000000000101110110011000010000000
000000000000000000000000000001100000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000001000000111000011000000000000001000000000
000000000000001111000100000000100000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000001001000000000000001101110011000000000000
000000000000000011100000000001101000001100111010000000
000000000000000000100000000000000000110011000000000000
000000000000000000000000000001101000001100111010000000
000000000000000000000010010000100000110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000010100000001111110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000000000010000000000000110011000000000001
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000010

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000000000000000001001000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000110001111100001000000000000000000
000000000000000000000000000111001111000010000000000000
000000000000000000000000010101101111010100100000000000
000000000000000000000010000000011101101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100111011101100010100000000000
000000000000000000100110111011011111000001010000000000
000000001000000001100110111011011111000000000000000000
000000000000000101000010101101001110000000010000000000
000000000000000111000110110011111000101110000000000000
000000000000000000100010101111111110101010000000000001
000000000000001011100110101001011010101111010000000000
000000000000000001000010101011111100001000000000000000
000000000000000101100110001011001111010001100000000000
000000001000000101000010100011111111000010100000000000

.logic_tile 7 1
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001001000000000000001000
111000000000000001100000000000000000000000001000000000
000000000000000000000010110000001110000000000000000000
010000000000000000000110000111001000001100111100000000
010000000000000000000000000000100000110011000000000101
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000101
000000000000000000000000000111101000001100111100000001
000000000000000000000000000000000000110011000000000100
000000000000000000000000010000001001001100111100000100
000000000000000000000011110000001000110011000000000001
000000000000001000000000010111101000001100110100000101
000000000000001111000010000000100000110011000000000001
000000000000001000000000011001111100010000000000000000
000000000000000001000010000111111111101000010000000000

.logic_tile 8 1
000000000000000000000110110101101010000001010000000000
000000000000000000000010100111011111000010000000000000
000000000000000111000000000011101001111001010000000000
000000000000000000100000001001111010110110110000000000
000000000000100000000000010001111011000010110000000000
000000000000000000000010001001001101000001010000000000
000000000000101000000000000011100001000010000000000000
000000000001000101000000000000101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000111100000000000001000000000
000000000000000000000010110000100000000000000000010000
000000000000000101000000000101100000000000001000000000
000000000000001101100010110000100000000000000000000000
000000000000000000000010100101000000000000001000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010100000100000000000000000000000

.logic_tile 2 2
000000000000001111000000010001111110101001000100000001
000000000000000111000011100001001011010100000010000000
111000000000000101000000011101011111110000000110000001
000000000000001111100011100001101110110100000000000100
010000000000000000000110000001111110101001000110000001
100001000000000000000000001001001011010100000000000000
000000000000000000000111100011000001000010100000000001
000000000000000000000000000001001111000010000010000000
000000000000000000000000000111111001110000010110000000
000000000000001101000000001101001011100000010000000000
000000000001010000000000001111001011101001010110000001
000000000000100000000000000111111000000000010000000000
000000000000000000000011100001111111110000000100000000
000000000000000000000000001101001001110000010010000110
000000000000001111000000001101011001111000000101000001
000000000000001011000011100111101000010100000000000100

.ramt_tile 3 2
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000010000000010000000000000000001000001100111000000000
000001100000100000000000000000001100110011000001010000
000000000000000111100000000011101000001100111000000000
000000000000000000000000000000000000110011000001000000
000000000000000000000000000000001000001100111000000000
000000000000000000000011000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000001000000
000000000000000000000000000011101000001100111000000000
000000000000001111000010100000100000110011000000000000
000000000000001000000110100000001000001100111010000000
000000000000001111000000000000001111110011000000000000
000000000000000000000000000101001000001100111010000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000000001001001100110000000000
000000000000000111000000000000001000110011000000000010

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000110001011111011000010000000000000
000000000000000000000000001001101100000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
000000000000001111100000000111101111100000010100000000
000000000000000101000000001011101101101000010001000000
000000000000000000000111100000001010000010000000100000
000000001100000000000100000000010000000000000000000000
000000000000000111100111010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000111110111011100101000000100000000
000000000001000000000110011111111110101000010000000000
000000000000000000000010001111001111110000010100000000
000001000000000000000100001011101010010000100000100000

.logic_tile 6 2
000000000000000001100010111101101000010110000000000000
000000000000000000000110011001011111000000000000000000
000000000000000000000000010101101101000010100000000000
000000000000000101000010000111001101010000100000000000
000000000000000000000110011101101100000100000000000000
000000000000000000000110011001011001010110100010100000
000000000000001001100010011101011101010111110000000000
000000000000001001100010011101111111111101110000000010
000000000000001000000110101001011011101001010000000000
000000000000000001000000001101011000010100100000000001
000000000000000000000110000000011101000000000000000000
000000000000000000000010101101011111010110000000000000
000000000000001000000110100101011111000100100000000000
000000000000000101000000001101111101101001000000000000
000000000000000000000110111111111100000001000000000000
000000000000000000000010101111111011100000000000000000

.logic_tile 7 2
000000000000001000000010100111111011100000110000000000
000000000000000001000010101001111000100000010000000000
111000000000000000000000000001011001000010100000000000
000000000000000101000010111001111111000000010000000000
110000000000000000000000011101001001010100100000000000
110000000000001101000010010101111000000000000000000000
000000000000000101000010101000011000010000100000000000
000000000000000101000010111111011001010000000000000000
000000000000000001100000000101011111101001000000000000
000000000000000000000000001001011001101000000000000000
000000000000001000000000000001011010001111000000000000
000000000000001101000000001001011100001101000000000000
000000000000000000000111101000011110001100110100000101
000000000000000000000000000011010000110011000000000000
000000000000000000000000011000000000000000000000000000
000000000000000000000010000101001001000000100000000000

.logic_tile 8 2
000000000000000000000110101001011110010101110000000000
000000000000000000000000001001111101010110110010000000
000000000000000101100110111000011010000000000000000000
000000000000000000000010001001010000000010000000000000
000000000000000000000010101101001101001110000000000000
000000000000000101000000000011001110001100000000000000
000000000000001001100010110000001011000000000000000000
000000000000000001000110101111011001010000000000000000
000000000000000001100000011111111010100100010000000000
000000000000000000000010001011011111101100010000000000
000010100000000001100000001101001110110101000000000000
000001000000001111100010110101111111101010000000000000
000000000000000000000110011000011000000000000000000000
000000000000000000000110010111000000000100000000000000
000000000000001001100000011101111011100000010000000000
000000000000001001100010010101011100000000010000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001000000000010000001000111100001000000000
000000000000000111000010010000000000111100000000010000
000000000000000000000000000101101101100000000000000000
000000000000000000000000000011111011000000000000100000
000000000000000000000000001000000000000010000000000000
000000000000010000000000001101000000000000000000000000
000000000000000000000110010000000000000010000000000000
000000000000000000000110011111000000000000000000000000
000000000000000101100000010000000000000010000000000000
000000000000000000000010100000001000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010101100000000010000000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000000

.logic_tile 2 3
000000000000000101000010101011001001101001010100100001
000000000000000101000010101001111110000000010000000001
111000000000000101000111100001111111110000010110000001
000000000000000000000010111001101100100000010000000000
010000000000001000000010001001011001110000000100000001
100000000010001111000110110111111001110100000000000001
000000000000000101000111010101011011100010110000000000
000000000000000000100111010101101011010110110000000000
000000000000001000000010000001011000001000000000000000
000000000000000001000100000011001001000000000000000000
000000000000000111000000000011100001000000000000000000
000000000000000111000000000111001110000000010010000100
000000000000001000000110000000000000000010000000000000
000000000000000011000000000001000000000000000000000000
000000000000001001100000000111011010000000000000000000
000000000000001011000000000000111011000001000000000001

.ramb_tile 3 3
010001000000100000000000000000000000000000
001010110001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000000011100111100011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000111100110010111100000000000001000000000
000000000000000000000111010000101000000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010000101100001000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 5 3
000000000000000000000000011111001011101000000100100000
000000000000000000000010000101111111010100100000000100
111000000000100001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000101000010101111001010110000000100000000
100000000000000000000011101111111101110000100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000100100000000000
000000001100000000000010010000001011000000000000000000
000000000000001000000000000111111100101000000100000000
000000000000010001000000001101101111011100000000100100
000000000000001000000000010001101110000100000000000000
000000000000000001000011101101001001000000000000000000
000000000000000000000111100001101010000000000000000000
000000000000000000000100000000100000001000000001100000

.logic_tile 6 3
000000000000000000000000001111011111010010000000000000
000000001000000000000000000011111001000101100000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101110000001000010100000000000000000000000000000
000000000000000000000110000001111100000100000000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000110001000001010000100000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000001111010100110000000000000
000000000000000001000010000111011111011111000000000000
000000000000001000000000001111011111111101100000000000
000000000000000001000010001111101110111101000000000000
000000000000000001100110110111111000000110100000000000
000000000000000001000010101101101101000000000000000000

.logic_tile 7 3
000000000000000000000010000000011100000100000000000000
000000000000000000000110100000011010000000000000000000
111000000000001000000110101000000000000000000000000000
000000000000001011000010101101001001000000100000000010
010000000000000001000010011011111111001011110000000000
110000000000000000000010000001111110011111110000000000
000000000000001001000000001001111011001111110000000001
000000000000000101000010101011101111111111110000000000
000000000000001000000000000011111011001001000000000000
000000000000000001000000001001001101000010000000000000
000000000000000001100010010101101111000000100000000000
000000000000000000100010101101011001010100100000000000
000000000000000000000010000000011110000010000100000001
000000000000000000000000000000010000000000000010000000
000000000000000101100000011001101101001000000000000000
000000000000000000000010001101001111000000000000000000

.logic_tile 8 3
000000000000000011100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000010111011011001000010000000000000
000000000000000101000010100001101001010110100000000001
000000000000000000000011101001111111100001000000000000
000000000000000000000000001101011001000000000000000000
000000000000000011100111010000000000000000000000000000
000000000000000000100110100000000000000000000000000000
000000000000000000000011110001001101100010110000000000
000000000000000000000110001101111101010000100000000000
000000000000000000000000010000000001000000000000000000
000000000000000000000010000001001111000010000000000000
000000000000000000000000001111111011000000000000000000
000000000000000000000000001111111010000100100000000000
000000000000000000000110011000011011000000100000000000
000000000000000000000110011111001011000010000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000001000000000010101111010000010000000000000
001000000000000111000010010101101001000000000000000000
000000000000000001100000001001001110000001000000000000
000000000000000000100000000001011010000110000000000000
000000000000000001100000000000000000000010000011000000
001000000000000101100000000000000000000000000010100010
000000000000000000000000000000000000000000000000000000
001000000000000001000010000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000001011000001000000010000000000
001000000000001011000010101111001110000000000000000001

.logic_tile 2 4
010000000000001111100000001101100000000001000001000001
001000000000100101000000001111000000000000000010000000
000000000000000000000000001111000000000010000000000000
000000000000000101000010110011000000000000000000000001
000010101110100000000000000001000001000000000000000001
001000000001001101000000000000001011000000010000000001
000000000000000101000110110001011000000000000000000000
001000000000001101100011100000000000001000000000100000
000000000000000000000000001101101010100000000000000000
001000000000000000000000001001101110000000000000000000
000000000001010001100000001111111010000000000000000000
001000000000100000000000000101100000001000000000000000
000000000000000011100000000101101011000000000000000000
001010000000000000100000000111101001010000000010100000
000000000000000011100010100111111000000000000011000001
001000000000000000100100000000011010001000000000000010

.ramt_tile 3 4
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010001000000000000000111100001000000000000001000000000
001010000001010111000111000000100000000000000000010000
111000000001001000000110010001100000000000001000000000
000000000000000111000111100000000000000000000000000000
110010100000001111100000010000000001000000001000000000
111001000000000111100011110000001010000000000000000000
000000000000000111100110000101101001011100000000000000
001000000000000000100010111111101001111100000001000000
000000000000000001000000000000011010010000000100000000
001000000000000000100000000000011000000000000000000000
000000000000000000000000000001011100000000000010000000
001000000000000000000011110101111011000001000000000000
000000000000000000000011111101001010110000010000000000
001000000000000000000011111011011001110000110000000010
000000000000000000000000001001101010000000000000000000
001001000000001111000000000111101100000000100000000000

.logic_tile 5 4
010000000000000000000011100000000000000000000000000000
001010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001000001000000000100000000
011000000000000000000000000000101111000000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000100000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000101100000000010000100000000
001000000000000000000000000000000000000000000001000001
111000000000000111100000000011100000000010000000000000
000000000000000000000000000000100000000000000000000100
110001000000000111000011100000000000000000000000000000
011010000000000000000110110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000100001000000000000000000000000000000000000
000000000000000000000000000001100001001100110000000000
001000000000000000000011110000001111110011000000000000
000001000000000000000000010000000000000010000100000001
001000100000000000000011011101000000000000000001000000
000000000000001000000000000000000000000000000000000001
001000000000000001000000001101001010000010000000100111
000000000000000000000110000000000000000010000000000000
001000000000000000000000000000001110000000000000000000

.logic_tile 7 4
010000000000000000000010100000000000000000000000000000
001100000000000000000110110000000000000000000000000000
111000000000000000000000010111101101101001010100000000
000000000000000111000011001001011111011111110000000000
010000000000000111000011001011100000000001010100000000
111000000000000000000110001101101010000011100000000000
000000000000000101000010100000000000000000000000000000
001000000000000000000110110000000000000000000000000000
000000000000000000000000000101001111000001010000000000
001000000000000001000010000011101000010010100000000000
000000000000000000000010001001111110001001000100000000
001000000000000000000000001101100000001110000000000000
000000000000000000000000000111111101101101010100000000
001000000000000001000000001001011010010110100000000000
000000000000001001000000010000000000000000000000000000
001000000000000001000010010000000000000000000000000000

.logic_tile 8 4
010000000000001000000000010111111000100000000000000000
001000000000001011000011001001101000001000100000000000
000000000000000011100000001011101000000000010000000000
000001000000000000000000001111111010010101010000000000
000000000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000101000000011001011010001001000000000000
001000000000000101000011001011000000000100000000000000
000000000000001000000000000101111010110010110000000000
001000000000000001000000000001011100111000100000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000011010000010000000000000
001000000000000000000000000000011000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000101100000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000101000010100000000000000000000000000000
001000000000001101100100000000000000000000000000000000
111000000000000000000110000111011110000010100110000000
000000000000000000000000000000001011100001010000000000
010001000000000101000010000001011101000100000000000000
111010100000000000000010000001001100000000000000000000
000000000000000000000000001000011101000000000010000000
001000000000001101000000001001001100010000000010100010
000000000000001000000000000111101110000000000000000001
001000000000000101000000000000111100100000000010000000
000000000000001101100000000000001010000010000000000000
001000000000000101000000001001000000000000000000000000
000000000000000001100000010111111010000100000000000000
001000000000000000000010000011100000001100000001000000
000000000000000001100000010001001101000010000000000000
001000000000000000000010100001001111000000000000000000

.logic_tile 2 5
010000000000001000000000001101111001111111110100100000
001000000000000001000011101111101101111011110000000000
111000000000000101100110000001000001000001000000000000
000000000000000101000010111101001111000000000010000011
010010100000001111000010010111101010000000000000000000
011001000000001111100110100001110000001000000000000001
000000000000001101000011101101111010000010000000000000
001000000000000101000110100101011010000000000000000000
000000000000000001100110011000011001000110100100000000
001000000000000001000010000001011110010110100000000000
000000000000000111000110001111001100101111000100000000
001000000000000000000110001011011101111111100010000000
000000000000000111000000000101101101111111010100000000
001000000000000000000000001101101001101111010000100000
000000000000001101000010011011001011000000100000000000
001000000000001011100010000011001110000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000100000000000000000000001000000001000000000
001000000000010000000010000000001101000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000101000000000000101111000000000000000000
000000000001010000000000010111101001001100111000000000
001000000000100000000010010000101100110011000010000000
000000000000000000000000000111001001001100111000000000
001000000000000000000000000000101111110011000000000010
000000000000001000000000000111001001001100111000000000
001000000000000101000000000000101111110011000000000000
000000000000001000000000000011001001001100111000000000
001000000000000101000010010000001111110011000000000000
000000000000000000000110100111101001001100111000000000
001000000000000000000010100000101000110011000000000000
000000000000000000000111010111101000001100111000000000
001000000000000000000111100000101011110011000000000000

.logic_tile 5 5
010000000000000111100110001000011010000000000100000000
001000000001011101100010100101010000000100000000000000
111000000000000011100111010000000001000000100000000001
000000000000001111100010000111001000000010100000000000
110000001010001000000010100101001011000010000000000000
111000000000000001000110111001011100000000000000000000
000000000000000101100110001000000001000000000100000000
001000000000011101000011111101001001000000100000000000
000010000000000000000011110001011011101000010100000000
001001100000000000000011001101011000111000100000000000
000000000000001000000111111111111000001001010000000000
001000000000101001000011011011111111010110100001000000
000000000000001000000111011101101100000000000000000000
001000000001010111000010001101011000000010000000000000
000000000001001000000010100011011101000010000000000000
001000000000000001000100001001111110000000000000000000

.logic_tile 6 5
010000000000000101000000000001100000000000001000000000
001000000000000000000000000000100000000000000000001000
111000000100000101000010110001100000000000001000000000
000000000000000000000011110000101000000000000000000000
010000000000000001100011110101101001001100110000000000
111000001110000000100011100000001001110011000000000000
000000000000001101000010100101101010101011110000000000
001000000000000001000100000111001011000110000000000000
000000000000000000000000010000011000000010000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000011000001000010000100000000
001000000000000000000000000000101111000001010000000001
000000000000001000000110000111011111011111110000000000
001000000000000101000010001111101011010110110000000000
000000000000001000000000010000000000000000000000000000
001000000000000101000010000000000000000000000000000000

.logic_tile 7 5
010001000000000101000000001111011101001001100000000000
001000100000000000000000000101011110101001110000000000
000000000000000101000000000000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000000000000001101101011010000110000000000
001000000000001101000010101001001101010000100000000000
000000000000000101000000000001111100101000000000000000
001000000000001101000010110101011000110100000000000000
000000000110000000000000011111111101111001000000000000
001000000000000000000010101001101110111010000000000000
000000000000000001100110110111011110100001010000000000
001000000000000000000010010111101011111010100000000000
000000000000001000000110111001101111101001000000000000
001000000000001001000010101011011111000110000000000000
000000000000000001100010010011011101101100000000000000
001000000000000000100010101101111011001100000000000000

.logic_tile 8 5
010000000000011101000011111001101111100000000000000000
001000000000100001000011111001011011101001010000000000
111000000000000111100000000000001011000110000100000000
000000000000000101000010110001011010010110000001000000
010000000000000101000010100000000001000000100000000000
011000000000000000100000000011001100000000000000000000
000000000000000111100110010101111111011101000100000000
001000000000001101000010001011011100101001000000000000
000000000001010000000010000101101110000110000000000000
001000000000101101000000000101110000000001000000000000
000000000000000001100111100111011100010100000000000000
001000000000001101000011100000111111001000000000000000
000000000000000000000110011011111111101001110100000000
001000000000000000000010000001101010000000110000000000
000000000000001000000111101001000000000001010100000000
001000000000000001000000001011001001000011010000000000

.logic_tile 9 5
010000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000001000000000001000000000000000000100000000
000000000000001001000000000101000000000010000000000000
111000000000001001100000010000011010000100000100000000
000000000000001001100010000000000000000000000000000000
110000000000000001100010100000011011000000000000000000
010000000000000000000000000001011001000000100000000000
000000000000000111000010110001111011000100000001000000
000000000000000101000010010000011000000000000010000000
000000000000000000000000000001101111000010000000000000
000000000000000000000010010101001000000000000000000010
000000000000000000000000001000001010000010000000000000
000000000000000000000000000101011111000000000000000000
000000000000001000000110011001101110000000000000000000
000000000000000001000010000001001010000010000000100010
000000000000001000000000001111000001000001010010000000
000000000000000001000000001101101110000001110000000000

.logic_tile 2 6
000000000000000111100110000000011000010100100000000000
000000000000000101000010011101011010010110100000000001
111000000000001001100011100111111010111111110000000000
000000000000001111000010100001111101111111100010000100
010000000000000101000110100000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000001101100010011001011001101110100000000000
000000000000000101000010101101011010101111100000000000
000000000000000000000010000001101010000010000000000000
000000000010000000000000000000110000000000000000000000
000000000000000001000000001101001011111101010100000000
000000000000000000000000000001011100111101110010000000
000000000000000000000110001001011110000000000000000000
000000000000000000000100000001101111001000000000000000
000000000000001000000110001101011010000000000000000000
000000000000000001000000000111000000000100000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000001101000001100111000000000
000000000000000000000010110000001110110011000000010000
000000000000000101000011100011001000001100111000000000
000000000000000000100010110000001100110011000000000000
000000000000000101000000010011001000001100111000000000
000000000000000000100011110000001010110011000000000000
000000000000000111100111100001101000001100111000000000
000000000000000000100011110000101100110011000000000000
000000000000001001000000000111101000001100111000000000
000000000000000101100000000000001110110011000000000000
000000000000000000000000000001001000001100110000000000
000000000000000000000000000011100000110011000000000000
000000000000000011100000001101101011011100000000000000
000000000000000000100000000101111011111100000001000000
000000000000001000000000001001011001000000000000000000
000000000000000101000000001001111000000010000000000000

.logic_tile 5 6
000010100000000101100000000001011111010000100100000000
000001000000000000000000000000011010101000010000000000
111000000000000000000110000111101100000000100000000000
000000000000000000000000000000011101000000000000000000
110000000000000001100000001111111000111001010100000000
110000000000000000000000000011111010110000000000000000
000000000000001101000000000011111111010000010000000000
000000000000000101100000001011101110010001010000000000
000000000000000101000110111111111010001001000100000000
000000000000000000000010100101100000001110000000000000
000000000000001111000000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000010100111101100000000000000000000
000000000000000000000100000000001101000000010000000000
000000000000001101000000001000000001000000000000000000
000000000000000101000011100011001110000010000000000000

.logic_tile 6 6
000000000110000101000000010000000001000000001000000000
000000000000000000100011010000001111000000000000001000
111000000000000000000000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
010000000000000000000010010111001001001100111000000000
110000000000000000000110000000101110110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000001101000000000000001101110011000000000000
000000000000000001000010111000001001001100110000000000
000100000000000000000011110011001110110011000000000000
000000000000000000000000000011000000000000000000000001
000000000000000101000000000000101100000000010000000000
000000000000000000000000000001001010000010000000000000
000000000000000000000010100000010000000000000000000000
000000000000000011100110100001000000000000000110000000
000010000000000000000000000000100000000001000000100100

.logic_tile 7 6
000000000000000000000010100000000001000010000000000000
000000000000000001000110111011001000000000000000000000
111000000000000000000110001001011000111101100000000000
000000000000011101000010110111101001111101000000000000
110000000000000000000010111001101000100000000000000000
110000000000000000000110010011111001110000000000000000
000000000000000111000000001001000001000011100000000000
000000000000000000000000001001101110000001010000000000
000000000000000000000110010000000001000000000000000000
000000001100000000000010000111001001000010000000000000
000010100000000000000000000000011010000100000000000000
000000000000011101000000000000001011000000000010100001
000000000000100001100010010111001101011110110000000000
000000000001010000000110101101111000010100110000000000
000000001000000000000000001001000000001100110100000000
000000000000001101000000001001000000110011000000000000

.logic_tile 8 6
000000000000001101000011101000001000000000000000000000
000000000000000101000000001101010000000100000000000000
000000000000001000000110000011011100000011100000000000
000000000000000101000000001011101110000000000000000000
000000000000000101000000011000000000000010000000000000
000000000000000000100010001101001101000000100000000000
000000000000000000000110110000001100000000000000000000
000000000000000000000011111011011001000100000000000000
000000000000000000000010101001111010010111110000000000
000000000000000000000110110001111000011111110000000000
000000000000000000000000000011101010101011110000000000
000000000000001101000010111101001001001011100000100000
000000000000001000000110001000000000000010000000000000
000000000000000001000000001011001111000000000000000000
000000000000000000000000000001001100111001110000000000
000000000000000000000000001011011000111000100000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000100100001
000000000000000000000000000111000000000010000000000000
111000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000001100001000000000000111000001000000100000000000
000000000000000101000010010000101111000001010000000001
111000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000001100010
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110010011101100001111110000000000
000000000000000000000110010001011110000110100000100000
000000000000000000000110000111001010000100000000000000
000000000000000000000000000000100000001001000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000010100000000000000000000000000000
000000000000001001000010100000000000000000000000000000
111000000000000101000000000001001000000000000100000001
000000000000000000000000000000010000001000000000000000
010000000000000000000110000011111000001001000100000000
110000000000000101000000000001000000001101000000000000
000000000000000000000000000001000000000000100000100000
000000000000000000000000000000001100000001010001000010
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101100000000001000000000000000100000000
000000000000000000000000000000001010000000010000000000
000000000000000000000000000001000000000000000100000000
000000001100000000000000000000101000000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111000000000000000000000000101101001000010100100100000
000000000000000111000010100000111011100001010000000000
010010000000000000000110110011101100000111000000000000
110001000000000000000010011111100000001101000000000000
000000000000001000000010110111101110010010100000000000
000000000000000001000010001101001001010110010000000000
000000000000000001100110001011100000001100110000000000
000000000000000000000000000001100000110011000000000000
000000000000000000000110001111111000000000000000000000
000000000000000000000000000111010000000100000000000000
000000000000000101100111001101001000000011000000000000
000000000000000000000100000111111110000111110000000000
000000000000001101100000001111011010101101010100000000
000000000000000111000000000101111101001100000000100000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000110001001000000001100110000000000
000000000000000000000100001001000000110011000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111100000000010000110000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000001000000001000000100000000000
000000000000000000000000000111001001000010000000000000
000000000000000000000000000001100001000000000000000000
000000000000000000000000000000101010000000010001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000110000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000001000000010100000000001000000001000000000
000000000000000001000000000000001010000000000000000000
110010100000000000000000000000001000001100111100000000
110001000000000000000000000000001101110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000010000001001001100110100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101101111000001001010000000000
000000000000000000000000000001011101010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000111101100000001000000000000
000000000000000101000000001001101011011010100000000000
000000000000000000000000010011101011010000000000000000
000000000000000000000010100011111000100000110000000000
000000000000001000000000000001101101000000100000000000
000000000000000001000000000000011010000001010000100000
000010100000001000000000010011101000110111000000000000
000001000000000111000010001001111100101110010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000001110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000001100
000000000000000100
000101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100010000
001100000100000000
000000000100000000
000001010000000000
000100001000000000
000000000000110010
000000000000010000
000010000000000000
000001110000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 4 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 76 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[2]
.sym 177 $abc$3938$auto$alumacc.cc:491:replace_alu$699[15]
.sym 178 $abc$3938$new_n324_
.sym 179 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[14]
.sym 180 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[15]
.sym 181 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[12]
.sym 182 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[13]
.sym 183 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[11]
.sym 184 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[9]
.sym 197 delay[14]
.sym 206 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[10]
.sym 209 delay[7]
.sym 221 delay[4]
.sym 291 $abc$3938$new_n328_
.sym 292 $abc$3938$procmux$574.B_AND_S[54]_new_
.sym 293 $PACKER_VCC_NET
.sym 298 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 406 RST$SB_IO_OUT
.sym 407 $abc$3938$new_n191_
.sym 408 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 409 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 410 $abc$3938$new_n376_
.sym 411 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3362
.sym 412 $abc$3938$new_n189_
.sym 416 $PACKER_VCC_NET
.sym 425 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 431 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 481 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 484 $PACKER_VCC_NET
.sym 519 state[4]
.sym 520 state[5]
.sym 521 $abc$3938$procmux$603_CMP_new_
.sym 522 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 523 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 524 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[0]_new_inv_
.sym 525 $abc$3938$new_n358_
.sym 526 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422
.sym 554 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 578 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3362
.sym 596 RST$SB_IO_OUT
.sym 600 RST$SB_IO_OUT
.sym 601 CLK$SB_IO_IN
.sym 633 $0\scl[0:0]
.sym 634 SCL$SB_IO_OUT
.sym 637 $PACKER_GND_NET
.sym 646 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 676 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422
.sym 716 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422
.sym 780 DC$SB_IO_OUT
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 844 DC$SB_IO_OUT
.sym 858 CLK$SB_IO_IN
.sym 909 DC$SB_IO_OUT
.sym 944 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422
.sym 965 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422
.sym 1055 RST$SB_IO_OUT
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1423 RST$SB_IO_OUT
.sym 1426 SCL$SB_IO_OUT
.sym 1492 SCL$SB_IO_OUT
.sym 1879 $auto$alumacc.cc:474:replace_alu$697.C[1]
.sym 1880 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[5]
.sym 1881 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[3]
.sym 1882 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[1]
.sym 1883 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[6]
.sym 1884 $abc$3938$add$demo.v:207$129_Y[0]
.sym 1885 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[4]
.sym 1886 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[7]
.sym 1952 $abc$3938$new_n324_
.sym 1970 $PACKER_VCC_NET
.sym 1977 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[2]
.sym 1978 $PACKER_VCC_NET
.sym 1985 $auto$alumacc.cc:474:replace_alu$697.C[1]
.sym 1988 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[1]
.sym 1989 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[6]
.sym 1991 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[4]
.sym 1992 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[7]
.sym 1993 $PACKER_VCC_NET
.sym 1994 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[5]
.sym 1995 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[3]
.sym 2001 $nextpnr_ICESTORM_LC_0$O
.sym 2004 $auto$alumacc.cc:474:replace_alu$697.C[1]
.sym 2007 $auto$alumacc.cc:474:replace_alu$697.C[2]
.sym 2010 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[1]
.sym 2013 $auto$alumacc.cc:474:replace_alu$697.C[3]
.sym 2015 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[2]
.sym 2019 $auto$alumacc.cc:474:replace_alu$697.C[4]
.sym 2021 $PACKER_VCC_NET
.sym 2022 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[3]
.sym 2025 $auto$alumacc.cc:474:replace_alu$697.C[5]
.sym 2027 $PACKER_VCC_NET
.sym 2028 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[4]
.sym 2031 $auto$alumacc.cc:474:replace_alu$697.C[6]
.sym 2033 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[5]
.sym 2034 $PACKER_VCC_NET
.sym 2037 $auto$alumacc.cc:474:replace_alu$697.C[7]
.sym 2039 $PACKER_VCC_NET
.sym 2040 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[6]
.sym 2043 $auto$alumacc.cc:474:replace_alu$697.C[8]
.sym 2046 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[7]
.sym 2063 delay[8]
.sym 2064 delay[5]
.sym 2065 delay[9]
.sym 2066 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 2067 delay[7]
.sym 2068 delay[4]
.sym 2069 delay[11]
.sym 2070 delay[14]
.sym 2079 delay[6]
.sym 2085 delay[1]
.sym 2086 $PACKER_VCC_NET
.sym 2093 delay[0]
.sym 2104 delay[3]
.sym 2108 $abc$3938$new_n320_
.sym 2119 DC$SB_IO_OUT
.sym 2120 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 2122 $PACKER_VCC_NET
.sym 2123 delay[11]
.sym 2125 delay[14]
.sym 2129 delay[5]
.sym 2143 $PACKER_VCC_NET
.sym 2147 $auto$alumacc.cc:474:replace_alu$697.C[8]
.sym 2154 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[14]
.sym 2156 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[12]
.sym 2157 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[13]
.sym 2158 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[11]
.sym 2160 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[10]
.sym 2163 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[15]
.sym 2167 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[9]
.sym 2182 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[8]
.sym 2184 $auto$alumacc.cc:474:replace_alu$697.C[9]
.sym 2186 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[8]
.sym 2190 $auto$alumacc.cc:474:replace_alu$697.C[10]
.sym 2192 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[9]
.sym 2196 $auto$alumacc.cc:474:replace_alu$697.C[11]
.sym 2198 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[10]
.sym 2202 $auto$alumacc.cc:474:replace_alu$697.C[12]
.sym 2204 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[11]
.sym 2208 $auto$alumacc.cc:474:replace_alu$697.C[13]
.sym 2211 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[12]
.sym 2214 $auto$alumacc.cc:474:replace_alu$697.C[14]
.sym 2217 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[13]
.sym 2220 $auto$alumacc.cc:474:replace_alu$697.C[15]
.sym 2223 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[14]
.sym 2226 $nextpnr_ICESTORM_LC_1$I3
.sym 2228 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[15]
.sym 2234 delay[3]
.sym 2235 delay[13]
.sym 2236 delay[15]
.sym 2237 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[1]_new_inv_
.sym 2238 $abc$3938$new_n329_
.sym 2239 $abc$3938$procmux$572_CMP_new_
.sym 2240 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[8]
.sym 2241 $abc$3938$new_n379_
.sym 2247 delay[11]
.sym 2249 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 2250 $abc$3938$add$demo.v:207$129_Y[7]
.sym 2251 $abc$3938$add$demo.v:207$129_Y[11]
.sym 2255 delay[5]
.sym 2257 delay[9]
.sym 2258 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 2259 state[0]
.sym 2260 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3362
.sym 2261 $abc$3938$procmux$572_CMP_new_
.sym 2264 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 2265 $abc$3938$add$demo.v:207$129_Y[4]
.sym 2267 $abc$3938$add$demo.v:207$129_Y[5]
.sym 2268 $abc$3938$new_n327_
.sym 2280 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 2282 $nextpnr_ICESTORM_LC_1$I3
.sym 2287 delay[12]
.sym 2289 delay[9]
.sym 2301 delay[11]
.sym 2302 delay[14]
.sym 2304 delay[13]
.sym 2305 delay[15]
.sym 2313 delay[15]
.sym 2323 $nextpnr_ICESTORM_LC_1$I3
.sym 2326 delay[13]
.sym 2327 delay[14]
.sym 2328 delay[11]
.sym 2329 delay[15]
.sym 2332 delay[14]
.sym 2338 delay[15]
.sym 2346 delay[12]
.sym 2352 delay[13]
.sym 2357 delay[11]
.sym 2365 delay[9]
.sym 2369 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 2370 $abc$3938$new_n383_
.sym 2371 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 2372 $abc$3938$new_n327_
.sym 2373 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[4]_new_
.sym 2374 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 2375 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 2376 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 2385 $abc$3938$add$demo.v:207$129_Y[15]
.sym 2388 $0\scl[0:0]
.sym 2390 delay[13]
.sym 2391 delay[12]
.sym 2393 state[1]
.sym 2399 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3386
.sym 2401 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 2402 $abc$3938$add$demo.v:207$129_Y[13]
.sym 2405 $abc$3938$new_n358_
.sym 2406 $0\scl[0:0]
.sym 2414 $PACKER_GND_NET
.sym 2422 $abc$3938$new_n320_
.sym 2424 delay[15]
.sym 2427 $abc$3938$procmux$572_CMP_new_
.sym 2430 $abc$3938$auto$alumacc.cc:491:replace_alu$699[15]
.sym 2431 delay[13]
.sym 2434 delay[11]
.sym 2436 delay[14]
.sym 2438 state[0]
.sym 2449 $abc$3938$new_n327_
.sym 2450 $abc$3938$new_n358_
.sym 2452 state[1]
.sym 2455 delay[13]
.sym 2456 delay[14]
.sym 2457 delay[15]
.sym 2458 delay[11]
.sym 2461 $abc$3938$procmux$572_CMP_new_
.sym 2462 $abc$3938$new_n320_
.sym 2463 $abc$3938$auto$alumacc.cc:491:replace_alu$699[15]
.sym 2464 $abc$3938$new_n327_
.sym 2497 state[1]
.sym 2498 state[0]
.sym 2499 $abc$3938$new_n358_
.sym 2504 state[0]
.sym 2505 $abc$3938$procmux$583_CMP_new_
.sym 2506 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 2507 $abc$3938$new_n349_
.sym 2508 state[2]
.sym 2509 state[3]
.sym 2510 state[1]
.sym 2511 $abc$3938$new_n363_
.sym 2517 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 2521 $abc$3938$auto$rtlil.cc:1836:ReduceOr$696_new_inv_
.sym 2522 $PACKER_VCC_NET
.sym 2525 $abc$3938$new_n324_
.sym 2526 $abc$3938$new_n320_
.sym 2528 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 2529 $abc$3938$new_n358_
.sym 2539 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 2557 state[4]
.sym 2558 state[5]
.sym 2560 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 2564 $abc$3938$new_n189_
.sym 2566 $abc$3938$procmux$574.B_AND_S[54]_new_
.sym 2567 $abc$3938$procmux$572_CMP_new_
.sym 2568 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3362
.sym 2569 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 2573 state[0]
.sym 2577 state[2]
.sym 2578 state[3]
.sym 2582 RST$SB_IO_OUT
.sym 2583 $abc$3938$new_n191_
.sym 2586 $abc$3938$new_n376_
.sym 2587 state[1]
.sym 2597 RST$SB_IO_OUT
.sym 2598 $abc$3938$procmux$572_CMP_new_
.sym 2599 $abc$3938$new_n376_
.sym 2602 state[4]
.sym 2603 state[5]
.sym 2604 state[2]
.sym 2605 state[3]
.sym 2608 $abc$3938$new_n189_
.sym 2610 state[3]
.sym 2611 state[2]
.sym 2615 state[1]
.sym 2616 state[0]
.sym 2617 $abc$3938$new_n191_
.sym 2620 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 2623 $abc$3938$procmux$574.B_AND_S[54]_new_
.sym 2626 state[0]
.sym 2627 state[1]
.sym 2629 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 2632 state[5]
.sym 2633 state[4]
.sym 2634 state[1]
.sym 2635 state[0]
.sym 2636 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3362
.sym 2637 CLK$SB_IO_IN_$glb_clk
.sym 2639 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3380
.sym 2640 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3386
.sym 2642 $abc$3938$new_n374_
.sym 2643 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[2]_new_inv_
.sym 2644 CS$SB_IO_OUT
.sym 2645 $abc$3938$new_n371_
.sym 2646 $abc$3938$new_n382_
.sym 2656 $PACKER_VCC_NET
.sym 2658 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[3]_new_
.sym 2659 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 2661 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 2663 $abc$3938$new_n366_
.sym 2668 $0\scl[0:0]
.sym 2669 DC$SB_IO_OUT
.sym 2672 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 2674 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3386
.sym 2686 SCL$SB_IO_OUT
.sym 2692 state[0]
.sym 2696 state[2]
.sym 2697 state[3]
.sym 2698 $abc$3938$new_n358_
.sym 2701 state[5]
.sym 2703 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 2704 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 2705 $PACKER_GND_NET
.sym 2706 state[1]
.sym 2707 $abc$3938$new_n189_
.sym 2710 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3386
.sym 2716 state[4]
.sym 2718 $abc$3938$procmux$603_CMP_new_
.sym 2719 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 2720 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 2725 $PACKER_GND_NET
.sym 2734 $PACKER_GND_NET
.sym 2737 state[0]
.sym 2739 $abc$3938$new_n358_
.sym 2740 state[1]
.sym 2744 state[2]
.sym 2745 state[3]
.sym 2746 $abc$3938$new_n189_
.sym 2749 state[5]
.sym 2750 state[3]
.sym 2751 state[2]
.sym 2752 state[4]
.sym 2755 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 2757 $abc$3938$procmux$603_CMP_new_
.sym 2758 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 2761 state[2]
.sym 2762 state[3]
.sym 2763 state[5]
.sym 2764 state[4]
.sym 2767 state[1]
.sym 2768 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 2769 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 2771 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3386
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2774 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3368
.sym 2775 DC$SB_IO_OUT
.sym 2780 $abc$3938$new_n366_
.sym 2781 $0\dc[0:0]
.sym 2794 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 2797 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[3]_new_
.sym 2851 $0\scl[0:0]
.sym 2852 SCL$SB_IO_OUT
.sym 2860 SCL$SB_IO_OUT
.sym 2866 $0\scl[0:0]
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2926 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 3215 SCL$SB_IO_OUT
.sym 4283 delay[7]
.sym 4284 delay[4]
.sym 4285 delay[0]
.sym 4288 delay[5]
.sym 4292 delay[1]
.sym 4294 delay[6]
.sym 4295 delay[3]
.sym 4303 $PACKER_VCC_NET
.sym 4314 delay[0]
.sym 4321 delay[5]
.sym 4326 delay[3]
.sym 4333 delay[1]
.sym 4336 delay[6]
.sym 4343 delay[0]
.sym 4344 $PACKER_VCC_NET
.sym 4349 delay[4]
.sym 4355 delay[7]
.sym 4377 $abc$3938$add$demo.v:207$129_Y[4]
.sym 4379 $abc$3938$add$demo.v:207$129_Y[0]
.sym 4381 $abc$3938$add$demo.v:207$129_Y[5]
.sym 4386 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 4406 delay[11]
.sym 4410 delay[8]
.sym 4413 delay[5]
.sym 4415 delay[9]
.sym 4417 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4421 delay[4]
.sym 4425 delay[3]
.sym 4426 delay[14]
.sym 4427 delay[13]
.sym 4429 delay[15]
.sym 4442 $abc$3938$add$demo.v:207$129_Y[8]
.sym 4443 $abc$3938$new_n320_
.sym 4444 $abc$3938$add$demo.v:207$129_Y[9]
.sym 4446 $abc$3938$add$demo.v:207$129_Y[14]
.sym 4447 $abc$3938$procmux$572_CMP_new_
.sym 4448 $abc$3938$add$demo.v:207$129_Y[11]
.sym 4453 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4457 $abc$3938$add$demo.v:207$129_Y[7]
.sym 4458 $abc$3938$auto$alumacc.cc:491:replace_alu$699[15]
.sym 4469 $abc$3938$add$demo.v:207$129_Y[4]
.sym 4470 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4471 $abc$3938$add$demo.v:207$129_Y[5]
.sym 4472 $abc$3938$new_n327_
.sym 4475 $abc$3938$add$demo.v:207$129_Y[8]
.sym 4476 $abc$3938$procmux$572_CMP_new_
.sym 4477 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4478 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4481 $abc$3938$procmux$572_CMP_new_
.sym 4482 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4483 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4484 $abc$3938$add$demo.v:207$129_Y[5]
.sym 4487 $abc$3938$add$demo.v:207$129_Y[9]
.sym 4488 $abc$3938$procmux$572_CMP_new_
.sym 4489 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4490 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4493 $abc$3938$new_n320_
.sym 4494 $abc$3938$auto$alumacc.cc:491:replace_alu$699[15]
.sym 4495 $abc$3938$new_n327_
.sym 4499 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4500 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4501 $abc$3938$add$demo.v:207$129_Y[7]
.sym 4502 $abc$3938$procmux$572_CMP_new_
.sym 4505 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4506 $abc$3938$add$demo.v:207$129_Y[4]
.sym 4507 $abc$3938$procmux$572_CMP_new_
.sym 4508 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4511 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4512 $abc$3938$procmux$572_CMP_new_
.sym 4513 $abc$3938$add$demo.v:207$129_Y[11]
.sym 4514 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4517 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4518 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4519 $abc$3938$procmux$572_CMP_new_
.sym 4520 $abc$3938$add$demo.v:207$129_Y[14]
.sym 4521 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422_$glb_ce
.sym 4522 CLK$SB_IO_IN_$glb_clk
.sym 4536 delay[8]
.sym 4538 $abc$3938$add$demo.v:207$129_Y[9]
.sym 4540 $abc$3938$add$demo.v:207$129_Y[13]
.sym 4541 delay[0]
.sym 4542 $abc$3938$add$demo.v:207$129_Y[14]
.sym 4544 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4546 $abc$3938$add$demo.v:207$129_Y[8]
.sym 4550 $abc$3938$procmux$583_CMP_new_
.sym 4551 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 4553 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 4556 delay[3]
.sym 4557 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 4558 $abc$3938$add$demo.v:207$129_Y[3]
.sym 4565 delay[8]
.sym 4566 delay[5]
.sym 4567 delay[9]
.sym 4568 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4570 delay[4]
.sym 4571 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4572 $abc$3938$add$demo.v:207$129_Y[15]
.sym 4573 $0\scl[0:0]
.sym 4575 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 4576 $abc$3938$procmux$583_CMP_new_
.sym 4578 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 4579 DC$SB_IO_OUT
.sym 4580 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 4581 delay[3]
.sym 4584 $abc$3938$add$demo.v:207$129_Y[3]
.sym 4585 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 4586 $abc$3938$add$demo.v:207$129_Y[13]
.sym 4589 state[0]
.sym 4592 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[1]_new_inv_
.sym 4593 state[1]
.sym 4594 $abc$3938$procmux$572_CMP_new_
.sym 4598 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4599 $abc$3938$add$demo.v:207$129_Y[3]
.sym 4600 $abc$3938$procmux$572_CMP_new_
.sym 4601 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4604 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4605 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4606 $abc$3938$add$demo.v:207$129_Y[13]
.sym 4607 $abc$3938$procmux$572_CMP_new_
.sym 4610 $abc$3938$procmux$572_CMP_new_
.sym 4611 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 4612 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4613 $abc$3938$add$demo.v:207$129_Y[15]
.sym 4616 $0\scl[0:0]
.sym 4617 $abc$3938$procmux$583_CMP_new_
.sym 4618 DC$SB_IO_OUT
.sym 4619 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 4622 delay[3]
.sym 4623 delay[5]
.sym 4624 delay[9]
.sym 4625 delay[4]
.sym 4628 state[0]
.sym 4629 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 4630 state[1]
.sym 4634 delay[8]
.sym 4641 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[1]_new_inv_
.sym 4642 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 4643 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 4644 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422_$glb_ce
.sym 4645 CLK$SB_IO_IN_$glb_clk
.sym 4661 $abc$3938$procmux$572_CMP_new_
.sym 4662 $abc$3938$new_n320_
.sym 4672 delay[15]
.sym 4673 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 4677 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 4681 $abc$3938$new_n383_
.sym 4682 $abc$3938$new_n379_
.sym 4688 $abc$3938$new_n328_
.sym 4689 $0\scl[0:0]
.sym 4692 $abc$3938$new_n329_
.sym 4694 state[1]
.sym 4696 state[0]
.sym 4700 state[2]
.sym 4701 state[3]
.sym 4702 $abc$3938$auto$rtlil.cc:1836:ReduceOr$696_new_inv_
.sym 4703 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 4709 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 4713 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 4717 $abc$3938$new_n358_
.sym 4719 $abc$3938$new_n189_
.sym 4721 $abc$3938$new_n189_
.sym 4722 state[2]
.sym 4727 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 4728 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 4734 $0\scl[0:0]
.sym 4735 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 4740 $abc$3938$new_n328_
.sym 4742 $abc$3938$new_n329_
.sym 4745 state[1]
.sym 4746 $abc$3938$auto$rtlil.cc:1836:ReduceOr$696_new_inv_
.sym 4747 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 4748 state[0]
.sym 4751 state[2]
.sym 4752 $abc$3938$new_n189_
.sym 4754 state[3]
.sym 4757 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 4758 $abc$3938$auto$rtlil.cc:1836:ReduceOr$696_new_inv_
.sym 4759 state[1]
.sym 4760 state[0]
.sym 4764 $abc$3938$new_n358_
.sym 4765 state[0]
.sym 4766 state[1]
.sym 4782 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 4786 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 4788 delay[5]
.sym 4789 $PACKER_VCC_NET
.sym 4790 $0\bit_counter[2:0][1]
.sym 4793 $0\scl[0:0]
.sym 4795 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 4796 DC$SB_IO_OUT
.sym 4804 $abc$3938$procmux$583_CMP_new_
.sym 4811 state[0]
.sym 4813 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3386
.sym 4815 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[4]_new_
.sym 4816 $abc$3938$new_n376_
.sym 4817 $abc$3938$new_n371_
.sym 4818 $abc$3938$new_n363_
.sym 4819 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[3]_new_
.sym 4820 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 4821 $abc$3938$new_n191_
.sym 4822 DC$SB_IO_OUT
.sym 4823 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 4824 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 4825 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4826 $abc$3938$procmux$574.B_AND_S[15]_new_
.sym 4827 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 4828 $abc$3938$procmux$583_CMP_new_
.sym 4829 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 4830 $abc$3938$new_n349_
.sym 4832 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 4833 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 4834 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 4836 $0\scl[0:0]
.sym 4839 $abc$3938$new_n366_
.sym 4840 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[0]_new_inv_
.sym 4841 state[1]
.sym 4842 $abc$3938$new_n379_
.sym 4844 $abc$3938$new_n379_
.sym 4845 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4846 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 4847 $abc$3938$new_n376_
.sym 4850 $abc$3938$new_n191_
.sym 4851 state[0]
.sym 4852 state[1]
.sym 4856 state[0]
.sym 4857 state[1]
.sym 4859 $abc$3938$new_n191_
.sym 4862 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 4863 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 4864 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[3]_new_
.sym 4865 $abc$3938$procmux$574.B_AND_S[15]_new_
.sym 4868 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[4]_new_
.sym 4870 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[0]_new_inv_
.sym 4871 $abc$3938$new_n363_
.sym 4874 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 4875 $0\scl[0:0]
.sym 4876 $abc$3938$new_n349_
.sym 4877 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 4880 DC$SB_IO_OUT
.sym 4881 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 4882 $abc$3938$new_n371_
.sym 4883 $abc$3938$procmux$583_CMP_new_
.sym 4886 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 4887 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 4888 $abc$3938$new_n366_
.sym 4889 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 4890 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3386
.sym 4891 CLK$SB_IO_IN_$glb_clk
.sym 4906 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 4907 state[3]
.sym 4909 $abc$3938$procmux$583_CMP_new_
.sym 4914 $abc$3938$procmux$574.B_AND_S[15]_new_
.sym 4918 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 4925 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3380
.sym 4934 state[0]
.sym 4935 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 4936 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3380
.sym 4937 $abc$3938$new_n374_
.sym 4938 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[3]_new_
.sym 4939 CS$SB_IO_OUT
.sym 4940 state[1]
.sym 4941 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 4943 $abc$3938$procmux$583_CMP_new_
.sym 4944 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 4945 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 4946 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 4947 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[0]_new_inv_
.sym 4948 $abc$3938$new_n358_
.sym 4949 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 4953 $abc$3938$new_n383_
.sym 4955 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 4961 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 4962 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[2]_new_inv_
.sym 4965 $abc$3938$new_n382_
.sym 4967 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 4969 $abc$3938$procmux$583_CMP_new_
.sym 4970 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 4973 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 4974 $abc$3938$new_n382_
.sym 4975 $abc$3938$new_n383_
.sym 4976 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 4985 $abc$3938$new_n358_
.sym 4986 state[0]
.sym 4987 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 4988 state[1]
.sym 4992 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 4994 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 4997 CS$SB_IO_OUT
.sym 4998 $abc$3938$procmux$583_CMP_new_
.sym 4999 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 5000 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 5003 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[3]_new_
.sym 5004 $abc$3938$new_n374_
.sym 5005 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 5006 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[2]_new_inv_
.sym 5009 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[2]_new_inv_
.sym 5010 $abc$3938$procmux$583_CMP_new_
.sym 5012 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[0]_new_inv_
.sym 5013 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3380
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5030 CS$SB_IO_OUT
.sym 5032 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3386
.sym 5039 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 5048 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3368
.sym 5057 $0\scl[0:0]
.sym 5059 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3368
.sym 5066 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 5076 $abc$3938$procmux$583_CMP_new_
.sym 5078 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 5082 DC$SB_IO_OUT
.sym 5083 $abc$3938$procmux$603_CMP_new_
.sym 5084 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 5088 $0\dc[0:0]
.sym 5091 $abc$3938$procmux$603_CMP_new_
.sym 5092 $0\dc[0:0]
.sym 5097 $0\dc[0:0]
.sym 5126 $0\scl[0:0]
.sym 5127 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 5128 DC$SB_IO_OUT
.sym 5129 $abc$3938$procmux$583_CMP_new_
.sym 5133 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 5135 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 5136 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3368
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5152 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 6348 $abc$3938$add$demo.v:207$129_Y[2]
.sym 6349 $abc$3938$add$demo.v:207$129_Y[3]
.sym 6350 $abc$3938$add$demo.v:207$129_Y[4]
.sym 6351 $abc$3938$add$demo.v:207$129_Y[5]
.sym 6352 $abc$3938$add$demo.v:207$129_Y[6]
.sym 6353 $abc$3938$add$demo.v:207$129_Y[7]
.sym 6422 $abc$3938$add$demo.v:207$129_Y[8]
.sym 6423 $abc$3938$add$demo.v:207$129_Y[9]
.sym 6424 $abc$3938$add$demo.v:207$129_Y[10]
.sym 6425 $abc$3938$add$demo.v:207$129_Y[11]
.sym 6426 $abc$3938$add$demo.v:207$129_Y[12]
.sym 6427 $abc$3938$add$demo.v:207$129_Y[13]
.sym 6428 $abc$3938$add$demo.v:207$129_Y[14]
.sym 6429 $abc$3938$add$demo.v:207$129_Y[15]
.sym 6467 $abc$3938$add$demo.v:207$129_Y[3]
.sym 6475 delay[3]
.sym 6481 delay[7]
.sym 6483 delay[4]
.sym 6507 delay[7]
.sym 6508 $PACKER_VCC_NET
.sym 6602 delay[15]
.sym 6618 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 6665 $abc$3938$auto$rtlil.cc:1836:ReduceOr$696_new_inv_
.sym 6666 params_left[6]
.sym 6667 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 6668 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[3]_new_
.sym 6669 $abc$3938$new_n323_
.sym 6704 delay[5]
.sym 6706 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 6708 delay[9]
.sym 6710 delay[8]
.sym 6712 delay[11]
.sym 6766 $abc$3938$sub$demo.v:318$148_Y[2]
.sym 6767 $abc$3938$sub$demo.v:318$148_Y[3]
.sym 6768 $abc$3938$sub$demo.v:318$148_Y[4]
.sym 6769 $abc$3938$sub$demo.v:318$148_Y[5]
.sym 6770 $abc$3938$sub$demo.v:318$148_Y[6]
.sym 6771 $abc$3938$sub$demo.v:318$148_Y[7]
.sym 6807 delay[14]
.sym 6811 delay[4]
.sym 6812 delay[3]
.sym 6814 delay[13]
.sym 6815 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 6816 delay[15]
.sym 6825 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 6829 DC$SB_IO_OUT
.sym 6866 $abc$3938$sub$demo.v:318$148_Y[8]
.sym 6867 $abc$3938$sub$demo.v:318$148_Y[9]
.sym 6868 $abc$3938$sub$demo.v:318$148_Y[10]
.sym 6869 $abc$3938$sub$demo.v:318$148_Y[11]
.sym 6870 $abc$3938$sub$demo.v:318$148_Y[12]
.sym 6871 $abc$3938$sub$demo.v:318$148_Y[13]
.sym 6872 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[3]_new_
.sym 6873 $abc$3938$new_n355_
.sym 6914 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 6918 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 6923 $PACKER_VCC_NET
.sym 6928 $PACKER_VCC_NET
.sym 6969 params_left[10]
.sym 6970 params_left[13]
.sym 6971 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 6973 params_left[8]
.sym 6974 params_left[11]
.sym 7012 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 7014 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 7019 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 7020 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 7123 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3643
.sym 8122 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[2]
.sym 8164 delay[3]
.sym 8167 delay[4]
.sym 8168 delay[6]
.sym 8173 delay[7]
.sym 8178 delay[1]
.sym 8182 delay[2]
.sym 8186 delay[5]
.sym 8187 delay[0]
.sym 8192 $nextpnr_ICESTORM_LC_8$O
.sym 8195 delay[0]
.sym 8198 $auto$alumacc.cc:474:replace_alu$710.C[2]
.sym 8200 delay[1]
.sym 8204 $auto$alumacc.cc:474:replace_alu$710.C[3]
.sym 8207 delay[2]
.sym 8208 $auto$alumacc.cc:474:replace_alu$710.C[2]
.sym 8210 $auto$alumacc.cc:474:replace_alu$710.C[4]
.sym 8212 delay[3]
.sym 8214 $auto$alumacc.cc:474:replace_alu$710.C[3]
.sym 8216 $auto$alumacc.cc:474:replace_alu$710.C[5]
.sym 8218 delay[4]
.sym 8220 $auto$alumacc.cc:474:replace_alu$710.C[4]
.sym 8222 $auto$alumacc.cc:474:replace_alu$710.C[6]
.sym 8225 delay[5]
.sym 8226 $auto$alumacc.cc:474:replace_alu$710.C[5]
.sym 8228 $auto$alumacc.cc:474:replace_alu$710.C[7]
.sym 8230 delay[6]
.sym 8232 $auto$alumacc.cc:474:replace_alu$710.C[6]
.sym 8234 $auto$alumacc.cc:474:replace_alu$710.C[8]
.sym 8236 delay[7]
.sym 8238 $auto$alumacc.cc:474:replace_alu$710.C[7]
.sym 8247 $abc$3938$new_n321_
.sym 8249 delay[0]
.sym 8250 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[10]
.sym 8252 delay[2]
.sym 8253 delay[12]
.sym 8261 param_counter[1]
.sym 8265 param_counter[1]
.sym 8277 $abc$3938$add$demo.v:207$129_Y[7]
.sym 8280 delay[5]
.sym 8287 delay[6]
.sym 8289 $abc$3938$add$demo.v:207$129_Y[15]
.sym 8290 delay[12]
.sym 8295 delay[13]
.sym 8298 delay[1]
.sym 8302 $abc$3938$new_n320_
.sym 8307 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 8310 $abc$3938$add$demo.v:207$129_Y[6]
.sym 8312 $PACKER_VCC_NET
.sym 8318 $auto$alumacc.cc:474:replace_alu$710.C[8]
.sym 8328 delay[15]
.sym 8333 delay[14]
.sym 8339 delay[8]
.sym 8341 delay[10]
.sym 8343 delay[9]
.sym 8346 delay[12]
.sym 8349 delay[13]
.sym 8351 delay[11]
.sym 8355 $auto$alumacc.cc:474:replace_alu$710.C[9]
.sym 8358 delay[8]
.sym 8359 $auto$alumacc.cc:474:replace_alu$710.C[8]
.sym 8361 $auto$alumacc.cc:474:replace_alu$710.C[10]
.sym 8363 delay[9]
.sym 8365 $auto$alumacc.cc:474:replace_alu$710.C[9]
.sym 8367 $auto$alumacc.cc:474:replace_alu$710.C[11]
.sym 8370 delay[10]
.sym 8371 $auto$alumacc.cc:474:replace_alu$710.C[10]
.sym 8373 $auto$alumacc.cc:474:replace_alu$710.C[12]
.sym 8376 delay[11]
.sym 8377 $auto$alumacc.cc:474:replace_alu$710.C[11]
.sym 8379 $auto$alumacc.cc:474:replace_alu$710.C[13]
.sym 8381 delay[12]
.sym 8383 $auto$alumacc.cc:474:replace_alu$710.C[12]
.sym 8385 $auto$alumacc.cc:474:replace_alu$710.C[14]
.sym 8388 delay[13]
.sym 8389 $auto$alumacc.cc:474:replace_alu$710.C[13]
.sym 8391 $auto$alumacc.cc:474:replace_alu$710.C[15]
.sym 8393 delay[14]
.sym 8395 $auto$alumacc.cc:474:replace_alu$710.C[14]
.sym 8400 delay[15]
.sym 8401 $auto$alumacc.cc:474:replace_alu$710.C[15]
.sym 8405 delay[6]
.sym 8407 delay[10]
.sym 8409 $abc$3938$add$demo.v:207$129_Y[1]_new_
.sym 8410 delay[1]
.sym 8411 $abc$3938$new_n322_
.sym 8412 $abc$3938$new_n320_
.sym 8417 delay[7]
.sym 8430 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[3]_new_
.sym 8432 delay[1]
.sym 8435 $abc$3938$sub$demo.v:318$148_Y[3]
.sym 8436 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 8438 delay[6]
.sym 8447 delay[8]
.sym 8451 delay[7]
.sym 8453 delay[9]
.sym 8457 delay[11]
.sym 8459 delay[5]
.sym 8460 $PACKER_VCC_NET
.sym 8461 delay[12]
.sym 8462 delay[6]
.sym 8464 delay[10]
.sym 8477 $PACKER_VCC_NET
.sym 8478 $nextpnr_ICESTORM_LC_3$O
.sym 8481 delay[5]
.sym 8484 $auto$alumacc.cc:474:replace_alu$688.C[7]
.sym 8486 delay[6]
.sym 8490 $auto$alumacc.cc:474:replace_alu$688.C[8]
.sym 8492 delay[7]
.sym 8493 $PACKER_VCC_NET
.sym 8496 $auto$alumacc.cc:474:replace_alu$688.C[9]
.sym 8498 $PACKER_VCC_NET
.sym 8499 delay[8]
.sym 8502 $auto$alumacc.cc:474:replace_alu$688.C[10]
.sym 8504 delay[9]
.sym 8508 $auto$alumacc.cc:474:replace_alu$688.C[11]
.sym 8510 delay[10]
.sym 8511 $PACKER_VCC_NET
.sym 8514 $auto$alumacc.cc:474:replace_alu$688.C[12]
.sym 8517 delay[11]
.sym 8520 $auto$alumacc.cc:474:replace_alu$688.C[13]
.sym 8522 delay[12]
.sym 8523 $PACKER_VCC_NET
.sym 8530 params_left[7]
.sym 8553 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 8560 delay[9]
.sym 8564 $auto$alumacc.cc:474:replace_alu$688.C[13]
.sym 8569 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 8571 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 8572 delay[13]
.sym 8573 delay[14]
.sym 8575 delay[4]
.sym 8576 $abc$3938$new_n320_
.sym 8577 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 8578 delay[3]
.sym 8579 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 8582 delay[15]
.sym 8583 $abc$3938$sub$demo.v:318$148_Y[6]
.sym 8584 $abc$3938$new_n323_
.sym 8586 delay[9]
.sym 8591 $0\bit_counter[2:0][1]
.sym 8595 $abc$3938$new_n324_
.sym 8596 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 8597 delay[5]
.sym 8601 $auto$alumacc.cc:474:replace_alu$688.C[14]
.sym 8603 delay[13]
.sym 8607 $auto$alumacc.cc:474:replace_alu$688.C[15]
.sym 8609 delay[14]
.sym 8613 $abc$3938$auto$alumacc.cc:491:replace_alu$690[15]
.sym 8616 delay[15]
.sym 8620 $abc$3938$new_n324_
.sym 8621 $abc$3938$new_n323_
.sym 8622 $abc$3938$new_n320_
.sym 8623 $abc$3938$auto$alumacc.cc:491:replace_alu$690[15]
.sym 8628 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 8629 $abc$3938$sub$demo.v:318$148_Y[6]
.sym 8632 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 8633 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 8634 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 8635 $0\bit_counter[2:0][1]
.sym 8638 $0\bit_counter[2:0][1]
.sym 8639 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 8640 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 8641 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 8644 delay[5]
.sym 8645 delay[4]
.sym 8646 delay[9]
.sym 8647 delay[3]
.sym 8648 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 8649 CLK$SB_IO_IN_$glb_clk
.sym 8651 params_left[5]
.sym 8652 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3374
.sym 8653 $abc$3938$auto$simplemap.cc:168:logic_reduce$1806[1]_new_inv_
.sym 8654 params_left[3]
.sym 8655 params_left[2]
.sym 8656 $abc$3938$procmux$574.B_AND_S[15]_new_
.sym 8657 $abc$3938$new_n352_
.sym 8658 $abc$3938$auto$simplemap.cc:168:logic_reduce$1806[0]_new_inv_
.sym 8663 $PACKER_VCC_NET
.sym 8667 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 8673 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 8677 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 8678 params_left[1]
.sym 8681 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 8694 params_left[1]
.sym 8696 params_left[6]
.sym 8702 params_left[7]
.sym 8708 params_left[5]
.sym 8712 params_left[2]
.sym 8714 params_left[0]
.sym 8718 params_left[4]
.sym 8719 params_left[3]
.sym 8722 $PACKER_VCC_NET
.sym 8723 $PACKER_VCC_NET
.sym 8724 $nextpnr_ICESTORM_LC_6$O
.sym 8727 params_left[0]
.sym 8730 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 8732 params_left[1]
.sym 8733 $PACKER_VCC_NET
.sym 8736 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 8738 $PACKER_VCC_NET
.sym 8739 params_left[2]
.sym 8740 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 8742 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 8744 params_left[3]
.sym 8745 $PACKER_VCC_NET
.sym 8746 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 8748 $auto$alumacc.cc:474:replace_alu$725.C[5]
.sym 8750 params_left[4]
.sym 8751 $PACKER_VCC_NET
.sym 8752 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 8754 $auto$alumacc.cc:474:replace_alu$725.C[6]
.sym 8756 params_left[5]
.sym 8757 $PACKER_VCC_NET
.sym 8758 $auto$alumacc.cc:474:replace_alu$725.C[5]
.sym 8760 $auto$alumacc.cc:474:replace_alu$725.C[7]
.sym 8762 $PACKER_VCC_NET
.sym 8763 params_left[6]
.sym 8764 $auto$alumacc.cc:474:replace_alu$725.C[6]
.sym 8766 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 8768 $PACKER_VCC_NET
.sym 8769 params_left[7]
.sym 8770 $auto$alumacc.cc:474:replace_alu$725.C[7]
.sym 8774 params_left[9]
.sym 8775 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[4]_new_
.sym 8776 params_left[4]
.sym 8777 $abc$3938$memrd$\num_params$demo.v:313$145_DATA[2]_new_
.sym 8778 params_left[12]
.sym 8780 $abc$3938$new_n195_
.sym 8781 $abc$3938$new_n200_
.sym 8790 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 8792 $abc$3938$sub$demo.v:318$148_Y[2]
.sym 8800 params_left[0]
.sym 8805 params_left[10]
.sym 8806 $PACKER_VCC_NET
.sym 8810 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 8817 params_left[13]
.sym 8820 params_left[8]
.sym 8821 params_left[11]
.sym 8822 DC$SB_IO_OUT
.sym 8824 params_left[10]
.sym 8825 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 8828 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 8829 $0\bit_counter[2:0][1]
.sym 8830 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 8831 params_left[9]
.sym 8832 $PACKER_VCC_NET
.sym 8840 $PACKER_VCC_NET
.sym 8843 params_left[12]
.sym 8847 $auto$alumacc.cc:474:replace_alu$725.C[9]
.sym 8849 params_left[8]
.sym 8850 $PACKER_VCC_NET
.sym 8851 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 8853 $auto$alumacc.cc:474:replace_alu$725.C[10]
.sym 8855 params_left[9]
.sym 8856 $PACKER_VCC_NET
.sym 8857 $auto$alumacc.cc:474:replace_alu$725.C[9]
.sym 8859 $auto$alumacc.cc:474:replace_alu$725.C[11]
.sym 8861 $PACKER_VCC_NET
.sym 8862 params_left[10]
.sym 8863 $auto$alumacc.cc:474:replace_alu$725.C[10]
.sym 8865 $auto$alumacc.cc:474:replace_alu$725.C[12]
.sym 8867 params_left[11]
.sym 8868 $PACKER_VCC_NET
.sym 8869 $auto$alumacc.cc:474:replace_alu$725.C[11]
.sym 8871 $auto$alumacc.cc:474:replace_alu$725.C[13]
.sym 8873 params_left[12]
.sym 8874 $PACKER_VCC_NET
.sym 8875 $auto$alumacc.cc:474:replace_alu$725.C[12]
.sym 8878 $PACKER_VCC_NET
.sym 8879 params_left[13]
.sym 8881 $auto$alumacc.cc:474:replace_alu$725.C[13]
.sym 8884 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 8885 $0\bit_counter[2:0][1]
.sym 8886 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 8887 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 8890 DC$SB_IO_OUT
.sym 8891 params_left[13]
.sym 8892 params_left[8]
.sym 8893 params_left[11]
.sym 8898 params_left[1]
.sym 8899 $abc$3938$procmux$523.B_AND_S[1]_new_inv_
.sym 8900 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[0]_new_inv_
.sym 8901 $abc$3938$sub$demo.v:318$148_Y[0]
.sym 8902 $abc$3938$procmux$523.B_AND_S[27]_new_
.sym 8903 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[1]_new_
.sym 8904 params_left[0]
.sym 8917 $0\bit_counter[2:0][1]
.sym 8930 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 8931 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 8938 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 8940 $abc$3938$sub$demo.v:318$148_Y[10]
.sym 8941 $abc$3938$sub$demo.v:318$148_Y[11]
.sym 8943 $abc$3938$sub$demo.v:318$148_Y[13]
.sym 8946 $abc$3938$sub$demo.v:318$148_Y[8]
.sym 8949 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 8955 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 8959 $abc$3938$procmux$523.B_AND_S[27]_new_
.sym 8978 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 8980 $abc$3938$sub$demo.v:318$148_Y[10]
.sym 8983 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 8984 $abc$3938$procmux$523.B_AND_S[27]_new_
.sym 8986 $abc$3938$sub$demo.v:318$148_Y[13]
.sym 8990 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 8991 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 9002 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 9003 $abc$3938$sub$demo.v:318$148_Y[8]
.sym 9008 $abc$3938$sub$demo.v:318$148_Y[11]
.sym 9009 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 9017 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9032 cmd_counter[1]
.sym 10226 $abc$3938$new_n283_
.sym 10227 $abc$3938$new_n310_
.sym 10229 $abc$3938$new_n451_
.sym 10230 $abc$3938$new_n308_
.sym 10231 $abc$3938$memrd$\params$demo.v:317$147_DATA[2]_new_
.sym 10232 $abc$3938$new_n452_
.sym 10233 $abc$3938$memory\params$rdmux[0][2][1]$b$1182[2]_new_
.sym 10274 delay[2]
.sym 10325 delay[2]
.sym 10354 $abc$3938$new_n306_
.sym 10355 $abc$3938$new_n305_
.sym 10356 $abc$3938$new_n245_
.sym 10357 $abc$3938$new_n312_
.sym 10358 $abc$3938$memrd$\params$demo.v:317$147_DATA[0]_new_inv_
.sym 10359 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[1]_new_
.sym 10360 $abc$3938$new_n246_
.sym 10361 $abc$3938$new_n309_
.sym 10396 param_counter[1]
.sym 10399 $abc$3938$procmux$572_CMP_new_
.sym 10405 $abc$3938$new_n245_
.sym 10438 delay[12]
.sym 10441 delay[10]
.sym 10443 $abc$3938$add$demo.v:207$129_Y[12]
.sym 10444 delay[7]
.sym 10450 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 10452 delay[8]
.sym 10453 delay[2]
.sym 10454 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 10456 $abc$3938$procmux$572_CMP_new_
.sym 10457 $abc$3938$add$demo.v:207$129_Y[2]
.sym 10458 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 10462 $abc$3938$add$demo.v:207$129_Y[0]
.sym 10470 delay[12]
.sym 10471 delay[2]
.sym 10472 delay[8]
.sym 10473 delay[7]
.sym 10482 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 10483 $abc$3938$add$demo.v:207$129_Y[0]
.sym 10484 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 10485 $abc$3938$procmux$572_CMP_new_
.sym 10491 delay[10]
.sym 10500 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 10501 $abc$3938$add$demo.v:207$129_Y[2]
.sym 10502 $abc$3938$procmux$572_CMP_new_
.sym 10503 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 10506 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 10507 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 10508 $abc$3938$add$demo.v:207$129_Y[12]
.sym 10509 $abc$3938$procmux$572_CMP_new_
.sym 10510 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422_$glb_ce
.sym 10511 CLK$SB_IO_IN_$glb_clk
.sym 10513 $abc$3938$new_n437_
.sym 10516 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[5]_new_
.sym 10517 $abc$3938$new_n229_
.sym 10518 $abc$3938$new_n438_
.sym 10519 $abc$3938$new_n439_
.sym 10520 $abc$3938$memory\params$rdmux[0][1][0]$a$1172[5]_new_inv_
.sym 10528 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10537 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 10542 state[3]
.sym 10548 $abc$3938$add$demo.v:207$129_Y[0]
.sym 10556 delay[10]
.sym 10559 delay[1]
.sym 10560 $abc$3938$new_n322_
.sym 10563 $abc$3938$new_n321_
.sym 10564 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 10565 delay[0]
.sym 10567 $abc$3938$add$demo.v:207$129_Y[6]
.sym 10572 $abc$3938$add$demo.v:207$129_Y[10]
.sym 10574 $abc$3938$add$demo.v:207$129_Y[1]_new_
.sym 10578 delay[6]
.sym 10580 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 10585 $abc$3938$procmux$572_CMP_new_
.sym 10587 $abc$3938$add$demo.v:207$129_Y[6]
.sym 10588 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 10589 $abc$3938$procmux$572_CMP_new_
.sym 10590 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 10599 $abc$3938$procmux$572_CMP_new_
.sym 10600 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 10601 $abc$3938$add$demo.v:207$129_Y[10]
.sym 10602 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 10613 delay[0]
.sym 10614 delay[1]
.sym 10617 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 10618 $abc$3938$procmux$572_CMP_new_
.sym 10619 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 10620 $abc$3938$add$demo.v:207$129_Y[1]_new_
.sym 10623 delay[0]
.sym 10624 delay[1]
.sym 10625 delay[10]
.sym 10626 delay[6]
.sym 10630 $abc$3938$new_n322_
.sym 10632 $abc$3938$new_n321_
.sym 10633 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3422_$glb_ce
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10636 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 10637 bit_counter[1]
.sym 10640 $0\bit_counter[2:0][0]
.sym 10641 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 10642 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 10643 bit_counter[0]
.sym 10665 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 10667 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3374
.sym 10671 bit_counter[1]
.sym 10680 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10695 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 10708 $abc$3938$sub$demo.v:318$148_Y[7]
.sym 10723 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10724 $abc$3938$sub$demo.v:318$148_Y[7]
.sym 10756 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 10757 CLK$SB_IO_IN_$glb_clk
.sym 10761 $0\bit_counter[2:0][2]
.sym 10762 $abc$3938$new_n463_
.sym 10763 bit_counter[2]
.sym 10764 MOSI$SB_IO_OUT
.sym 10765 $abc$3938$procmux$633.B_AND_S[0]_new_inv_
.sym 10771 $PACKER_VCC_NET
.sym 10785 $0\bit_counter[2:0][1]
.sym 10800 params_left[9]
.sym 10801 $abc$3938$sub$demo.v:318$148_Y[2]
.sym 10802 params_left[7]
.sym 10803 params_left[3]
.sym 10804 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 10805 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 10806 $abc$3938$new_n352_
.sym 10807 $abc$3938$sub$demo.v:318$148_Y[3]
.sym 10808 params_left[5]
.sym 10810 params_left[4]
.sym 10811 $abc$3938$memrd$\num_params$demo.v:313$145_DATA[2]_new_
.sym 10812 params_left[12]
.sym 10813 $abc$3938$sub$demo.v:318$148_Y[5]
.sym 10814 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10815 $abc$3938$auto$simplemap.cc:168:logic_reduce$1806[0]_new_inv_
.sym 10818 params_left[1]
.sym 10819 params_left[10]
.sym 10820 params_left[6]
.sym 10822 params_left[0]
.sym 10823 $abc$3938$procmux$583_CMP_new_
.sym 10824 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 10826 $abc$3938$auto$simplemap.cc:168:logic_reduce$1806[1]_new_inv_
.sym 10827 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 10828 params_left[2]
.sym 10831 $abc$3938$new_n355_
.sym 10833 $abc$3938$sub$demo.v:318$148_Y[5]
.sym 10836 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10839 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 10841 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 10845 params_left[7]
.sym 10846 params_left[5]
.sym 10847 params_left[6]
.sym 10848 params_left[4]
.sym 10851 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10853 $abc$3938$sub$demo.v:318$148_Y[3]
.sym 10857 $abc$3938$memrd$\num_params$demo.v:313$145_DATA[2]_new_
.sym 10858 $abc$3938$sub$demo.v:318$148_Y[2]
.sym 10859 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 10860 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10863 $abc$3938$procmux$583_CMP_new_
.sym 10864 $abc$3938$new_n355_
.sym 10865 $abc$3938$auto$simplemap.cc:168:logic_reduce$1806[1]_new_inv_
.sym 10866 $abc$3938$new_n352_
.sym 10869 $abc$3938$auto$simplemap.cc:168:logic_reduce$1806[0]_new_inv_
.sym 10870 params_left[12]
.sym 10871 params_left[9]
.sym 10872 params_left[10]
.sym 10875 params_left[3]
.sym 10876 params_left[1]
.sym 10877 params_left[2]
.sym 10878 params_left[0]
.sym 10879 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10884 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 10885 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 10886 $abc$3938$sub$demo.v:313$146_Y[4]
.sym 10887 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3587
.sym 10888 $abc$3938$new_n204_
.sym 10889 $0\bit_counter[2:0][1]
.sym 10897 $PACKER_VCC_NET
.sym 10898 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10900 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 10902 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10910 $PACKER_VCC_NET
.sym 10913 $0\bit_counter[2:0][1]
.sym 10924 $abc$3938$sub$demo.v:318$148_Y[9]
.sym 10930 $abc$3938$new_n200_
.sym 10932 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[4]_new_
.sym 10935 $abc$3938$sub$demo.v:318$148_Y[12]
.sym 10936 $abc$3938$procmux$523.B_AND_S[27]_new_
.sym 10940 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 10941 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 10942 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 10943 $abc$3938$sub$demo.v:318$148_Y[4]
.sym 10944 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 10945 $abc$3938$new_n204_
.sym 10950 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 10951 $abc$3938$sub$demo.v:313$146_Y[4]
.sym 10952 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 10953 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10957 $abc$3938$sub$demo.v:318$148_Y[9]
.sym 10958 $abc$3938$procmux$523.B_AND_S[27]_new_
.sym 10959 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10963 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 10964 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 10965 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 10968 $abc$3938$sub$demo.v:318$148_Y[4]
.sym 10969 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10970 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[4]_new_
.sym 10971 $abc$3938$new_n200_
.sym 10974 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 10975 $abc$3938$new_n204_
.sym 10976 $abc$3938$sub$demo.v:313$146_Y[4]
.sym 10977 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 10980 $abc$3938$procmux$523.B_AND_S[27]_new_
.sym 10981 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 10983 $abc$3938$sub$demo.v:318$148_Y[12]
.sym 10993 $abc$3938$sub$demo.v:313$146_Y[4]
.sym 10994 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 10995 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 10998 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 11000 $abc$3938$sub$demo.v:313$146_Y[4]
.sym 11002 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11006 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 11009 cmd_counter[1]
.sym 11010 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 11011 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3643
.sym 11048 $abc$3938$procmux$523.B_AND_S[1]_new_inv_
.sym 11049 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 11050 $PACKER_VCC_NET
.sym 11052 $abc$3938$new_n195_
.sym 11056 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 11057 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 11058 $abc$3938$sub$demo.v:318$148_Y[0]
.sym 11060 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[1]_new_
.sym 11061 $abc$3938$new_n200_
.sym 11063 params_left[1]
.sym 11065 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[0]_new_inv_
.sym 11069 params_left[0]
.sym 11071 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 11073 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 11074 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 11075 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 11086 $abc$3938$new_n200_
.sym 11087 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[1]_new_
.sym 11088 $abc$3938$procmux$523.B_AND_S[1]_new_inv_
.sym 11091 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 11092 params_left[0]
.sym 11094 params_left[1]
.sym 11097 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 11098 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 11099 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 11100 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 11103 $PACKER_VCC_NET
.sym 11104 params_left[0]
.sym 11109 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 11110 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 11112 $abc$3938$new_n195_
.sym 11115 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 11116 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 11117 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 11118 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 11121 $abc$3938$sub$demo.v:318$148_Y[0]
.sym 11122 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 11123 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[0]_new_inv_
.sym 11124 $abc$3938$new_n200_
.sym 11125 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3761
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 12337 param_counter[2]
.sym 12338 param_counter[3]
.sym 12339 param_counter[4]
.sym 12340 param_counter[5]
.sym 12341 param_counter[6]
.sym 12342 $abc$3938$new_n275_
.sym 12345 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 12380 $abc$3938$new_n451_
.sym 12383 $abc$3938$new_n452_
.sym 12390 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[1]_new_
.sym 12391 $abc$3938$new_n246_
.sym 12392 $abc$3938$new_n309_
.sym 12393 $abc$3938$new_n276_
.sym 12394 $abc$3938$new_n310_
.sym 12395 param_counter[2]
.sym 12396 param_counter[3]
.sym 12398 param_counter[1]
.sym 12399 param_counter[6]
.sym 12400 $abc$3938$new_n275_
.sym 12401 $abc$3938$new_n283_
.sym 12402 param_counter[1]
.sym 12403 $abc$3938$new_n281_
.sym 12404 param_counter[3]
.sym 12405 $abc$3938$new_n284_
.sym 12406 param_counter[5]
.sym 12407 param_counter[0]
.sym 12408 $abc$3938$memory\params$rdmux[0][2][1]$b$1182[2]_new_
.sym 12410 param_counter[5]
.sym 12411 $abc$3938$new_n284_
.sym 12412 $abc$3938$memory\params$rdmux[0][2][1]$b$1182[2]_new_
.sym 12417 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[1]_new_
.sym 12418 $abc$3938$new_n275_
.sym 12419 param_counter[3]
.sym 12428 param_counter[3]
.sym 12429 param_counter[1]
.sym 12430 param_counter[0]
.sym 12431 param_counter[6]
.sym 12434 $abc$3938$new_n309_
.sym 12435 $abc$3938$new_n310_
.sym 12436 param_counter[5]
.sym 12437 $abc$3938$new_n284_
.sym 12440 $abc$3938$new_n281_
.sym 12441 param_counter[6]
.sym 12442 $abc$3938$new_n283_
.sym 12443 $abc$3938$new_n452_
.sym 12446 param_counter[6]
.sym 12447 $abc$3938$new_n451_
.sym 12448 $abc$3938$new_n276_
.sym 12449 $abc$3938$new_n246_
.sym 12452 param_counter[1]
.sym 12453 param_counter[2]
.sym 12454 param_counter[0]
.sym 12455 param_counter[3]
.sym 12463 $abc$3938$new_n276_
.sym 12464 $abc$3938$new_n277_
.sym 12465 $abc$3938$new_n281_
.sym 12466 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 12467 $abc$3938$new_n284_
.sym 12468 $abc$3938$memory\params$rdmux[0][1][0]$b$1173[3]_new_inv_
.sym 12469 param_counter[0]
.sym 12470 $abc$3938$new_n225_
.sym 12484 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 12497 $abc$3938$new_n312_
.sym 12504 param_counter[4]
.sym 12517 param_counter[2]
.sym 12519 param_counter[3]
.sym 12524 param_counter[5]
.sym 12525 $abc$3938$memrd$\params$demo.v:317$147_DATA[2]_new_
.sym 12526 param_counter[6]
.sym 12541 $abc$3938$new_n305_
.sym 12542 param_counter[2]
.sym 12543 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[5]_new_
.sym 12544 $abc$3938$new_n308_
.sym 12546 $abc$3938$new_n246_
.sym 12550 param_counter[2]
.sym 12551 param_counter[3]
.sym 12552 param_counter[4]
.sym 12553 param_counter[5]
.sym 12554 param_counter[6]
.sym 12555 $abc$3938$new_n312_
.sym 12556 $abc$3938$new_n306_
.sym 12559 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 12562 param_counter[1]
.sym 12563 $abc$3938$new_n309_
.sym 12564 $abc$3938$new_n276_
.sym 12567 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 12570 param_counter[0]
.sym 12571 $abc$3938$new_n225_
.sym 12573 $abc$3938$new_n246_
.sym 12574 param_counter[4]
.sym 12575 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 12576 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[5]_new_
.sym 12579 $abc$3938$new_n276_
.sym 12580 param_counter[5]
.sym 12581 $abc$3938$new_n309_
.sym 12582 $abc$3938$new_n306_
.sym 12585 $abc$3938$new_n246_
.sym 12586 param_counter[4]
.sym 12587 param_counter[2]
.sym 12588 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 12591 param_counter[6]
.sym 12592 param_counter[3]
.sym 12593 param_counter[0]
.sym 12594 param_counter[1]
.sym 12597 $abc$3938$new_n312_
.sym 12598 $abc$3938$new_n305_
.sym 12599 $abc$3938$new_n308_
.sym 12600 param_counter[6]
.sym 12603 param_counter[2]
.sym 12605 param_counter[0]
.sym 12606 param_counter[1]
.sym 12609 param_counter[3]
.sym 12610 param_counter[2]
.sym 12611 param_counter[1]
.sym 12612 param_counter[0]
.sym 12615 param_counter[0]
.sym 12616 $abc$3938$new_n225_
.sym 12617 param_counter[2]
.sym 12618 param_counter[1]
.sym 12622 $abc$3938$new_n227_
.sym 12623 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3727
.sym 12624 $abc$3938$memory\params$rdmux[0][1][0]$b$1173[5]_new_inv_
.sym 12625 $abc$3938$new_n230_
.sym 12626 $abc$3938$new_n293_
.sym 12627 $abc$3938$new_n243_
.sym 12628 param_counter[1]
.sym 12629 $abc$3938$new_n226_
.sym 12640 $abc$3938$new_n245_
.sym 12647 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 12651 $abc$3938$memrd$\params$demo.v:317$147_DATA[0]_new_inv_
.sym 12654 param_counter[0]
.sym 12667 $abc$3938$new_n229_
.sym 12669 param_counter[0]
.sym 12671 param_counter[4]
.sym 12673 $abc$3938$new_n245_
.sym 12678 $abc$3938$new_n225_
.sym 12682 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[5]_new_
.sym 12683 param_counter[2]
.sym 12685 param_counter[3]
.sym 12687 $abc$3938$new_n437_
.sym 12689 param_counter[5]
.sym 12691 param_counter[6]
.sym 12692 $abc$3938$new_n438_
.sym 12693 param_counter[1]
.sym 12694 $abc$3938$new_n226_
.sym 12696 param_counter[2]
.sym 12697 param_counter[5]
.sym 12698 param_counter[0]
.sym 12699 param_counter[1]
.sym 12715 param_counter[0]
.sym 12717 param_counter[2]
.sym 12720 param_counter[3]
.sym 12723 param_counter[4]
.sym 12726 $abc$3938$new_n437_
.sym 12727 $abc$3938$new_n229_
.sym 12728 param_counter[5]
.sym 12729 $abc$3938$new_n225_
.sym 12732 $abc$3938$new_n226_
.sym 12733 param_counter[5]
.sym 12734 $abc$3938$new_n438_
.sym 12735 param_counter[6]
.sym 12738 $abc$3938$new_n245_
.sym 12739 $abc$3938$new_n226_
.sym 12740 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[5]_new_
.sym 12741 $abc$3938$new_n229_
.sym 12746 data[7]
.sym 12747 data[0]
.sym 12749 $abc$3938$new_n250_
.sym 12750 data[2]
.sym 12751 data[5]
.sym 12758 param_counter[1]
.sym 12762 $abc$3938$new_n245_
.sym 12771 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 12773 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 12775 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 12777 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 12780 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 12791 $PACKER_VCC_NET
.sym 12795 state[3]
.sym 12796 $0\bit_counter[2:0][2]
.sym 12797 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 12798 $0\bit_counter[2:0][0]
.sym 12804 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 12808 $0\bit_counter[2:0][1]
.sym 12810 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 12817 bit_counter[0]
.sym 12820 $0\bit_counter[2:0][0]
.sym 12826 $0\bit_counter[2:0][1]
.sym 12844 $PACKER_VCC_NET
.sym 12845 bit_counter[0]
.sym 12849 $0\bit_counter[2:0][2]
.sym 12855 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 12857 state[3]
.sym 12863 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 12865 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12868 $abc$3938$new_n462_
.sym 12870 $abc$3938$procmux$549.B_AND_S[13]_new_
.sym 12871 $abc$3938$procmux$549.B_AND_S[15]_new_
.sym 12872 $abc$3938$new_n459_
.sym 12873 $abc$3938$new_n458_
.sym 12874 $abc$3938$procmux$549.B_AND_S[10]_new_
.sym 12875 $abc$3938$procmux$549.B_AND_S[8]_new_
.sym 12885 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 12894 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3643
.sym 12901 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 12910 bit_counter[1]
.sym 12914 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 12915 $PACKER_VCC_NET
.sym 12916 bit_counter[0]
.sym 12918 data[7]
.sym 12919 data[6]
.sym 12920 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3374
.sym 12921 bit_counter[2]
.sym 12922 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 12924 $0\bit_counter[2:0][1]
.sym 12927 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 12933 $abc$3938$new_n462_
.sym 12935 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 12936 $abc$3938$new_n463_
.sym 12937 $abc$3938$new_n459_
.sym 12939 $abc$3938$procmux$633.B_AND_S[0]_new_inv_
.sym 12941 $nextpnr_ICESTORM_LC_7$O
.sym 12943 bit_counter[0]
.sym 12947 $auto$alumacc.cc:474:replace_alu$719.C[2]
.sym 12949 $PACKER_VCC_NET
.sym 12950 bit_counter[1]
.sym 12955 bit_counter[2]
.sym 12956 $PACKER_VCC_NET
.sym 12957 $auto$alumacc.cc:474:replace_alu$719.C[2]
.sym 12960 $abc$3938$new_n462_
.sym 12961 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 12962 data[6]
.sym 12963 data[7]
.sym 12969 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 12973 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 12974 $abc$3938$procmux$633.B_AND_S[0]_new_inv_
.sym 12978 $abc$3938$new_n463_
.sym 12979 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 12980 $0\bit_counter[2:0][1]
.sym 12981 $abc$3938$new_n459_
.sym 12988 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3374
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12991 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 12992 $abc$3938$new_n220_
.sym 12993 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[7]_new_inv_
.sym 12994 $abc$3938$memory\cmd$rdmux[0][1][0]$b$787[0]_new_inv_
.sym 12995 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 12996 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 12997 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[0]_new_inv_
.sym 12998 cmd_counter[0]
.sym 13005 data[6]
.sym 13017 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3587
.sym 13022 MOSI$SB_IO_OUT
.sym 13033 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 13034 bit_counter[1]
.sym 13042 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 13043 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3587
.sym 13044 cmd_counter[1]
.sym 13049 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 13050 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 13051 cmd_counter[3]
.sym 13052 cmd_counter[4]
.sym 13058 cmd_counter[2]
.sym 13061 $PACKER_VCC_NET
.sym 13063 cmd_counter[0]
.sym 13064 $nextpnr_ICESTORM_LC_2$O
.sym 13067 cmd_counter[0]
.sym 13070 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 13072 $PACKER_VCC_NET
.sym 13073 cmd_counter[1]
.sym 13076 $auto$alumacc.cc:474:replace_alu$722.C[3]
.sym 13078 cmd_counter[2]
.sym 13079 $PACKER_VCC_NET
.sym 13080 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 13082 $auto$alumacc.cc:474:replace_alu$722.C[4]
.sym 13084 $PACKER_VCC_NET
.sym 13085 cmd_counter[3]
.sym 13086 $auto$alumacc.cc:474:replace_alu$722.C[3]
.sym 13089 cmd_counter[4]
.sym 13091 $PACKER_VCC_NET
.sym 13092 $auto$alumacc.cc:474:replace_alu$722.C[4]
.sym 13096 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 13097 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 13102 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 13104 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 13108 bit_counter[1]
.sym 13111 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3587
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13116 cmd_counter[2]
.sym 13117 cmd_counter[3]
.sym 13118 cmd_counter[4]
.sym 13120 $abc$3938$new_n219_
.sym 13127 CS$SB_IO_OUT
.sym 13155 $PACKER_VCC_NET
.sym 13162 cmd_counter[0]
.sym 13166 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3643
.sym 13168 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 13183 cmd_counter[1]
.sym 13194 cmd_counter[0]
.sym 13195 $PACKER_VCC_NET
.sym 13213 cmd_counter[1]
.sym 13218 cmd_counter[1]
.sym 13220 cmd_counter[0]
.sym 13225 cmd_counter[0]
.sym 13226 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 13234 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3643
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13259 cmd_counter[1]
.sym 13268 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 14444 $abc$3938$new_n270_
.sym 14445 $abc$3938$new_n272_
.sym 14446 $abc$3938$new_n271_
.sym 14447 $abc$3938$memory\params$rdmux[0][4][2]$b$1221[2]_new_inv_
.sym 14473 $PACKER_VCC_NET
.sym 14488 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14491 param_counter[5]
.sym 14492 param_counter[0]
.sym 14497 param_counter[3]
.sym 14508 param_counter[1]
.sym 14510 param_counter[1]
.sym 14512 param_counter[2]
.sym 14514 param_counter[4]
.sym 14516 param_counter[6]
.sym 14518 $nextpnr_ICESTORM_LC_5$O
.sym 14521 param_counter[0]
.sym 14524 $auto$alumacc.cc:474:replace_alu$716.C[2]
.sym 14527 param_counter[1]
.sym 14530 $auto$alumacc.cc:474:replace_alu$716.C[3]
.sym 14532 param_counter[2]
.sym 14534 $auto$alumacc.cc:474:replace_alu$716.C[2]
.sym 14536 $auto$alumacc.cc:474:replace_alu$716.C[4]
.sym 14538 param_counter[3]
.sym 14540 $auto$alumacc.cc:474:replace_alu$716.C[3]
.sym 14542 $auto$alumacc.cc:474:replace_alu$716.C[5]
.sym 14544 param_counter[4]
.sym 14546 $auto$alumacc.cc:474:replace_alu$716.C[4]
.sym 14548 $auto$alumacc.cc:474:replace_alu$716.C[6]
.sym 14551 param_counter[5]
.sym 14552 $auto$alumacc.cc:474:replace_alu$716.C[5]
.sym 14556 param_counter[6]
.sym 14558 $auto$alumacc.cc:474:replace_alu$716.C[6]
.sym 14561 param_counter[4]
.sym 14562 param_counter[0]
.sym 14563 param_counter[2]
.sym 14564 param_counter[1]
.sym 14565 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14566 CLK$SB_IO_IN_$glb_clk
.sym 14572 $abc$3938$memrd$\params$demo.v:317$147_DATA[3]_new_inv_
.sym 14573 $abc$3938$new_n268_
.sym 14574 $abc$3938$new_n267_
.sym 14575 $abc$3938$new_n257_
.sym 14576 $abc$3938$new_n455_
.sym 14577 $abc$3938$new_n456_
.sym 14578 $abc$3938$new_n273_
.sym 14579 $abc$3938$new_n457_
.sym 14614 param_counter[4]
.sym 14616 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3727
.sym 14618 param_counter[6]
.sym 14627 param_counter[2]
.sym 14629 param_counter[3]
.sym 14631 param_counter[0]
.sym 14634 param_counter[5]
.sym 14636 param_counter[6]
.sym 14638 $abc$3938$new_n230_
.sym 14649 $abc$3938$new_n276_
.sym 14651 param_counter[2]
.sym 14652 param_counter[3]
.sym 14653 param_counter[4]
.sym 14655 param_counter[1]
.sym 14657 $abc$3938$new_n227_
.sym 14659 $abc$3938$new_n271_
.sym 14661 param_counter[4]
.sym 14662 param_counter[5]
.sym 14663 param_counter[1]
.sym 14664 $abc$3938$new_n275_
.sym 14666 $abc$3938$new_n277_
.sym 14669 $PACKER_VCC_NET
.sym 14676 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14679 param_counter[0]
.sym 14682 param_counter[2]
.sym 14683 param_counter[0]
.sym 14684 param_counter[4]
.sym 14685 param_counter[1]
.sym 14688 param_counter[3]
.sym 14689 param_counter[2]
.sym 14690 param_counter[0]
.sym 14691 param_counter[1]
.sym 14694 param_counter[5]
.sym 14695 $abc$3938$new_n271_
.sym 14696 param_counter[4]
.sym 14697 param_counter[3]
.sym 14700 param_counter[0]
.sym 14702 param_counter[3]
.sym 14703 param_counter[1]
.sym 14706 param_counter[2]
.sym 14707 $abc$3938$new_n227_
.sym 14708 param_counter[1]
.sym 14709 param_counter[0]
.sym 14712 param_counter[3]
.sym 14713 $abc$3938$new_n276_
.sym 14714 $abc$3938$new_n277_
.sym 14715 $abc$3938$new_n275_
.sym 14718 $PACKER_VCC_NET
.sym 14721 param_counter[0]
.sym 14724 param_counter[4]
.sym 14726 param_counter[3]
.sym 14728 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14732 $abc$3938$memrd$\params$demo.v:317$147_DATA[1]_new_inv_
.sym 14733 $abc$3938$new_n261_
.sym 14735 $abc$3938$new_n448_
.sym 14736 $abc$3938$new_n237_
.sym 14737 $abc$3938$new_n259_
.sym 14738 $abc$3938$memory\params$rdmux[0][3][1]$b$1194[3]_new_
.sym 14758 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14759 param_counter[1]
.sym 14764 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14774 $abc$3938$new_n281_
.sym 14775 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14776 param_counter[2]
.sym 14778 param_counter[0]
.sym 14779 $abc$3938$memory\params$rdmux[0][1][0]$a$1172[5]_new_inv_
.sym 14781 param_counter[4]
.sym 14782 $abc$3938$memory\params$rdmux[0][1][0]$b$1173[5]_new_inv_
.sym 14783 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3727
.sym 14784 $abc$3938$new_n229_
.sym 14785 param_counter[6]
.sym 14786 param_counter[0]
.sym 14788 $abc$3938$new_n227_
.sym 14793 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[1]_new_
.sym 14794 $abc$3938$new_n259_
.sym 14795 param_counter[3]
.sym 14799 param_counter[5]
.sym 14801 $abc$3938$new_n237_
.sym 14802 param_counter[1]
.sym 14807 param_counter[4]
.sym 14808 param_counter[3]
.sym 14811 param_counter[0]
.sym 14813 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14817 param_counter[2]
.sym 14818 param_counter[3]
.sym 14819 $abc$3938$new_n237_
.sym 14820 param_counter[1]
.sym 14823 param_counter[3]
.sym 14824 param_counter[0]
.sym 14825 param_counter[1]
.sym 14826 param_counter[6]
.sym 14829 $abc$3938$new_n281_
.sym 14830 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[1]_new_
.sym 14831 $abc$3938$new_n259_
.sym 14832 $abc$3938$new_n229_
.sym 14835 $abc$3938$memory\params$rdmux[0][1][0]$b$1173[5]_new_inv_
.sym 14836 param_counter[6]
.sym 14837 $abc$3938$memory\params$rdmux[0][1][0]$a$1172[5]_new_inv_
.sym 14838 param_counter[5]
.sym 14844 param_counter[1]
.sym 14847 param_counter[0]
.sym 14848 param_counter[2]
.sym 14849 param_counter[1]
.sym 14850 $abc$3938$new_n227_
.sym 14851 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3727
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14854 $abc$3938$new_n447_
.sym 14855 $abc$3938$new_n442_
.sym 14857 $abc$3938$new_n445_
.sym 14858 $abc$3938$memrd$\params$demo.v:317$147_DATA[4]_new_
.sym 14860 $abc$3938$new_n441_
.sym 14885 $abc$3938$memrd$\params$demo.v:317$147_DATA[3]_new_inv_
.sym 14889 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 14897 $abc$3938$procmux$549.B_AND_S[13]_new_
.sym 14898 $abc$3938$procmux$549.B_AND_S[15]_new_
.sym 14899 param_counter[0]
.sym 14901 $abc$3938$memrd$\params$demo.v:317$147_DATA[2]_new_
.sym 14904 $abc$3938$memrd$\params$demo.v:317$147_DATA[0]_new_inv_
.sym 14905 param_counter[3]
.sym 14906 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 14908 $abc$3938$new_n243_
.sym 14909 $abc$3938$procmux$549.B_AND_S[10]_new_
.sym 14910 $abc$3938$procmux$549.B_AND_S[8]_new_
.sym 14911 param_counter[6]
.sym 14913 $abc$3938$new_n230_
.sym 14918 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14919 param_counter[1]
.sym 14923 $abc$3938$new_n250_
.sym 14924 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14925 $abc$3938$new_n439_
.sym 14934 $abc$3938$procmux$549.B_AND_S[15]_new_
.sym 14935 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14936 $abc$3938$new_n439_
.sym 14937 $abc$3938$new_n230_
.sym 14940 $abc$3938$procmux$549.B_AND_S[8]_new_
.sym 14941 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14942 $abc$3938$memrd$\params$demo.v:317$147_DATA[0]_new_inv_
.sym 14952 param_counter[6]
.sym 14953 param_counter[3]
.sym 14954 param_counter[0]
.sym 14955 param_counter[1]
.sym 14958 $abc$3938$procmux$549.B_AND_S[10]_new_
.sym 14959 $abc$3938$memrd$\params$demo.v:317$147_DATA[2]_new_
.sym 14961 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14964 $abc$3938$procmux$549.B_AND_S[13]_new_
.sym 14965 $abc$3938$new_n250_
.sym 14966 $abc$3938$new_n243_
.sym 14967 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 14974 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14977 $abc$3938$procmux$549.B_AND_S[11]_new_
.sym 14978 data[6]
.sym 14979 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 14980 data[1]
.sym 14981 $abc$3938$procmux$552_Y[4]_new_inv_
.sym 14982 $abc$3938$procmux$552_Y[1]_new_inv_
.sym 14983 data[4]
.sym 14984 data[3]
.sym 15008 cmd_counter[1]
.sym 15019 data[7]
.sym 15022 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 15023 data[2]
.sym 15024 data[5]
.sym 15026 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 15028 data[0]
.sym 15030 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 15031 data[2]
.sym 15032 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[0]_new_inv_
.sym 15036 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 15039 $abc$3938$new_n458_
.sym 15040 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 15041 data[3]
.sym 15042 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 15044 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 15045 data[1]
.sym 15047 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 15048 data[4]
.sym 15049 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 15051 data[2]
.sym 15052 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 15053 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 15054 data[3]
.sym 15063 data[5]
.sym 15064 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 15065 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 15066 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 15069 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 15070 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 15071 data[7]
.sym 15072 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 15075 data[5]
.sym 15076 data[4]
.sym 15077 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 15078 $abc$3938$new_n458_
.sym 15081 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 15082 data[1]
.sym 15083 data[0]
.sym 15084 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 15087 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 15088 data[2]
.sym 15089 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 15090 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 15093 data[0]
.sym 15094 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 15095 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[0]_new_inv_
.sym 15096 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 15100 $abc$3938$memory\cmd$rdmux[0][2][1]$b$796[4]_new_inv_
.sym 15101 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 15102 $abc$3938$memory\cmd$rdmux[0][1][0]$a$786[0]_new_
.sym 15103 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[3]_new_
.sym 15104 $abc$3938$procmux$549.B_AND_S[14]_new_inv_
.sym 15105 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 15106 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.sym 15107 $abc$3938$new_n443_
.sym 15112 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 15121 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 15125 $PACKER_VCC_NET
.sym 15134 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 15141 $PACKER_VCC_NET
.sym 15143 cmd_counter[2]
.sym 15144 cmd_counter[3]
.sym 15145 cmd_counter[4]
.sym 15147 $abc$3938$new_n219_
.sym 15148 cmd_counter[0]
.sym 15151 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 15152 cmd_counter[3]
.sym 15154 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 15159 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[7]_new_inv_
.sym 15160 $abc$3938$memory\cmd$rdmux[0][1][0]$b$787[0]_new_inv_
.sym 15161 cmd_counter[1]
.sym 15166 $abc$3938$new_n220_
.sym 15167 $abc$3938$memory\cmd$rdmux[0][1][0]$a$786[0]_new_
.sym 15168 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 15169 cmd_counter[1]
.sym 15174 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[7]_new_inv_
.sym 15176 cmd_counter[4]
.sym 15180 cmd_counter[1]
.sym 15181 cmd_counter[2]
.sym 15182 cmd_counter[3]
.sym 15183 cmd_counter[4]
.sym 15186 cmd_counter[1]
.sym 15187 cmd_counter[0]
.sym 15188 cmd_counter[2]
.sym 15189 cmd_counter[3]
.sym 15192 cmd_counter[0]
.sym 15193 cmd_counter[2]
.sym 15194 cmd_counter[1]
.sym 15198 $abc$3938$new_n220_
.sym 15200 $abc$3938$new_n219_
.sym 15206 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 15207 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 15210 cmd_counter[3]
.sym 15211 $abc$3938$memory\cmd$rdmux[0][1][0]$a$786[0]_new_
.sym 15212 cmd_counter[4]
.sym 15213 $abc$3938$memory\cmd$rdmux[0][1][0]$b$787[0]_new_inv_
.sym 15216 cmd_counter[0]
.sym 15217 $PACKER_VCC_NET
.sym 15220 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15224 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[2]_new_
.sym 15225 $abc$3938$new_n301_
.sym 15226 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 15227 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[1]_new_inv_
.sym 15237 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 15238 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 15254 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 15267 cmd_counter[3]
.sym 15268 cmd_counter[4]
.sym 15271 cmd_counter[0]
.sym 15276 cmd_counter[1]
.sym 15282 cmd_counter[2]
.sym 15291 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 15296 $nextpnr_ICESTORM_LC_4$O
.sym 15298 cmd_counter[0]
.sym 15302 $auto$alumacc.cc:474:replace_alu$713.C[2]
.sym 15305 cmd_counter[1]
.sym 15308 $auto$alumacc.cc:474:replace_alu$713.C[3]
.sym 15311 cmd_counter[2]
.sym 15312 $auto$alumacc.cc:474:replace_alu$713.C[2]
.sym 15314 $auto$alumacc.cc:474:replace_alu$713.C[4]
.sym 15317 cmd_counter[3]
.sym 15318 $auto$alumacc.cc:474:replace_alu$713.C[3]
.sym 15323 cmd_counter[4]
.sym 15324 $auto$alumacc.cc:474:replace_alu$713.C[4]
.sym 15333 cmd_counter[4]
.sym 15334 cmd_counter[1]
.sym 15335 cmd_counter[2]
.sym 15336 cmd_counter[0]
.sym 15343 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15489 MOSI$SB_IO_OUT
.sym 16597 param_counter[2]
.sym 16598 param_counter[3]
.sym 16600 param_counter[1]
.sym 16605 $abc$3938$new_n271_
.sym 16607 param_counter[4]
.sym 16617 param_counter[0]
.sym 16620 $abc$3938$new_n272_
.sym 16622 $abc$3938$memory\params$rdmux[0][4][2]$b$1221[2]_new_inv_
.sym 16628 $abc$3938$new_n272_
.sym 16629 param_counter[4]
.sym 16630 $abc$3938$memory\params$rdmux[0][4][2]$b$1221[2]_new_inv_
.sym 16631 $abc$3938$new_n271_
.sym 16634 param_counter[3]
.sym 16635 param_counter[0]
.sym 16636 param_counter[4]
.sym 16637 param_counter[2]
.sym 16640 param_counter[2]
.sym 16641 param_counter[1]
.sym 16642 param_counter[0]
.sym 16643 param_counter[4]
.sym 16647 param_counter[0]
.sym 16648 param_counter[1]
.sym 16700 param_counter[1]
.sym 16761 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 16763 $abc$3938$memory\params$rdmux[0][1][0]$b$1173[3]_new_inv_
.sym 16764 $abc$3938$new_n273_
.sym 16765 $abc$3938$new_n225_
.sym 16766 $abc$3938$new_n270_
.sym 16769 $abc$3938$memory\params$rdmux[0][4][2]$b$1221[2]_new_inv_
.sym 16770 $abc$3938$new_n455_
.sym 16771 $abc$3938$new_n456_
.sym 16772 param_counter[0]
.sym 16773 $abc$3938$memory\params$rdmux[0][3][1]$b$1194[3]_new_
.sym 16775 $abc$3938$new_n268_
.sym 16776 $abc$3938$new_n267_
.sym 16778 $abc$3938$new_n245_
.sym 16779 param_counter[5]
.sym 16780 param_counter[1]
.sym 16784 param_counter[2]
.sym 16785 param_counter[3]
.sym 16786 param_counter[4]
.sym 16787 param_counter[5]
.sym 16788 param_counter[6]
.sym 16791 $abc$3938$new_n273_
.sym 16792 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 16793 $abc$3938$new_n267_
.sym 16794 param_counter[6]
.sym 16797 $abc$3938$new_n225_
.sym 16800 $abc$3938$memory\params$rdmux[0][3][1]$b$1194[3]_new_
.sym 16803 $abc$3938$new_n245_
.sym 16804 $abc$3938$new_n270_
.sym 16805 param_counter[5]
.sym 16806 $abc$3938$new_n268_
.sym 16809 param_counter[2]
.sym 16811 $abc$3938$new_n225_
.sym 16812 $abc$3938$memory\params$rdmux[0][4][2]$b$1221[2]_new_inv_
.sym 16815 param_counter[1]
.sym 16816 param_counter[4]
.sym 16817 param_counter[3]
.sym 16818 param_counter[0]
.sym 16821 $abc$3938$new_n455_
.sym 16822 $abc$3938$memory\params$rdmux[0][4][2]$b$1221[2]_new_inv_
.sym 16823 param_counter[2]
.sym 16824 param_counter[3]
.sym 16827 param_counter[5]
.sym 16830 $abc$3938$memory\params$rdmux[0][1][0]$b$1173[3]_new_inv_
.sym 16833 $abc$3938$new_n455_
.sym 16834 $abc$3938$new_n456_
.sym 16835 param_counter[5]
.sym 16836 $abc$3938$memory\params$rdmux[0][3][1]$b$1194[3]_new_
.sym 16852 $abc$3938$memrd$\params$demo.v:317$147_DATA[3]_new_inv_
.sym 16867 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 16874 $abc$3938$memrd$\params$demo.v:317$147_DATA[1]_new_inv_
.sym 16882 param_counter[4]
.sym 16884 $abc$3938$new_n257_
.sym 16885 $abc$3938$new_n293_
.sym 16886 param_counter[6]
.sym 16887 param_counter[1]
.sym 16888 $abc$3938$new_n457_
.sym 16892 param_counter[5]
.sym 16894 param_counter[2]
.sym 16895 param_counter[1]
.sym 16896 param_counter[3]
.sym 16899 $abc$3938$new_n261_
.sym 16900 $abc$3938$new_n245_
.sym 16903 $abc$3938$new_n259_
.sym 16911 param_counter[0]
.sym 16912 $abc$3938$new_n225_
.sym 16920 param_counter[6]
.sym 16921 $abc$3938$new_n261_
.sym 16922 $abc$3938$new_n457_
.sym 16923 $abc$3938$new_n293_
.sym 16926 param_counter[3]
.sym 16927 param_counter[6]
.sym 16928 param_counter[1]
.sym 16929 param_counter[0]
.sym 16938 param_counter[5]
.sym 16939 $abc$3938$new_n257_
.sym 16940 $abc$3938$new_n259_
.sym 16941 $abc$3938$new_n245_
.sym 16944 param_counter[4]
.sym 16946 param_counter[0]
.sym 16950 $abc$3938$new_n225_
.sym 16951 param_counter[0]
.sym 16952 param_counter[2]
.sym 16953 param_counter[1]
.sym 16956 param_counter[0]
.sym 16958 param_counter[1]
.sym 16959 param_counter[2]
.sym 17004 param_counter[6]
.sym 17006 param_counter[3]
.sym 17009 param_counter[0]
.sym 17012 param_counter[2]
.sym 17016 $abc$3938$new_n448_
.sym 17017 $abc$3938$new_n237_
.sym 17018 param_counter[5]
.sym 17020 $abc$3938$new_n447_
.sym 17026 $abc$3938$new_n441_
.sym 17027 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 17034 param_counter[1]
.sym 17037 param_counter[3]
.sym 17038 param_counter[1]
.sym 17039 param_counter[6]
.sym 17040 param_counter[0]
.sym 17043 param_counter[1]
.sym 17044 $abc$3938$new_n441_
.sym 17045 param_counter[2]
.sym 17046 param_counter[3]
.sym 17055 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 17056 param_counter[6]
.sym 17058 $abc$3938$new_n237_
.sym 17061 param_counter[6]
.sym 17062 $abc$3938$new_n448_
.sym 17063 $abc$3938$new_n447_
.sym 17064 param_counter[5]
.sym 17075 param_counter[6]
.sym 17076 param_counter[5]
.sym 17127 $abc$3938$procmux$549.B_AND_S[11]_new_
.sym 17128 $abc$3938$new_n442_
.sym 17129 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 17130 $abc$3938$memrd$\params$demo.v:317$147_DATA[3]_new_inv_
.sym 17131 $abc$3938$memrd$\params$demo.v:317$147_DATA[4]_new_
.sym 17132 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 17133 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.sym 17136 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 17138 $abc$3938$new_n445_
.sym 17139 $abc$3938$procmux$549.B_AND_S[14]_new_inv_
.sym 17140 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 17141 data[4]
.sym 17142 data[3]
.sym 17143 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 17146 $abc$3938$memrd$\params$demo.v:317$147_DATA[1]_new_inv_
.sym 17147 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 17148 $abc$3938$procmux$552_Y[1]_new_inv_
.sym 17149 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 17150 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 17153 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 17154 data[1]
.sym 17155 $abc$3938$procmux$552_Y[4]_new_inv_
.sym 17158 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 17160 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.sym 17161 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 17162 data[3]
.sym 17163 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 17166 $abc$3938$new_n442_
.sym 17168 $abc$3938$procmux$549.B_AND_S[14]_new_inv_
.sym 17169 $abc$3938$new_n445_
.sym 17172 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 17174 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 17178 $abc$3938$memrd$\params$demo.v:317$147_DATA[1]_new_inv_
.sym 17179 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 17180 $abc$3938$procmux$552_Y[1]_new_inv_
.sym 17181 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 17184 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 17185 data[4]
.sym 17187 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 17191 data[1]
.sym 17192 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 17193 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 17196 $abc$3938$memrd$\params$demo.v:317$147_DATA[4]_new_
.sym 17197 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 17198 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 17199 $abc$3938$procmux$552_Y[4]_new_inv_
.sym 17202 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 17203 $abc$3938$procmux$549.B_AND_S[11]_new_
.sym 17204 $abc$3938$memrd$\params$demo.v:317$147_DATA[3]_new_inv_
.sym 17206 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17250 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 17251 data[6]
.sym 17253 cmd_counter[1]
.sym 17254 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 17257 $abc$3938$new_n443_
.sym 17259 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[2]_new_
.sym 17260 $abc$3938$memory\cmd$rdmux[0][1][0]$a$786[0]_new_
.sym 17264 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 17265 cmd_counter[0]
.sym 17268 cmd_counter[2]
.sym 17269 cmd_counter[3]
.sym 17270 cmd_counter[4]
.sym 17272 $abc$3938$new_n219_
.sym 17274 $abc$3938$memory\cmd$rdmux[0][2][1]$b$796[4]_new_inv_
.sym 17277 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[3]_new_
.sym 17283 cmd_counter[0]
.sym 17286 cmd_counter[1]
.sym 17289 cmd_counter[3]
.sym 17290 cmd_counter[2]
.sym 17291 $abc$3938$memory\cmd$rdmux[0][2][1]$b$796[4]_new_inv_
.sym 17292 cmd_counter[4]
.sym 17295 cmd_counter[0]
.sym 17297 cmd_counter[2]
.sym 17301 cmd_counter[3]
.sym 17303 cmd_counter[1]
.sym 17304 cmd_counter[2]
.sym 17307 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 17308 $abc$3938$new_n443_
.sym 17309 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 17310 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 17313 $abc$3938$memory\cmd$rdmux[0][1][0]$a$786[0]_new_
.sym 17314 cmd_counter[4]
.sym 17315 cmd_counter[1]
.sym 17316 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[2]_new_
.sym 17319 $abc$3938$new_n219_
.sym 17321 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[3]_new_
.sym 17325 cmd_counter[3]
.sym 17326 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 17327 data[6]
.sym 17328 cmd_counter[2]
.sym 17375 cmd_counter[2]
.sym 17376 cmd_counter[3]
.sym 17377 cmd_counter[4]
.sym 17383 cmd_counter[2]
.sym 17385 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[1]_new_inv_
.sym 17389 cmd_counter[1]
.sym 17391 $abc$3938$new_n301_
.sym 17396 cmd_counter[0]
.sym 17404 cmd_counter[0]
.sym 17412 cmd_counter[3]
.sym 17413 cmd_counter[0]
.sym 17414 cmd_counter[2]
.sym 17415 cmd_counter[1]
.sym 17418 cmd_counter[1]
.sym 17419 cmd_counter[0]
.sym 17420 cmd_counter[4]
.sym 17421 cmd_counter[2]
.sym 17425 cmd_counter[4]
.sym 17426 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[1]_new_inv_
.sym 17427 $abc$3938$new_n301_
.sym 17430 cmd_counter[2]
.sym 17431 cmd_counter[0]
.sym 17432 cmd_counter[1]
.sym 17433 cmd_counter[3]
.sym 21435 CS$SB_IO_OUT
.sym 23587 MOSI$SB_IO_OUT
.sym 27395 CS$SB_IO_OUT
.sym 27458 MOSI$SB_IO_OUT
.sym 27460 CS$SB_IO_OUT
.sym 27473 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27543 MOSI$SB_IO_OUT
.sym 27683 $auto$alumacc.cc:474:replace_alu$697.C[1]
.sym 27688 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[1]
.sym 27692 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[2]
.sym 27695 $PACKER_VCC_NET
.sym 27696 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[3]
.sym 27699 $PACKER_VCC_NET
.sym 27700 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[4]
.sym 27703 $PACKER_VCC_NET
.sym 27704 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[5]
.sym 27707 $PACKER_VCC_NET
.sym 27708 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[6]
.sym 27712 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[7]
.sym 27716 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[8]
.sym 27720 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[9]
.sym 27724 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[10]
.sym 27728 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[11]
.sym 27732 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[12]
.sym 27736 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[13]
.sym 27740 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[14]
.sym 27744 $abc$3938$auto$alumacc.cc:474:replace_alu$697.BB[15]
.sym 27749 $nextpnr_ICESTORM_LC_1$I3
.sym 27750 delay[15]
.sym 27751 delay[14]
.sym 27752 delay[13]
.sym 27753 delay[11]
.sym 27754 delay[14]
.sym 27758 delay[15]
.sym 27762 delay[12]
.sym 27766 delay[13]
.sym 27770 delay[11]
.sym 27774 delay[9]
.sym 27778 delay[15]
.sym 27779 delay[14]
.sym 27780 delay[13]
.sym 27781 delay[11]
.sym 27782 $abc$3938$new_n327_
.sym 27783 $abc$3938$new_n320_
.sym 27784 $abc$3938$auto$alumacc.cc:491:replace_alu$699[15]
.sym 27785 $abc$3938$procmux$572_CMP_new_
.sym 27806 $abc$3938$new_n358_
.sym 27807 state[0]
.sym 27808 state[1]
.sym 27814 $abc$3938$procmux$572_CMP_new_
.sym 27815 RST$SB_IO_OUT
.sym 27816 $abc$3938$new_n376_
.sym 27818 state[2]
.sym 27819 state[4]
.sym 27820 state[5]
.sym 27821 state[3]
.sym 27822 $abc$3938$new_n189_
.sym 27823 state[2]
.sym 27824 state[3]
.sym 27826 $abc$3938$new_n191_
.sym 27827 state[0]
.sym 27828 state[1]
.sym 27830 $abc$3938$procmux$574.B_AND_S[54]_new_
.sym 27831 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 27834 state[1]
.sym 27835 state[0]
.sym 27836 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 27838 state[0]
.sym 27839 state[1]
.sym 27840 state[4]
.sym 27841 state[5]
.sym 27842 $PACKER_GND_NET
.sym 27846 $PACKER_GND_NET
.sym 27850 state[1]
.sym 27851 state[0]
.sym 27852 $abc$3938$new_n358_
.sym 27854 state[2]
.sym 27855 state[3]
.sym 27856 $abc$3938$new_n189_
.sym 27858 state[2]
.sym 27859 state[3]
.sym 27860 state[4]
.sym 27861 state[5]
.sym 27862 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 27863 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 27864 $abc$3938$procmux$603_CMP_new_
.sym 27866 state[3]
.sym 27867 state[4]
.sym 27868 state[5]
.sym 27869 state[2]
.sym 27870 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 27871 state[1]
.sym 27872 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 27874 SCL$SB_IO_OUT
.sym 27878 $0\scl[0:0]
.sym 28194 delay[0]
.sym 28198 delay[5]
.sym 28202 delay[3]
.sym 28206 delay[1]
.sym 28210 delay[6]
.sym 28215 $PACKER_VCC_NET
.sym 28216 delay[0]
.sym 28218 delay[4]
.sym 28222 delay[7]
.sym 28226 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28227 $abc$3938$procmux$572_CMP_new_
.sym 28228 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28229 $abc$3938$add$demo.v:207$129_Y[8]
.sym 28230 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28231 $abc$3938$procmux$572_CMP_new_
.sym 28232 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28233 $abc$3938$add$demo.v:207$129_Y[5]
.sym 28234 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28235 $abc$3938$procmux$572_CMP_new_
.sym 28236 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28237 $abc$3938$add$demo.v:207$129_Y[9]
.sym 28238 $abc$3938$new_n327_
.sym 28239 $abc$3938$new_n320_
.sym 28240 $abc$3938$auto$alumacc.cc:491:replace_alu$699[15]
.sym 28242 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28243 $abc$3938$procmux$572_CMP_new_
.sym 28244 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28245 $abc$3938$add$demo.v:207$129_Y[7]
.sym 28246 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28247 $abc$3938$procmux$572_CMP_new_
.sym 28248 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28249 $abc$3938$add$demo.v:207$129_Y[4]
.sym 28250 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28251 $abc$3938$procmux$572_CMP_new_
.sym 28252 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28253 $abc$3938$add$demo.v:207$129_Y[11]
.sym 28254 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28255 $abc$3938$procmux$572_CMP_new_
.sym 28256 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28257 $abc$3938$add$demo.v:207$129_Y[14]
.sym 28258 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28259 $abc$3938$procmux$572_CMP_new_
.sym 28260 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28261 $abc$3938$add$demo.v:207$129_Y[3]
.sym 28262 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28263 $abc$3938$procmux$572_CMP_new_
.sym 28264 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28265 $abc$3938$add$demo.v:207$129_Y[13]
.sym 28266 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 28267 $abc$3938$procmux$572_CMP_new_
.sym 28268 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28269 $abc$3938$add$demo.v:207$129_Y[15]
.sym 28270 $0\scl[0:0]
.sym 28271 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 28272 DC$SB_IO_OUT
.sym 28273 $abc$3938$procmux$583_CMP_new_
.sym 28274 delay[9]
.sym 28275 delay[5]
.sym 28276 delay[3]
.sym 28277 delay[4]
.sym 28278 state[0]
.sym 28279 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 28280 state[1]
.sym 28282 delay[8]
.sym 28286 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 28287 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 28288 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[1]_new_inv_
.sym 28290 $abc$3938$new_n189_
.sym 28291 state[2]
.sym 28294 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 28295 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 28298 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 28299 $0\scl[0:0]
.sym 28302 $abc$3938$new_n328_
.sym 28303 $abc$3938$new_n329_
.sym 28306 $abc$3938$auto$rtlil.cc:1836:ReduceOr$696_new_inv_
.sym 28307 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 28308 state[0]
.sym 28309 state[1]
.sym 28310 state[2]
.sym 28311 $abc$3938$new_n189_
.sym 28312 state[3]
.sym 28314 $abc$3938$auto$rtlil.cc:1836:ReduceOr$696_new_inv_
.sym 28315 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 28316 state[0]
.sym 28317 state[1]
.sym 28318 state[0]
.sym 28319 $abc$3938$new_n358_
.sym 28320 state[1]
.sym 28322 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28323 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 28324 $abc$3938$new_n376_
.sym 28325 $abc$3938$new_n379_
.sym 28326 state[1]
.sym 28327 state[0]
.sym 28328 $abc$3938$new_n191_
.sym 28330 state[0]
.sym 28331 $abc$3938$new_n191_
.sym 28332 state[1]
.sym 28334 $abc$3938$procmux$574.B_AND_S[15]_new_
.sym 28335 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[3]_new_
.sym 28336 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 28337 $abc$3938$procmux$574.B_AND_S[21]_new_
.sym 28338 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[4]_new_
.sym 28339 $abc$3938$new_n363_
.sym 28340 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[0]_new_inv_
.sym 28342 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 28343 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 28344 $0\scl[0:0]
.sym 28345 $abc$3938$new_n349_
.sym 28346 DC$SB_IO_OUT
.sym 28347 $abc$3938$procmux$583_CMP_new_
.sym 28348 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 28349 $abc$3938$new_n371_
.sym 28350 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 28351 $abc$3938$procmux$574.B_AND_S[38]_new_
.sym 28352 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 28353 $abc$3938$new_n366_
.sym 28354 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 28355 $abc$3938$procmux$583_CMP_new_
.sym 28356 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 28358 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 28359 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 28360 $abc$3938$new_n383_
.sym 28361 $abc$3938$new_n382_
.sym 28366 $abc$3938$new_n358_
.sym 28367 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$3003[2]_new_
.sym 28368 state[1]
.sym 28369 state[0]
.sym 28370 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 28371 $abc$3938$procmux$574.B_AND_S[31]_new_
.sym 28374 CS$SB_IO_OUT
.sym 28375 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2903[2]_new_
.sym 28376 $abc$3938$procmux$583_CMP_new_
.sym 28377 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 28378 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[3]_new_
.sym 28379 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 28380 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[2]_new_inv_
.sym 28381 $abc$3938$new_n374_
.sym 28382 $abc$3938$procmux$583_CMP_new_
.sym 28383 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2888[2]_new_inv_
.sym 28384 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2873[0]_new_inv_
.sym 28386 $0\dc[0:0]
.sym 28387 $abc$3938$procmux$603_CMP_new_
.sym 28390 $0\dc[0:0]
.sym 28410 $0\scl[0:0]
.sym 28411 $abc$3938$procmux$574.B_AND_S[25]_new_
.sym 28412 $abc$3938$procmux$583_CMP_new_
.sym 28413 DC$SB_IO_OUT
.sym 28414 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 28415 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 28707 delay[0]
.sym 28712 delay[1]
.sym 28716 delay[2]
.sym 28717 $auto$alumacc.cc:474:replace_alu$710.C[2]
.sym 28720 delay[3]
.sym 28721 $auto$alumacc.cc:474:replace_alu$710.C[3]
.sym 28724 delay[4]
.sym 28725 $auto$alumacc.cc:474:replace_alu$710.C[4]
.sym 28728 delay[5]
.sym 28729 $auto$alumacc.cc:474:replace_alu$710.C[5]
.sym 28732 delay[6]
.sym 28733 $auto$alumacc.cc:474:replace_alu$710.C[6]
.sym 28736 delay[7]
.sym 28737 $auto$alumacc.cc:474:replace_alu$710.C[7]
.sym 28740 delay[8]
.sym 28741 $auto$alumacc.cc:474:replace_alu$710.C[8]
.sym 28744 delay[9]
.sym 28745 $auto$alumacc.cc:474:replace_alu$710.C[9]
.sym 28748 delay[10]
.sym 28749 $auto$alumacc.cc:474:replace_alu$710.C[10]
.sym 28752 delay[11]
.sym 28753 $auto$alumacc.cc:474:replace_alu$710.C[11]
.sym 28756 delay[12]
.sym 28757 $auto$alumacc.cc:474:replace_alu$710.C[12]
.sym 28760 delay[13]
.sym 28761 $auto$alumacc.cc:474:replace_alu$710.C[13]
.sym 28764 delay[14]
.sym 28765 $auto$alumacc.cc:474:replace_alu$710.C[14]
.sym 28768 delay[15]
.sym 28769 $auto$alumacc.cc:474:replace_alu$710.C[15]
.sym 28771 delay[5]
.sym 28775 delay[6]
.sym 28779 delay[7]
.sym 28780 $PACKER_VCC_NET
.sym 28783 delay[8]
.sym 28784 $PACKER_VCC_NET
.sym 28787 delay[9]
.sym 28791 delay[10]
.sym 28792 $PACKER_VCC_NET
.sym 28795 delay[11]
.sym 28799 delay[12]
.sym 28800 $PACKER_VCC_NET
.sym 28803 delay[13]
.sym 28807 delay[14]
.sym 28811 delay[15]
.sym 28814 $abc$3938$new_n320_
.sym 28815 $abc$3938$new_n323_
.sym 28816 $abc$3938$new_n324_
.sym 28817 $abc$3938$auto$alumacc.cc:491:replace_alu$690[15]
.sym 28818 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 28819 $abc$3938$sub$demo.v:318$148_Y[6]
.sym 28822 $0\bit_counter[2:0][1]
.sym 28823 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 28824 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 28825 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 28826 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 28827 $0\bit_counter[2:0][1]
.sym 28828 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 28829 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 28830 delay[3]
.sym 28831 delay[4]
.sym 28832 delay[9]
.sym 28833 delay[5]
.sym 28835 params_left[0]
.sym 28839 params_left[1]
.sym 28840 $PACKER_VCC_NET
.sym 28843 params_left[2]
.sym 28844 $PACKER_VCC_NET
.sym 28845 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 28847 params_left[3]
.sym 28848 $PACKER_VCC_NET
.sym 28849 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 28851 params_left[4]
.sym 28852 $PACKER_VCC_NET
.sym 28853 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 28855 params_left[5]
.sym 28856 $PACKER_VCC_NET
.sym 28857 $auto$alumacc.cc:474:replace_alu$725.C[5]
.sym 28859 params_left[6]
.sym 28860 $PACKER_VCC_NET
.sym 28861 $auto$alumacc.cc:474:replace_alu$725.C[6]
.sym 28863 params_left[7]
.sym 28864 $PACKER_VCC_NET
.sym 28865 $auto$alumacc.cc:474:replace_alu$725.C[7]
.sym 28867 params_left[8]
.sym 28868 $PACKER_VCC_NET
.sym 28869 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 28871 params_left[9]
.sym 28872 $PACKER_VCC_NET
.sym 28873 $auto$alumacc.cc:474:replace_alu$725.C[9]
.sym 28875 params_left[10]
.sym 28876 $PACKER_VCC_NET
.sym 28877 $auto$alumacc.cc:474:replace_alu$725.C[10]
.sym 28879 params_left[11]
.sym 28880 $PACKER_VCC_NET
.sym 28881 $auto$alumacc.cc:474:replace_alu$725.C[11]
.sym 28883 params_left[12]
.sym 28884 $PACKER_VCC_NET
.sym 28885 $auto$alumacc.cc:474:replace_alu$725.C[12]
.sym 28887 params_left[13]
.sym 28888 $PACKER_VCC_NET
.sym 28889 $auto$alumacc.cc:474:replace_alu$725.C[13]
.sym 28890 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 28891 $0\bit_counter[2:0][1]
.sym 28892 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 28893 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 28894 params_left[8]
.sym 28895 params_left[11]
.sym 28896 params_left[13]
.sym 28897 DC$SB_IO_OUT
.sym 28902 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 28903 $abc$3938$sub$demo.v:318$148_Y[10]
.sym 28906 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 28907 $abc$3938$sub$demo.v:318$148_Y[13]
.sym 28908 $abc$3938$procmux$523.B_AND_S[27]_new_
.sym 28910 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 28911 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 28918 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 28919 $abc$3938$sub$demo.v:318$148_Y[8]
.sym 28922 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 28923 $abc$3938$sub$demo.v:318$148_Y[11]
.sym 29234 delay[2]
.sym 29254 delay[12]
.sym 29255 delay[2]
.sym 29256 delay[7]
.sym 29257 delay[8]
.sym 29262 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 29263 $abc$3938$procmux$572_CMP_new_
.sym 29264 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 29265 $abc$3938$add$demo.v:207$129_Y[0]
.sym 29266 delay[10]
.sym 29274 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 29275 $abc$3938$procmux$572_CMP_new_
.sym 29276 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 29277 $abc$3938$add$demo.v:207$129_Y[2]
.sym 29278 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 29279 $abc$3938$procmux$572_CMP_new_
.sym 29280 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 29281 $abc$3938$add$demo.v:207$129_Y[12]
.sym 29282 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 29283 $abc$3938$procmux$572_CMP_new_
.sym 29284 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 29285 $abc$3938$add$demo.v:207$129_Y[6]
.sym 29290 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 29291 $abc$3938$procmux$572_CMP_new_
.sym 29292 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 29293 $abc$3938$add$demo.v:207$129_Y[10]
.sym 29298 delay[1]
.sym 29299 delay[0]
.sym 29302 $abc$3938$auto$rtlil.cc:1836:ReduceOr$709_new_inv_
.sym 29303 $abc$3938$procmux$572_CMP_new_
.sym 29304 $abc$3938$procmux$574.B_AND_S[48]_new_
.sym 29305 $abc$3938$add$demo.v:207$129_Y[1]_new_
.sym 29306 delay[1]
.sym 29307 delay[0]
.sym 29308 delay[10]
.sym 29309 delay[6]
.sym 29310 $abc$3938$new_n321_
.sym 29311 $abc$3938$new_n322_
.sym 29322 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 29323 $abc$3938$sub$demo.v:318$148_Y[7]
.sym 29346 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 29347 $abc$3938$sub$demo.v:318$148_Y[5]
.sym 29350 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 29351 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 29354 params_left[4]
.sym 29355 params_left[5]
.sym 29356 params_left[6]
.sym 29357 params_left[7]
.sym 29358 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 29359 $abc$3938$sub$demo.v:318$148_Y[3]
.sym 29362 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 29363 $abc$3938$sub$demo.v:318$148_Y[2]
.sym 29364 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 29365 $abc$3938$memrd$\num_params$demo.v:313$145_DATA[2]_new_
.sym 29366 $abc$3938$new_n355_
.sym 29367 $abc$3938$new_n352_
.sym 29368 $abc$3938$auto$simplemap.cc:168:logic_reduce$1806[1]_new_inv_
.sym 29369 $abc$3938$procmux$583_CMP_new_
.sym 29370 params_left[9]
.sym 29371 params_left[10]
.sym 29372 params_left[12]
.sym 29373 $abc$3938$auto$simplemap.cc:168:logic_reduce$1806[0]_new_inv_
.sym 29374 params_left[0]
.sym 29375 params_left[1]
.sym 29376 params_left[2]
.sym 29377 params_left[3]
.sym 29378 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 29379 $abc$3938$sub$demo.v:318$148_Y[9]
.sym 29380 $abc$3938$procmux$523.B_AND_S[27]_new_
.sym 29382 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 29383 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 29384 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 29386 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 29387 $abc$3938$sub$demo.v:318$148_Y[4]
.sym 29388 $abc$3938$new_n200_
.sym 29389 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[4]_new_
.sym 29390 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 29391 $abc$3938$sub$demo.v:313$146_Y[4]
.sym 29392 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 29393 $abc$3938$new_n204_
.sym 29394 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 29395 $abc$3938$sub$demo.v:318$148_Y[12]
.sym 29396 $abc$3938$procmux$523.B_AND_S[27]_new_
.sym 29402 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 29403 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 29404 $abc$3938$sub$demo.v:313$146_Y[4]
.sym 29406 $abc$3938$sub$demo.v:313$146_Y[4]
.sym 29407 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 29414 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[1]_new_
.sym 29415 $abc$3938$new_n200_
.sym 29416 $abc$3938$procmux$523.B_AND_S[1]_new_inv_
.sym 29418 params_left[0]
.sym 29419 params_left[1]
.sym 29420 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 29422 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 29423 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 29424 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 29425 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 29427 params_left[0]
.sym 29429 $PACKER_VCC_NET
.sym 29430 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 29431 $abc$3938$auto$simplemap.cc:127:simplemap_reduce$2858[0]_new_
.sym 29432 $abc$3938$new_n195_
.sym 29434 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 29435 $abc$3938$sub$demo.v:313$146_Y[3]
.sym 29436 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 29437 $abc$3938$memory\num_params$rdmux[0][2][0]$b$934[0]_new_
.sym 29438 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 29439 $abc$3938$sub$demo.v:318$148_Y[0]
.sym 29440 $abc$3938$memory\num_params$rdmux[0][0][0]$a$924[0]_new_inv_
.sym 29441 $abc$3938$new_n200_
.sym 29730 $abc$3938$memory\params$rdmux[0][2][1]$b$1182[2]_new_
.sym 29731 $abc$3938$new_n284_
.sym 29732 param_counter[5]
.sym 29734 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[1]_new_
.sym 29735 param_counter[3]
.sym 29736 $abc$3938$new_n275_
.sym 29742 param_counter[0]
.sym 29743 param_counter[1]
.sym 29744 param_counter[3]
.sym 29745 param_counter[6]
.sym 29746 $abc$3938$new_n284_
.sym 29747 $abc$3938$new_n309_
.sym 29748 $abc$3938$new_n310_
.sym 29749 param_counter[5]
.sym 29750 $abc$3938$new_n281_
.sym 29751 $abc$3938$new_n452_
.sym 29752 $abc$3938$new_n283_
.sym 29753 param_counter[6]
.sym 29754 $abc$3938$new_n246_
.sym 29755 $abc$3938$new_n451_
.sym 29756 $abc$3938$new_n276_
.sym 29757 param_counter[6]
.sym 29758 param_counter[0]
.sym 29759 param_counter[2]
.sym 29760 param_counter[3]
.sym 29761 param_counter[1]
.sym 29762 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[5]_new_
.sym 29763 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 29764 $abc$3938$new_n246_
.sym 29765 param_counter[4]
.sym 29766 $abc$3938$new_n309_
.sym 29767 $abc$3938$new_n306_
.sym 29768 param_counter[5]
.sym 29769 $abc$3938$new_n276_
.sym 29770 param_counter[2]
.sym 29771 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 29772 $abc$3938$new_n246_
.sym 29773 param_counter[4]
.sym 29774 param_counter[0]
.sym 29775 param_counter[1]
.sym 29776 param_counter[3]
.sym 29777 param_counter[6]
.sym 29778 param_counter[6]
.sym 29779 $abc$3938$new_n308_
.sym 29780 $abc$3938$new_n305_
.sym 29781 $abc$3938$new_n312_
.sym 29782 param_counter[1]
.sym 29783 param_counter[0]
.sym 29784 param_counter[2]
.sym 29786 param_counter[0]
.sym 29787 param_counter[2]
.sym 29788 param_counter[1]
.sym 29789 param_counter[3]
.sym 29790 param_counter[0]
.sym 29791 param_counter[1]
.sym 29792 param_counter[2]
.sym 29793 $abc$3938$new_n225_
.sym 29794 param_counter[5]
.sym 29795 param_counter[0]
.sym 29796 param_counter[1]
.sym 29797 param_counter[2]
.sym 29806 param_counter[0]
.sym 29807 param_counter[2]
.sym 29810 param_counter[3]
.sym 29811 param_counter[4]
.sym 29814 $abc$3938$new_n225_
.sym 29815 $abc$3938$new_n229_
.sym 29816 $abc$3938$new_n437_
.sym 29817 param_counter[5]
.sym 29818 $abc$3938$new_n226_
.sym 29819 param_counter[6]
.sym 29820 param_counter[5]
.sym 29821 $abc$3938$new_n438_
.sym 29822 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[5]_new_
.sym 29823 $abc$3938$new_n229_
.sym 29824 $abc$3938$new_n226_
.sym 29825 $abc$3938$new_n245_
.sym 29826 $0\bit_counter[2:0][0]
.sym 29830 $0\bit_counter[2:0][1]
.sym 29843 bit_counter[0]
.sym 29845 $PACKER_VCC_NET
.sym 29846 $0\bit_counter[2:0][2]
.sym 29850 state[3]
.sym 29851 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3518
.sym 29854 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 29859 bit_counter[0]
.sym 29863 bit_counter[1]
.sym 29864 $PACKER_VCC_NET
.sym 29867 bit_counter[2]
.sym 29868 $PACKER_VCC_NET
.sym 29869 $auto$alumacc.cc:474:replace_alu$719.C[2]
.sym 29870 data[7]
.sym 29871 data[6]
.sym 29872 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 29873 $abc$3938$new_n462_
.sym 29874 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 29878 $abc$3938$auto$simplemap.cc:168:logic_reduce$2168_new_inv_
.sym 29879 $abc$3938$procmux$633.B_AND_S[0]_new_inv_
.sym 29882 $abc$3938$new_n463_
.sym 29883 $abc$3938$new_n459_
.sym 29884 $0\bit_counter[2:0][1]
.sym 29885 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 29891 cmd_counter[0]
.sym 29895 cmd_counter[1]
.sym 29896 $PACKER_VCC_NET
.sym 29899 cmd_counter[2]
.sym 29900 $PACKER_VCC_NET
.sym 29901 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 29903 cmd_counter[3]
.sym 29904 $PACKER_VCC_NET
.sym 29905 $auto$alumacc.cc:474:replace_alu$722.C[3]
.sym 29907 cmd_counter[4]
.sym 29908 $PACKER_VCC_NET
.sym 29909 $auto$alumacc.cc:474:replace_alu$722.C[4]
.sym 29910 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3566
.sym 29911 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 29914 $abc$3938$memory\num_params$rdmux[0][3][0]$b$946[0]
.sym 29915 $abc$3938$sub$demo.v:313$146_Y[2]
.sym 29918 bit_counter[1]
.sym 29927 cmd_counter[0]
.sym 29929 $PACKER_VCC_NET
.sym 29938 cmd_counter[1]
.sym 29942 cmd_counter[0]
.sym 29943 cmd_counter[1]
.sym 29946 $abc$3938$auto$dff2dffe.cc:175:make_patterns_logic$3612
.sym 29947 cmd_counter[0]
.sym 30243 param_counter[0]
.sym 30248 param_counter[1]
.sym 30252 param_counter[2]
.sym 30253 $auto$alumacc.cc:474:replace_alu$716.C[2]
.sym 30256 param_counter[3]
.sym 30257 $auto$alumacc.cc:474:replace_alu$716.C[3]
.sym 30260 param_counter[4]
.sym 30261 $auto$alumacc.cc:474:replace_alu$716.C[4]
.sym 30264 param_counter[5]
.sym 30265 $auto$alumacc.cc:474:replace_alu$716.C[5]
.sym 30268 param_counter[6]
.sym 30269 $auto$alumacc.cc:474:replace_alu$716.C[6]
.sym 30270 param_counter[0]
.sym 30271 param_counter[1]
.sym 30272 param_counter[2]
.sym 30273 param_counter[4]
.sym 30274 param_counter[1]
.sym 30275 param_counter[2]
.sym 30276 param_counter[0]
.sym 30277 param_counter[4]
.sym 30278 param_counter[2]
.sym 30279 param_counter[0]
.sym 30280 param_counter[1]
.sym 30281 param_counter[3]
.sym 30282 param_counter[4]
.sym 30283 param_counter[3]
.sym 30284 $abc$3938$new_n271_
.sym 30285 param_counter[5]
.sym 30286 param_counter[1]
.sym 30287 param_counter[0]
.sym 30288 param_counter[3]
.sym 30290 param_counter[1]
.sym 30291 param_counter[2]
.sym 30292 param_counter[0]
.sym 30293 $abc$3938$new_n227_
.sym 30294 $abc$3938$new_n276_
.sym 30295 $abc$3938$new_n275_
.sym 30296 param_counter[3]
.sym 30297 $abc$3938$new_n277_
.sym 30299 $PACKER_VCC_NET
.sym 30300 param_counter[0]
.sym 30302 param_counter[3]
.sym 30303 param_counter[4]
.sym 30306 param_counter[4]
.sym 30307 param_counter[3]
.sym 30310 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 30311 param_counter[0]
.sym 30314 param_counter[2]
.sym 30315 $abc$3938$new_n237_
.sym 30316 param_counter[3]
.sym 30317 param_counter[1]
.sym 30318 param_counter[0]
.sym 30319 param_counter[3]
.sym 30320 param_counter[1]
.sym 30321 param_counter[6]
.sym 30322 $abc$3938$new_n229_
.sym 30323 $abc$3938$memory\params$rdmux[0][3][1]$a$1193[1]_new_
.sym 30324 $abc$3938$new_n259_
.sym 30325 $abc$3938$new_n281_
.sym 30326 $abc$3938$memory\params$rdmux[0][1][0]$b$1173[5]_new_inv_
.sym 30327 $abc$3938$memory\params$rdmux[0][1][0]$a$1172[5]_new_inv_
.sym 30328 param_counter[6]
.sym 30329 param_counter[5]
.sym 30330 param_counter[1]
.sym 30334 param_counter[1]
.sym 30335 param_counter[0]
.sym 30336 $abc$3938$new_n227_
.sym 30337 param_counter[2]
.sym 30342 $abc$3938$new_n439_
.sym 30343 $abc$3938$new_n230_
.sym 30344 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 30345 $abc$3938$procmux$549.B_AND_S[15]_new_
.sym 30346 $abc$3938$memrd$\params$demo.v:317$147_DATA[0]_new_inv_
.sym 30347 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 30348 $abc$3938$procmux$549.B_AND_S[8]_new_
.sym 30354 param_counter[3]
.sym 30355 param_counter[0]
.sym 30356 param_counter[1]
.sym 30357 param_counter[6]
.sym 30358 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 30359 $abc$3938$memrd$\params$demo.v:317$147_DATA[2]_new_
.sym 30360 $abc$3938$procmux$549.B_AND_S[10]_new_
.sym 30362 $abc$3938$new_n243_
.sym 30363 $abc$3938$new_n250_
.sym 30364 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 30365 $abc$3938$procmux$549.B_AND_S[13]_new_
.sym 30370 data[3]
.sym 30371 data[2]
.sym 30372 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 30373 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 30378 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 30379 data[5]
.sym 30380 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 30381 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 30382 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 30383 data[7]
.sym 30384 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 30385 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 30386 data[5]
.sym 30387 data[4]
.sym 30388 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 30389 $abc$3938$new_n458_
.sym 30390 data[1]
.sym 30391 data[0]
.sym 30392 $abc$3938$auto$ice40_ffinit.cc:141:execute$3928
.sym 30393 $abc$3938$auto$ice40_ffinit.cc:141:execute$3932
.sym 30394 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 30395 data[2]
.sym 30396 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 30397 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 30398 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 30399 data[0]
.sym 30400 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[0]_new_inv_
.sym 30401 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 30402 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[7]_new_inv_
.sym 30403 cmd_counter[4]
.sym 30406 cmd_counter[1]
.sym 30407 cmd_counter[4]
.sym 30408 cmd_counter[2]
.sym 30409 cmd_counter[3]
.sym 30410 cmd_counter[1]
.sym 30411 cmd_counter[0]
.sym 30412 cmd_counter[2]
.sym 30413 cmd_counter[3]
.sym 30414 cmd_counter[1]
.sym 30415 cmd_counter[2]
.sym 30416 cmd_counter[0]
.sym 30418 $abc$3938$new_n219_
.sym 30419 $abc$3938$new_n220_
.sym 30422 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 30423 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 30426 $abc$3938$memory\cmd$rdmux[0][1][0]$b$787[0]_new_inv_
.sym 30427 cmd_counter[3]
.sym 30428 $abc$3938$memory\cmd$rdmux[0][1][0]$a$786[0]_new_
.sym 30429 cmd_counter[4]
.sym 30431 $PACKER_VCC_NET
.sym 30432 cmd_counter[0]
.sym 30435 cmd_counter[0]
.sym 30440 cmd_counter[1]
.sym 30444 cmd_counter[2]
.sym 30445 $auto$alumacc.cc:474:replace_alu$713.C[2]
.sym 30448 cmd_counter[3]
.sym 30449 $auto$alumacc.cc:474:replace_alu$713.C[3]
.sym 30452 cmd_counter[4]
.sym 30453 $auto$alumacc.cc:474:replace_alu$713.C[4]
.sym 30458 cmd_counter[0]
.sym 30459 cmd_counter[1]
.sym 30460 cmd_counter[2]
.sym 30461 cmd_counter[4]
.sym 30754 param_counter[4]
.sym 30755 $abc$3938$memory\params$rdmux[0][4][2]$b$1221[2]_new_inv_
.sym 30756 $abc$3938$new_n271_
.sym 30757 $abc$3938$new_n272_
.sym 30758 param_counter[2]
.sym 30759 param_counter[0]
.sym 30760 param_counter[4]
.sym 30761 param_counter[3]
.sym 30762 param_counter[1]
.sym 30763 param_counter[0]
.sym 30764 param_counter[2]
.sym 30765 param_counter[4]
.sym 30766 param_counter[0]
.sym 30767 param_counter[1]
.sym 30786 $abc$3938$new_n273_
.sym 30787 $abc$3938$new_n267_
.sym 30788 $abc$3938$memory\params$rdmux[0][0][0]$b$1170[3]_new_
.sym 30789 param_counter[6]
.sym 30790 $abc$3938$memory\params$rdmux[0][3][1]$b$1194[3]_new_
.sym 30791 $abc$3938$new_n225_
.sym 30794 $abc$3938$new_n245_
.sym 30795 $abc$3938$new_n270_
.sym 30796 $abc$3938$new_n268_
.sym 30797 param_counter[5]
.sym 30798 $abc$3938$memory\params$rdmux[0][4][2]$b$1221[2]_new_inv_
.sym 30799 $abc$3938$new_n225_
.sym 30800 param_counter[2]
.sym 30802 param_counter[1]
.sym 30803 param_counter[3]
.sym 30804 param_counter[0]
.sym 30805 param_counter[4]
.sym 30806 $abc$3938$memory\params$rdmux[0][4][2]$b$1221[2]_new_inv_
.sym 30807 $abc$3938$new_n455_
.sym 30808 param_counter[2]
.sym 30809 param_counter[3]
.sym 30810 $abc$3938$memory\params$rdmux[0][1][0]$b$1173[3]_new_inv_
.sym 30811 param_counter[5]
.sym 30814 $abc$3938$memory\params$rdmux[0][3][1]$b$1194[3]_new_
.sym 30815 $abc$3938$new_n455_
.sym 30816 param_counter[5]
.sym 30817 $abc$3938$new_n456_
.sym 30822 $abc$3938$new_n457_
.sym 30823 $abc$3938$new_n293_
.sym 30824 param_counter[6]
.sym 30825 $abc$3938$new_n261_
.sym 30826 param_counter[0]
.sym 30827 param_counter[1]
.sym 30828 param_counter[3]
.sym 30829 param_counter[6]
.sym 30834 $abc$3938$new_n245_
.sym 30835 $abc$3938$new_n257_
.sym 30836 $abc$3938$new_n259_
.sym 30837 param_counter[5]
.sym 30838 param_counter[0]
.sym 30839 param_counter[4]
.sym 30842 param_counter[0]
.sym 30843 param_counter[1]
.sym 30844 param_counter[2]
.sym 30845 $abc$3938$new_n225_
.sym 30846 param_counter[2]
.sym 30847 param_counter[0]
.sym 30848 param_counter[1]
.sym 30850 param_counter[0]
.sym 30851 param_counter[1]
.sym 30852 param_counter[3]
.sym 30853 param_counter[6]
.sym 30854 param_counter[2]
.sym 30855 param_counter[1]
.sym 30856 param_counter[3]
.sym 30857 $abc$3938$new_n441_
.sym 30862 $abc$3938$new_n237_
.sym 30863 param_counter[6]
.sym 30864 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 30866 $abc$3938$new_n447_
.sym 30867 param_counter[6]
.sym 30868 param_counter[5]
.sym 30869 $abc$3938$new_n448_
.sym 30874 param_counter[5]
.sym 30875 param_counter[6]
.sym 30882 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 30883 data[3]
.sym 30884 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.sym 30885 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 30886 $abc$3938$new_n442_
.sym 30887 $abc$3938$new_n445_
.sym 30888 $abc$3938$procmux$549.B_AND_S[14]_new_inv_
.sym 30890 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 30891 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 30894 $abc$3938$procmux$552_Y[1]_new_inv_
.sym 30895 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 30896 $abc$3938$memrd$\params$demo.v:317$147_DATA[1]_new_inv_
.sym 30897 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 30898 data[4]
.sym 30899 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 30900 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 30902 data[1]
.sym 30903 $abc$3938$auto$simplemap.cc:168:logic_reduce$1751[1]_new_inv_
.sym 30904 $abc$3938$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 30906 $abc$3938$procmux$552_Y[4]_new_inv_
.sym 30907 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 30908 $abc$3938$memrd$\params$demo.v:317$147_DATA[4]_new_
.sym 30909 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 30910 $abc$3938$memrd$\params$demo.v:317$147_DATA[3]_new_inv_
.sym 30911 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3706
.sym 30912 $abc$3938$procmux$549.B_AND_S[11]_new_
.sym 30914 cmd_counter[0]
.sym 30915 cmd_counter[1]
.sym 30918 $abc$3938$memory\cmd$rdmux[0][2][1]$b$796[4]_new_inv_
.sym 30919 cmd_counter[4]
.sym 30920 cmd_counter[3]
.sym 30921 cmd_counter[2]
.sym 30922 cmd_counter[0]
.sym 30923 cmd_counter[2]
.sym 30926 cmd_counter[1]
.sym 30927 cmd_counter[2]
.sym 30928 cmd_counter[3]
.sym 30930 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[2]_new_inv_
.sym 30931 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 30932 $abc$3938$new_n443_
.sym 30933 $abc$3938$auto$dff2dffe.cc:158:make_patterns_logic$3606_new_
.sym 30934 $abc$3938$memory\cmd$rdmux[0][1][0]$a$786[0]_new_
.sym 30935 cmd_counter[1]
.sym 30936 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[2]_new_
.sym 30937 cmd_counter[4]
.sym 30938 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[3]_new_
.sym 30939 $abc$3938$new_n219_
.sym 30942 cmd_counter[3]
.sym 30943 cmd_counter[2]
.sym 30944 data[6]
.sym 30945 $abc$3938$auto$simplemap.cc:168:logic_reduce$1746[3]_new_
.sym 30950 cmd_counter[0]
.sym 30951 cmd_counter[1]
.sym 30952 cmd_counter[2]
.sym 30953 cmd_counter[3]
.sym 30954 cmd_counter[0]
.sym 30955 cmd_counter[2]
.sym 30956 cmd_counter[1]
.sym 30957 cmd_counter[4]
.sym 30958 cmd_counter[4]
.sym 30959 $abc$3938$memory\cmd$rdmux[0][0][0]$a$783[1]_new_inv_
.sym 30960 $abc$3938$new_n301_
.sym 30962 cmd_counter[0]
.sym 30963 cmd_counter[3]
.sym 30964 cmd_counter[2]
.sym 30965 cmd_counter[1]
