#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f4ad49f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f4ad5138d0_0 .net "PC", 31 0, v000001f4ad4d7bb0_0;  1 drivers
v000001f4ad512bb0_0 .var "clk", 0 0;
v000001f4ad5144b0_0 .net "clkout", 0 0, L_000001f4ad515410;  1 drivers
v000001f4ad514550_0 .net "cycles_consumed", 31 0, v000001f4ad5140f0_0;  1 drivers
v000001f4ad512c50_0 .var "rst", 0 0;
S_000001f4ad445d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f4ad49f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f4ad4b2030 .param/l "RType" 0 4 2, C4<000000>;
P_000001f4ad4b2068 .param/l "add" 0 4 5, C4<100000>;
P_000001f4ad4b20a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f4ad4b20d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f4ad4b2110 .param/l "and_" 0 4 5, C4<100100>;
P_000001f4ad4b2148 .param/l "andi" 0 4 8, C4<001100>;
P_000001f4ad4b2180 .param/l "beq" 0 4 10, C4<000100>;
P_000001f4ad4b21b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f4ad4b21f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f4ad4b2228 .param/l "j" 0 4 12, C4<000010>;
P_000001f4ad4b2260 .param/l "jal" 0 4 12, C4<000011>;
P_000001f4ad4b2298 .param/l "jr" 0 4 6, C4<001000>;
P_000001f4ad4b22d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f4ad4b2308 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f4ad4b2340 .param/l "or_" 0 4 5, C4<100101>;
P_000001f4ad4b2378 .param/l "ori" 0 4 8, C4<001101>;
P_000001f4ad4b23b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f4ad4b23e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001f4ad4b2420 .param/l "slt" 0 4 5, C4<101010>;
P_000001f4ad4b2458 .param/l "slti" 0 4 8, C4<101010>;
P_000001f4ad4b2490 .param/l "srl" 0 4 6, C4<000010>;
P_000001f4ad4b24c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f4ad4b2500 .param/l "subu" 0 4 5, C4<100011>;
P_000001f4ad4b2538 .param/l "sw" 0 4 8, C4<101011>;
P_000001f4ad4b2570 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f4ad4b25a8 .param/l "xori" 0 4 8, C4<001110>;
L_000001f4ad515870 .functor NOT 1, v000001f4ad512c50_0, C4<0>, C4<0>, C4<0>;
L_000001f4ad515800 .functor NOT 1, v000001f4ad512c50_0, C4<0>, C4<0>, C4<0>;
L_000001f4ad5154f0 .functor NOT 1, v000001f4ad512c50_0, C4<0>, C4<0>, C4<0>;
L_000001f4ad5151e0 .functor NOT 1, v000001f4ad512c50_0, C4<0>, C4<0>, C4<0>;
L_000001f4ad5158e0 .functor NOT 1, v000001f4ad512c50_0, C4<0>, C4<0>, C4<0>;
L_000001f4ad514f40 .functor NOT 1, v000001f4ad512c50_0, C4<0>, C4<0>, C4<0>;
L_000001f4ad515a30 .functor NOT 1, v000001f4ad512c50_0, C4<0>, C4<0>, C4<0>;
L_000001f4ad515db0 .functor NOT 1, v000001f4ad512c50_0, C4<0>, C4<0>, C4<0>;
L_000001f4ad515410 .functor OR 1, v000001f4ad512bb0_0, v000001f4ad4aa4d0_0, C4<0>, C4<0>;
L_000001f4ad515480 .functor OR 1, L_000001f4ad55e170, L_000001f4ad55f7f0, C4<0>, C4<0>;
L_000001f4ad515560 .functor AND 1, L_000001f4ad55f110, L_000001f4ad55ecb0, C4<1>, C4<1>;
L_000001f4ad515250 .functor NOT 1, v000001f4ad512c50_0, C4<0>, C4<0>, C4<0>;
L_000001f4ad514ed0 .functor OR 1, L_000001f4ad55f2f0, L_000001f4ad55e7b0, C4<0>, C4<0>;
L_000001f4ad515170 .functor OR 1, L_000001f4ad514ed0, L_000001f4ad55f430, C4<0>, C4<0>;
L_000001f4ad515b10 .functor OR 1, L_000001f4ad55f570, L_000001f4ad574b00, C4<0>, C4<0>;
L_000001f4ad5155d0 .functor AND 1, L_000001f4ad55f070, L_000001f4ad515b10, C4<1>, C4<1>;
L_000001f4ad515950 .functor OR 1, L_000001f4ad5744c0, L_000001f4ad5747e0, C4<0>, C4<0>;
L_000001f4ad515640 .functor AND 1, L_000001f4ad575140, L_000001f4ad515950, C4<1>, C4<1>;
L_000001f4ad515b80 .functor NOT 1, L_000001f4ad515410, C4<0>, C4<0>, C4<0>;
v000001f4ad4d81f0_0 .net "ALUOp", 3 0, v000001f4ad4a9b70_0;  1 drivers
v000001f4ad4d8790_0 .net "ALUResult", 31 0, v000001f4ad4d76b0_0;  1 drivers
v000001f4ad4d6990_0 .net "ALUSrc", 0 0, v000001f4ad4aa110_0;  1 drivers
v000001f4ad4dd460_0 .net "ALUin2", 31 0, L_000001f4ad5755a0;  1 drivers
v000001f4ad4de2c0_0 .net "MemReadEn", 0 0, v000001f4ad4a9990_0;  1 drivers
v000001f4ad4dcf60_0 .net "MemWriteEn", 0 0, v000001f4ad4a92b0_0;  1 drivers
v000001f4ad4dcce0_0 .net "MemtoReg", 0 0, v000001f4ad4a9490_0;  1 drivers
v000001f4ad4ddb40_0 .net "PC", 31 0, v000001f4ad4d7bb0_0;  alias, 1 drivers
v000001f4ad4dcc40_0 .net "PCPlus1", 31 0, L_000001f4ad55f750;  1 drivers
v000001f4ad4ddc80_0 .net "PCsrc", 0 0, v000001f4ad4d83d0_0;  1 drivers
v000001f4ad4dd960_0 .net "RegDst", 0 0, v000001f4ad4aa9d0_0;  1 drivers
v000001f4ad4ddaa0_0 .net "RegWriteEn", 0 0, v000001f4ad4a9030_0;  1 drivers
v000001f4ad4de360_0 .net "WriteRegister", 4 0, L_000001f4ad55e670;  1 drivers
v000001f4ad4dcec0_0 .net *"_ivl_0", 0 0, L_000001f4ad515870;  1 drivers
L_000001f4ad515ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dd780_0 .net/2u *"_ivl_10", 4 0, L_000001f4ad515ee0;  1 drivers
L_000001f4ad5162d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dd000_0 .net *"_ivl_101", 15 0, L_000001f4ad5162d0;  1 drivers
v000001f4ad4de400_0 .net *"_ivl_102", 31 0, L_000001f4ad55fb10;  1 drivers
L_000001f4ad516318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dd0a0_0 .net *"_ivl_105", 25 0, L_000001f4ad516318;  1 drivers
L_000001f4ad516360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4de0e0_0 .net/2u *"_ivl_106", 31 0, L_000001f4ad516360;  1 drivers
v000001f4ad4dd140_0 .net *"_ivl_108", 0 0, L_000001f4ad55f110;  1 drivers
L_000001f4ad5163a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4de720_0 .net/2u *"_ivl_110", 5 0, L_000001f4ad5163a8;  1 drivers
v000001f4ad4dcd80_0 .net *"_ivl_112", 0 0, L_000001f4ad55ecb0;  1 drivers
v000001f4ad4dce20_0 .net *"_ivl_115", 0 0, L_000001f4ad515560;  1 drivers
v000001f4ad4dd5a0_0 .net *"_ivl_116", 47 0, L_000001f4ad55f1b0;  1 drivers
L_000001f4ad5163f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dcba0_0 .net *"_ivl_119", 15 0, L_000001f4ad5163f0;  1 drivers
L_000001f4ad515f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f4ad4ddbe0_0 .net/2u *"_ivl_12", 5 0, L_000001f4ad515f28;  1 drivers
v000001f4ad4dd1e0_0 .net *"_ivl_120", 47 0, L_000001f4ad55fbb0;  1 drivers
L_000001f4ad516438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dd500_0 .net *"_ivl_123", 15 0, L_000001f4ad516438;  1 drivers
v000001f4ad4dd640_0 .net *"_ivl_125", 0 0, L_000001f4ad55ed50;  1 drivers
v000001f4ad4de680_0 .net *"_ivl_126", 31 0, L_000001f4ad55f930;  1 drivers
v000001f4ad4ddd20_0 .net *"_ivl_128", 47 0, L_000001f4ad55edf0;  1 drivers
v000001f4ad4dd280_0 .net *"_ivl_130", 47 0, L_000001f4ad55e210;  1 drivers
v000001f4ad4dd320_0 .net *"_ivl_132", 47 0, L_000001f4ad55e030;  1 drivers
v000001f4ad4dda00_0 .net *"_ivl_134", 47 0, L_000001f4ad55e350;  1 drivers
v000001f4ad4dddc0_0 .net *"_ivl_14", 0 0, L_000001f4ad513bf0;  1 drivers
v000001f4ad4de7c0_0 .net *"_ivl_140", 0 0, L_000001f4ad515250;  1 drivers
L_000001f4ad5164c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dd3c0_0 .net/2u *"_ivl_142", 31 0, L_000001f4ad5164c8;  1 drivers
L_000001f4ad5165a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dd6e0_0 .net/2u *"_ivl_146", 5 0, L_000001f4ad5165a0;  1 drivers
v000001f4ad4dcb00_0 .net *"_ivl_148", 0 0, L_000001f4ad55f2f0;  1 drivers
L_000001f4ad5165e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f4ad4de4a0_0 .net/2u *"_ivl_150", 5 0, L_000001f4ad5165e8;  1 drivers
v000001f4ad4dca60_0 .net *"_ivl_152", 0 0, L_000001f4ad55e7b0;  1 drivers
v000001f4ad4de040_0 .net *"_ivl_155", 0 0, L_000001f4ad514ed0;  1 drivers
L_000001f4ad516630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dde60_0 .net/2u *"_ivl_156", 5 0, L_000001f4ad516630;  1 drivers
v000001f4ad4de540_0 .net *"_ivl_158", 0 0, L_000001f4ad55f430;  1 drivers
L_000001f4ad515f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dd820_0 .net/2u *"_ivl_16", 4 0, L_000001f4ad515f70;  1 drivers
v000001f4ad4dd8c0_0 .net *"_ivl_161", 0 0, L_000001f4ad515170;  1 drivers
L_000001f4ad516678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4dc9c0_0 .net/2u *"_ivl_162", 15 0, L_000001f4ad516678;  1 drivers
v000001f4ad4de5e0_0 .net *"_ivl_164", 31 0, L_000001f4ad55e850;  1 drivers
v000001f4ad4ddf00_0 .net *"_ivl_167", 0 0, L_000001f4ad55ef30;  1 drivers
v000001f4ad4dc920_0 .net *"_ivl_168", 15 0, L_000001f4ad55ead0;  1 drivers
v000001f4ad4ddfa0_0 .net *"_ivl_170", 31 0, L_000001f4ad55f4d0;  1 drivers
v000001f4ad4de180_0 .net *"_ivl_174", 31 0, L_000001f4ad55eb70;  1 drivers
L_000001f4ad5166c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4de220_0 .net *"_ivl_177", 25 0, L_000001f4ad5166c0;  1 drivers
L_000001f4ad516708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad511b40_0 .net/2u *"_ivl_178", 31 0, L_000001f4ad516708;  1 drivers
v000001f4ad511820_0 .net *"_ivl_180", 0 0, L_000001f4ad55f070;  1 drivers
L_000001f4ad516750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad511320_0 .net/2u *"_ivl_182", 5 0, L_000001f4ad516750;  1 drivers
v000001f4ad510c40_0 .net *"_ivl_184", 0 0, L_000001f4ad55f570;  1 drivers
L_000001f4ad516798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f4ad512220_0 .net/2u *"_ivl_186", 5 0, L_000001f4ad516798;  1 drivers
v000001f4ad5110a0_0 .net *"_ivl_188", 0 0, L_000001f4ad574b00;  1 drivers
v000001f4ad512360_0 .net *"_ivl_19", 4 0, L_000001f4ad512ed0;  1 drivers
v000001f4ad5109c0_0 .net *"_ivl_191", 0 0, L_000001f4ad515b10;  1 drivers
v000001f4ad511be0_0 .net *"_ivl_193", 0 0, L_000001f4ad5155d0;  1 drivers
L_000001f4ad5167e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f4ad511140_0 .net/2u *"_ivl_194", 5 0, L_000001f4ad5167e0;  1 drivers
v000001f4ad5111e0_0 .net *"_ivl_196", 0 0, L_000001f4ad5750a0;  1 drivers
L_000001f4ad516828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f4ad510ce0_0 .net/2u *"_ivl_198", 31 0, L_000001f4ad516828;  1 drivers
L_000001f4ad515e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad510d80_0 .net/2u *"_ivl_2", 5 0, L_000001f4ad515e98;  1 drivers
v000001f4ad5115a0_0 .net *"_ivl_20", 4 0, L_000001f4ad513c90;  1 drivers
v000001f4ad510ba0_0 .net *"_ivl_200", 31 0, L_000001f4ad575000;  1 drivers
v000001f4ad510e20_0 .net *"_ivl_204", 31 0, L_000001f4ad575b40;  1 drivers
L_000001f4ad516870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad512040_0 .net *"_ivl_207", 25 0, L_000001f4ad516870;  1 drivers
L_000001f4ad5168b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad511f00_0 .net/2u *"_ivl_208", 31 0, L_000001f4ad5168b8;  1 drivers
v000001f4ad5122c0_0 .net *"_ivl_210", 0 0, L_000001f4ad575140;  1 drivers
L_000001f4ad516900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad510ec0_0 .net/2u *"_ivl_212", 5 0, L_000001f4ad516900;  1 drivers
v000001f4ad511280_0 .net *"_ivl_214", 0 0, L_000001f4ad5744c0;  1 drivers
L_000001f4ad516948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f4ad511c80_0 .net/2u *"_ivl_216", 5 0, L_000001f4ad516948;  1 drivers
v000001f4ad511500_0 .net *"_ivl_218", 0 0, L_000001f4ad5747e0;  1 drivers
v000001f4ad5118c0_0 .net *"_ivl_221", 0 0, L_000001f4ad515950;  1 drivers
v000001f4ad510a60_0 .net *"_ivl_223", 0 0, L_000001f4ad515640;  1 drivers
L_000001f4ad516990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f4ad511dc0_0 .net/2u *"_ivl_224", 5 0, L_000001f4ad516990;  1 drivers
v000001f4ad510f60_0 .net *"_ivl_226", 0 0, L_000001f4ad5751e0;  1 drivers
v000001f4ad512180_0 .net *"_ivl_228", 31 0, L_000001f4ad575280;  1 drivers
v000001f4ad511960_0 .net *"_ivl_24", 0 0, L_000001f4ad5154f0;  1 drivers
L_000001f4ad515fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f4ad512400_0 .net/2u *"_ivl_26", 4 0, L_000001f4ad515fb8;  1 drivers
v000001f4ad511d20_0 .net *"_ivl_29", 4 0, L_000001f4ad513010;  1 drivers
v000001f4ad510b00_0 .net *"_ivl_32", 0 0, L_000001f4ad5151e0;  1 drivers
L_000001f4ad516000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f4ad510740_0 .net/2u *"_ivl_34", 4 0, L_000001f4ad516000;  1 drivers
v000001f4ad511a00_0 .net *"_ivl_37", 4 0, L_000001f4ad513dd0;  1 drivers
v000001f4ad511aa0_0 .net *"_ivl_40", 0 0, L_000001f4ad5158e0;  1 drivers
L_000001f4ad516048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad511000_0 .net/2u *"_ivl_42", 15 0, L_000001f4ad516048;  1 drivers
v000001f4ad511e60_0 .net *"_ivl_45", 15 0, L_000001f4ad55e0d0;  1 drivers
v000001f4ad5113c0_0 .net *"_ivl_48", 0 0, L_000001f4ad514f40;  1 drivers
v000001f4ad511460_0 .net *"_ivl_5", 5 0, L_000001f4ad512e30;  1 drivers
L_000001f4ad516090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad511fa0_0 .net/2u *"_ivl_50", 36 0, L_000001f4ad516090;  1 drivers
L_000001f4ad5160d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad511640_0 .net/2u *"_ivl_52", 31 0, L_000001f4ad5160d8;  1 drivers
v000001f4ad5120e0_0 .net *"_ivl_55", 4 0, L_000001f4ad55fa70;  1 drivers
v000001f4ad5116e0_0 .net *"_ivl_56", 36 0, L_000001f4ad55ec10;  1 drivers
v000001f4ad5124a0_0 .net *"_ivl_58", 36 0, L_000001f4ad55f890;  1 drivers
v000001f4ad511780_0 .net *"_ivl_62", 0 0, L_000001f4ad515a30;  1 drivers
L_000001f4ad516120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad512540_0 .net/2u *"_ivl_64", 5 0, L_000001f4ad516120;  1 drivers
v000001f4ad5106a0_0 .net *"_ivl_67", 5 0, L_000001f4ad55f610;  1 drivers
v000001f4ad5107e0_0 .net *"_ivl_70", 0 0, L_000001f4ad515db0;  1 drivers
L_000001f4ad516168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad510880_0 .net/2u *"_ivl_72", 57 0, L_000001f4ad516168;  1 drivers
L_000001f4ad5161b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad510920_0 .net/2u *"_ivl_74", 31 0, L_000001f4ad5161b0;  1 drivers
v000001f4ad513970_0 .net *"_ivl_77", 25 0, L_000001f4ad55e8f0;  1 drivers
v000001f4ad5133d0_0 .net *"_ivl_78", 57 0, L_000001f4ad55df90;  1 drivers
v000001f4ad513e70_0 .net *"_ivl_8", 0 0, L_000001f4ad515800;  1 drivers
v000001f4ad512d90_0 .net *"_ivl_80", 57 0, L_000001f4ad55ea30;  1 drivers
L_000001f4ad5161f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f4ad512930_0 .net/2u *"_ivl_84", 31 0, L_000001f4ad5161f8;  1 drivers
L_000001f4ad516240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f4ad5135b0_0 .net/2u *"_ivl_88", 5 0, L_000001f4ad516240;  1 drivers
v000001f4ad5130b0_0 .net *"_ivl_90", 0 0, L_000001f4ad55e170;  1 drivers
L_000001f4ad516288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f4ad5142d0_0 .net/2u *"_ivl_92", 5 0, L_000001f4ad516288;  1 drivers
v000001f4ad512cf0_0 .net *"_ivl_94", 0 0, L_000001f4ad55f7f0;  1 drivers
v000001f4ad5126b0_0 .net *"_ivl_97", 0 0, L_000001f4ad515480;  1 drivers
v000001f4ad514230_0 .net *"_ivl_98", 47 0, L_000001f4ad55fcf0;  1 drivers
v000001f4ad513a10_0 .net "adderResult", 31 0, L_000001f4ad55e5d0;  1 drivers
v000001f4ad513650_0 .net "address", 31 0, L_000001f4ad55f6b0;  1 drivers
v000001f4ad513150_0 .net "clk", 0 0, L_000001f4ad515410;  alias, 1 drivers
v000001f4ad5140f0_0 .var "cycles_consumed", 31 0;
v000001f4ad513fb0_0 .net "extImm", 31 0, L_000001f4ad55efd0;  1 drivers
v000001f4ad514370_0 .net "funct", 5 0, L_000001f4ad55f390;  1 drivers
v000001f4ad5131f0_0 .net "hlt", 0 0, v000001f4ad4aa4d0_0;  1 drivers
v000001f4ad513290_0 .net "imm", 15 0, L_000001f4ad55e3f0;  1 drivers
v000001f4ad514050_0 .net "immediate", 31 0, L_000001f4ad574920;  1 drivers
v000001f4ad513510_0 .net "input_clk", 0 0, v000001f4ad512bb0_0;  1 drivers
v000001f4ad512750_0 .net "instruction", 31 0, L_000001f4ad55def0;  1 drivers
v000001f4ad513f10_0 .net "memoryReadData", 31 0, v000001f4ad4d86f0_0;  1 drivers
v000001f4ad513330_0 .net "nextPC", 31 0, L_000001f4ad55e530;  1 drivers
v000001f4ad5127f0_0 .net "opcode", 5 0, L_000001f4ad512890;  1 drivers
v000001f4ad514190_0 .net "rd", 4 0, L_000001f4ad512f70;  1 drivers
v000001f4ad513470_0 .net "readData1", 31 0, L_000001f4ad515790;  1 drivers
v000001f4ad5136f0_0 .net "readData1_w", 31 0, L_000001f4ad574880;  1 drivers
v000001f4ad514410_0 .net "readData2", 31 0, L_000001f4ad5156b0;  1 drivers
v000001f4ad5129d0_0 .net "rs", 4 0, L_000001f4ad513d30;  1 drivers
v000001f4ad513b50_0 .net "rst", 0 0, v000001f4ad512c50_0;  1 drivers
v000001f4ad513ab0_0 .net "rt", 4 0, L_000001f4ad55e990;  1 drivers
v000001f4ad513790_0 .net "shamt", 31 0, L_000001f4ad55e490;  1 drivers
v000001f4ad512a70_0 .net "wire_instruction", 31 0, L_000001f4ad515020;  1 drivers
v000001f4ad512b10_0 .net "writeData", 31 0, L_000001f4ad5749c0;  1 drivers
v000001f4ad513830_0 .net "zero", 0 0, L_000001f4ad5756e0;  1 drivers
L_000001f4ad512e30 .part L_000001f4ad55def0, 26, 6;
L_000001f4ad512890 .functor MUXZ 6, L_000001f4ad512e30, L_000001f4ad515e98, L_000001f4ad515870, C4<>;
L_000001f4ad513bf0 .cmp/eq 6, L_000001f4ad512890, L_000001f4ad515f28;
L_000001f4ad512ed0 .part L_000001f4ad55def0, 11, 5;
L_000001f4ad513c90 .functor MUXZ 5, L_000001f4ad512ed0, L_000001f4ad515f70, L_000001f4ad513bf0, C4<>;
L_000001f4ad512f70 .functor MUXZ 5, L_000001f4ad513c90, L_000001f4ad515ee0, L_000001f4ad515800, C4<>;
L_000001f4ad513010 .part L_000001f4ad55def0, 21, 5;
L_000001f4ad513d30 .functor MUXZ 5, L_000001f4ad513010, L_000001f4ad515fb8, L_000001f4ad5154f0, C4<>;
L_000001f4ad513dd0 .part L_000001f4ad55def0, 16, 5;
L_000001f4ad55e990 .functor MUXZ 5, L_000001f4ad513dd0, L_000001f4ad516000, L_000001f4ad5151e0, C4<>;
L_000001f4ad55e0d0 .part L_000001f4ad55def0, 0, 16;
L_000001f4ad55e3f0 .functor MUXZ 16, L_000001f4ad55e0d0, L_000001f4ad516048, L_000001f4ad5158e0, C4<>;
L_000001f4ad55fa70 .part L_000001f4ad55def0, 6, 5;
L_000001f4ad55ec10 .concat [ 5 32 0 0], L_000001f4ad55fa70, L_000001f4ad5160d8;
L_000001f4ad55f890 .functor MUXZ 37, L_000001f4ad55ec10, L_000001f4ad516090, L_000001f4ad514f40, C4<>;
L_000001f4ad55e490 .part L_000001f4ad55f890, 0, 32;
L_000001f4ad55f610 .part L_000001f4ad55def0, 0, 6;
L_000001f4ad55f390 .functor MUXZ 6, L_000001f4ad55f610, L_000001f4ad516120, L_000001f4ad515a30, C4<>;
L_000001f4ad55e8f0 .part L_000001f4ad55def0, 0, 26;
L_000001f4ad55df90 .concat [ 26 32 0 0], L_000001f4ad55e8f0, L_000001f4ad5161b0;
L_000001f4ad55ea30 .functor MUXZ 58, L_000001f4ad55df90, L_000001f4ad516168, L_000001f4ad515db0, C4<>;
L_000001f4ad55f6b0 .part L_000001f4ad55ea30, 0, 32;
L_000001f4ad55f750 .arith/sum 32, v000001f4ad4d7bb0_0, L_000001f4ad5161f8;
L_000001f4ad55e170 .cmp/eq 6, L_000001f4ad512890, L_000001f4ad516240;
L_000001f4ad55f7f0 .cmp/eq 6, L_000001f4ad512890, L_000001f4ad516288;
L_000001f4ad55fcf0 .concat [ 32 16 0 0], L_000001f4ad55f6b0, L_000001f4ad5162d0;
L_000001f4ad55fb10 .concat [ 6 26 0 0], L_000001f4ad512890, L_000001f4ad516318;
L_000001f4ad55f110 .cmp/eq 32, L_000001f4ad55fb10, L_000001f4ad516360;
L_000001f4ad55ecb0 .cmp/eq 6, L_000001f4ad55f390, L_000001f4ad5163a8;
L_000001f4ad55f1b0 .concat [ 32 16 0 0], L_000001f4ad515790, L_000001f4ad5163f0;
L_000001f4ad55fbb0 .concat [ 32 16 0 0], v000001f4ad4d7bb0_0, L_000001f4ad516438;
L_000001f4ad55ed50 .part L_000001f4ad55e3f0, 15, 1;
LS_000001f4ad55f930_0_0 .concat [ 1 1 1 1], L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50;
LS_000001f4ad55f930_0_4 .concat [ 1 1 1 1], L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50;
LS_000001f4ad55f930_0_8 .concat [ 1 1 1 1], L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50;
LS_000001f4ad55f930_0_12 .concat [ 1 1 1 1], L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50;
LS_000001f4ad55f930_0_16 .concat [ 1 1 1 1], L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50;
LS_000001f4ad55f930_0_20 .concat [ 1 1 1 1], L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50;
LS_000001f4ad55f930_0_24 .concat [ 1 1 1 1], L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50;
LS_000001f4ad55f930_0_28 .concat [ 1 1 1 1], L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50, L_000001f4ad55ed50;
LS_000001f4ad55f930_1_0 .concat [ 4 4 4 4], LS_000001f4ad55f930_0_0, LS_000001f4ad55f930_0_4, LS_000001f4ad55f930_0_8, LS_000001f4ad55f930_0_12;
LS_000001f4ad55f930_1_4 .concat [ 4 4 4 4], LS_000001f4ad55f930_0_16, LS_000001f4ad55f930_0_20, LS_000001f4ad55f930_0_24, LS_000001f4ad55f930_0_28;
L_000001f4ad55f930 .concat [ 16 16 0 0], LS_000001f4ad55f930_1_0, LS_000001f4ad55f930_1_4;
L_000001f4ad55edf0 .concat [ 16 32 0 0], L_000001f4ad55e3f0, L_000001f4ad55f930;
L_000001f4ad55e210 .arith/sum 48, L_000001f4ad55fbb0, L_000001f4ad55edf0;
L_000001f4ad55e030 .functor MUXZ 48, L_000001f4ad55e210, L_000001f4ad55f1b0, L_000001f4ad515560, C4<>;
L_000001f4ad55e350 .functor MUXZ 48, L_000001f4ad55e030, L_000001f4ad55fcf0, L_000001f4ad515480, C4<>;
L_000001f4ad55e5d0 .part L_000001f4ad55e350, 0, 32;
L_000001f4ad55e530 .functor MUXZ 32, L_000001f4ad55f750, L_000001f4ad55e5d0, v000001f4ad4d83d0_0, C4<>;
L_000001f4ad55def0 .functor MUXZ 32, L_000001f4ad515020, L_000001f4ad5164c8, L_000001f4ad515250, C4<>;
L_000001f4ad55f2f0 .cmp/eq 6, L_000001f4ad512890, L_000001f4ad5165a0;
L_000001f4ad55e7b0 .cmp/eq 6, L_000001f4ad512890, L_000001f4ad5165e8;
L_000001f4ad55f430 .cmp/eq 6, L_000001f4ad512890, L_000001f4ad516630;
L_000001f4ad55e850 .concat [ 16 16 0 0], L_000001f4ad55e3f0, L_000001f4ad516678;
L_000001f4ad55ef30 .part L_000001f4ad55e3f0, 15, 1;
LS_000001f4ad55ead0_0_0 .concat [ 1 1 1 1], L_000001f4ad55ef30, L_000001f4ad55ef30, L_000001f4ad55ef30, L_000001f4ad55ef30;
LS_000001f4ad55ead0_0_4 .concat [ 1 1 1 1], L_000001f4ad55ef30, L_000001f4ad55ef30, L_000001f4ad55ef30, L_000001f4ad55ef30;
LS_000001f4ad55ead0_0_8 .concat [ 1 1 1 1], L_000001f4ad55ef30, L_000001f4ad55ef30, L_000001f4ad55ef30, L_000001f4ad55ef30;
LS_000001f4ad55ead0_0_12 .concat [ 1 1 1 1], L_000001f4ad55ef30, L_000001f4ad55ef30, L_000001f4ad55ef30, L_000001f4ad55ef30;
L_000001f4ad55ead0 .concat [ 4 4 4 4], LS_000001f4ad55ead0_0_0, LS_000001f4ad55ead0_0_4, LS_000001f4ad55ead0_0_8, LS_000001f4ad55ead0_0_12;
L_000001f4ad55f4d0 .concat [ 16 16 0 0], L_000001f4ad55e3f0, L_000001f4ad55ead0;
L_000001f4ad55efd0 .functor MUXZ 32, L_000001f4ad55f4d0, L_000001f4ad55e850, L_000001f4ad515170, C4<>;
L_000001f4ad55eb70 .concat [ 6 26 0 0], L_000001f4ad512890, L_000001f4ad5166c0;
L_000001f4ad55f070 .cmp/eq 32, L_000001f4ad55eb70, L_000001f4ad516708;
L_000001f4ad55f570 .cmp/eq 6, L_000001f4ad55f390, L_000001f4ad516750;
L_000001f4ad574b00 .cmp/eq 6, L_000001f4ad55f390, L_000001f4ad516798;
L_000001f4ad5750a0 .cmp/eq 6, L_000001f4ad512890, L_000001f4ad5167e0;
L_000001f4ad575000 .functor MUXZ 32, L_000001f4ad55efd0, L_000001f4ad516828, L_000001f4ad5750a0, C4<>;
L_000001f4ad574920 .functor MUXZ 32, L_000001f4ad575000, L_000001f4ad55e490, L_000001f4ad5155d0, C4<>;
L_000001f4ad575b40 .concat [ 6 26 0 0], L_000001f4ad512890, L_000001f4ad516870;
L_000001f4ad575140 .cmp/eq 32, L_000001f4ad575b40, L_000001f4ad5168b8;
L_000001f4ad5744c0 .cmp/eq 6, L_000001f4ad55f390, L_000001f4ad516900;
L_000001f4ad5747e0 .cmp/eq 6, L_000001f4ad55f390, L_000001f4ad516948;
L_000001f4ad5751e0 .cmp/eq 6, L_000001f4ad512890, L_000001f4ad516990;
L_000001f4ad575280 .functor MUXZ 32, L_000001f4ad515790, v000001f4ad4d7bb0_0, L_000001f4ad5751e0, C4<>;
L_000001f4ad574880 .functor MUXZ 32, L_000001f4ad575280, L_000001f4ad5156b0, L_000001f4ad515640, C4<>;
S_000001f4ad445ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f4ad4965a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f4ad514fb0 .functor NOT 1, v000001f4ad4aa110_0, C4<0>, C4<0>, C4<0>;
v000001f4ad4a9710_0 .net *"_ivl_0", 0 0, L_000001f4ad514fb0;  1 drivers
v000001f4ad4aa250_0 .net "in1", 31 0, L_000001f4ad5156b0;  alias, 1 drivers
v000001f4ad4aabb0_0 .net "in2", 31 0, L_000001f4ad574920;  alias, 1 drivers
v000001f4ad4a9530_0 .net "out", 31 0, L_000001f4ad5755a0;  alias, 1 drivers
v000001f4ad4aa1b0_0 .net "s", 0 0, v000001f4ad4aa110_0;  alias, 1 drivers
L_000001f4ad5755a0 .functor MUXZ 32, L_000001f4ad574920, L_000001f4ad5156b0, L_000001f4ad514fb0, C4<>;
S_000001f4ad3d69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f4ad4d52d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f4ad4d5308 .param/l "add" 0 4 5, C4<100000>;
P_000001f4ad4d5340 .param/l "addi" 0 4 8, C4<001000>;
P_000001f4ad4d5378 .param/l "addu" 0 4 5, C4<100001>;
P_000001f4ad4d53b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f4ad4d53e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f4ad4d5420 .param/l "beq" 0 4 10, C4<000100>;
P_000001f4ad4d5458 .param/l "bne" 0 4 10, C4<000101>;
P_000001f4ad4d5490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f4ad4d54c8 .param/l "j" 0 4 12, C4<000010>;
P_000001f4ad4d5500 .param/l "jal" 0 4 12, C4<000011>;
P_000001f4ad4d5538 .param/l "jr" 0 4 6, C4<001000>;
P_000001f4ad4d5570 .param/l "lw" 0 4 8, C4<100011>;
P_000001f4ad4d55a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f4ad4d55e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f4ad4d5618 .param/l "ori" 0 4 8, C4<001101>;
P_000001f4ad4d5650 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f4ad4d5688 .param/l "sll" 0 4 6, C4<000000>;
P_000001f4ad4d56c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f4ad4d56f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f4ad4d5730 .param/l "srl" 0 4 6, C4<000010>;
P_000001f4ad4d5768 .param/l "sub" 0 4 5, C4<100010>;
P_000001f4ad4d57a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f4ad4d57d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f4ad4d5810 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f4ad4d5848 .param/l "xori" 0 4 8, C4<001110>;
v000001f4ad4a9b70_0 .var "ALUOp", 3 0;
v000001f4ad4aa110_0 .var "ALUSrc", 0 0;
v000001f4ad4a9990_0 .var "MemReadEn", 0 0;
v000001f4ad4a92b0_0 .var "MemWriteEn", 0 0;
v000001f4ad4a9490_0 .var "MemtoReg", 0 0;
v000001f4ad4aa9d0_0 .var "RegDst", 0 0;
v000001f4ad4a9030_0 .var "RegWriteEn", 0 0;
v000001f4ad4a9d50_0 .net "funct", 5 0, L_000001f4ad55f390;  alias, 1 drivers
v000001f4ad4aa4d0_0 .var "hlt", 0 0;
v000001f4ad4a95d0_0 .net "opcode", 5 0, L_000001f4ad512890;  alias, 1 drivers
v000001f4ad4a9f30_0 .net "rst", 0 0, v000001f4ad512c50_0;  alias, 1 drivers
E_000001f4ad4967e0 .event anyedge, v000001f4ad4a9f30_0, v000001f4ad4a95d0_0, v000001f4ad4a9d50_0;
S_000001f4ad3d6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f4ad496720 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f4ad515020 .functor BUFZ 32, L_000001f4ad55f9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f4ad4aaa70_0 .net "Data_Out", 31 0, L_000001f4ad515020;  alias, 1 drivers
v000001f4ad4a97b0 .array "InstMem", 0 1023, 31 0;
v000001f4ad4aab10_0 .net *"_ivl_0", 31 0, L_000001f4ad55f9d0;  1 drivers
v000001f4ad4a9fd0_0 .net *"_ivl_3", 9 0, L_000001f4ad55fc50;  1 drivers
v000001f4ad4a9850_0 .net *"_ivl_4", 11 0, L_000001f4ad55fd90;  1 drivers
L_000001f4ad516480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4ad4aad90_0 .net *"_ivl_7", 1 0, L_000001f4ad516480;  1 drivers
v000001f4ad4aa570_0 .net "addr", 31 0, v000001f4ad4d7bb0_0;  alias, 1 drivers
v000001f4ad4a9a30_0 .var/i "i", 31 0;
L_000001f4ad55f9d0 .array/port v000001f4ad4a97b0, L_000001f4ad55fd90;
L_000001f4ad55fc50 .part v000001f4ad4d7bb0_0, 0, 10;
L_000001f4ad55fd90 .concat [ 10 2 0 0], L_000001f4ad55fc50, L_000001f4ad516480;
S_000001f4ad445400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f4ad515790 .functor BUFZ 32, L_000001f4ad55ee90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f4ad5156b0 .functor BUFZ 32, L_000001f4ad55f250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f4ad4aaed0_0 .net *"_ivl_0", 31 0, L_000001f4ad55ee90;  1 drivers
v000001f4ad4a90d0_0 .net *"_ivl_10", 6 0, L_000001f4ad55e2b0;  1 drivers
L_000001f4ad516558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4ad4864c0_0 .net *"_ivl_13", 1 0, L_000001f4ad516558;  1 drivers
v000001f4ad486880_0 .net *"_ivl_2", 6 0, L_000001f4ad55e710;  1 drivers
L_000001f4ad516510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4ad4d6ad0_0 .net *"_ivl_5", 1 0, L_000001f4ad516510;  1 drivers
v000001f4ad4d6fd0_0 .net *"_ivl_8", 31 0, L_000001f4ad55f250;  1 drivers
v000001f4ad4d8290_0 .net "clk", 0 0, L_000001f4ad515410;  alias, 1 drivers
v000001f4ad4d7250_0 .var/i "i", 31 0;
v000001f4ad4d8010_0 .net "readData1", 31 0, L_000001f4ad515790;  alias, 1 drivers
v000001f4ad4d6d50_0 .net "readData2", 31 0, L_000001f4ad5156b0;  alias, 1 drivers
v000001f4ad4d7430_0 .net "readRegister1", 4 0, L_000001f4ad513d30;  alias, 1 drivers
v000001f4ad4d7070_0 .net "readRegister2", 4 0, L_000001f4ad55e990;  alias, 1 drivers
v000001f4ad4d6df0 .array "registers", 31 0, 31 0;
v000001f4ad4d8330_0 .net "rst", 0 0, v000001f4ad512c50_0;  alias, 1 drivers
v000001f4ad4d6e90_0 .net "we", 0 0, v000001f4ad4a9030_0;  alias, 1 drivers
v000001f4ad4d8150_0 .net "writeData", 31 0, L_000001f4ad5749c0;  alias, 1 drivers
v000001f4ad4d6f30_0 .net "writeRegister", 4 0, L_000001f4ad55e670;  alias, 1 drivers
E_000001f4ad496d60/0 .event negedge, v000001f4ad4a9f30_0;
E_000001f4ad496d60/1 .event posedge, v000001f4ad4d8290_0;
E_000001f4ad496d60 .event/or E_000001f4ad496d60/0, E_000001f4ad496d60/1;
L_000001f4ad55ee90 .array/port v000001f4ad4d6df0, L_000001f4ad55e710;
L_000001f4ad55e710 .concat [ 5 2 0 0], L_000001f4ad513d30, L_000001f4ad516510;
L_000001f4ad55f250 .array/port v000001f4ad4d6df0, L_000001f4ad55e2b0;
L_000001f4ad55e2b0 .concat [ 5 2 0 0], L_000001f4ad55e990, L_000001f4ad516558;
S_000001f4ad445590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f4ad445400;
 .timescale 0 0;
v000001f4ad4a9ad0_0 .var/i "i", 31 0;
S_000001f4ad42f7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f4ad496520 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f4ad5153a0 .functor NOT 1, v000001f4ad4aa9d0_0, C4<0>, C4<0>, C4<0>;
v000001f4ad4d8470_0 .net *"_ivl_0", 0 0, L_000001f4ad5153a0;  1 drivers
v000001f4ad4d6a30_0 .net "in1", 4 0, L_000001f4ad55e990;  alias, 1 drivers
v000001f4ad4d6c10_0 .net "in2", 4 0, L_000001f4ad512f70;  alias, 1 drivers
v000001f4ad4d72f0_0 .net "out", 4 0, L_000001f4ad55e670;  alias, 1 drivers
v000001f4ad4d74d0_0 .net "s", 0 0, v000001f4ad4aa9d0_0;  alias, 1 drivers
L_000001f4ad55e670 .functor MUXZ 5, L_000001f4ad512f70, L_000001f4ad55e990, L_000001f4ad5153a0, C4<>;
S_000001f4ad42f930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f4ad4969a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f4ad515cd0 .functor NOT 1, v000001f4ad4a9490_0, C4<0>, C4<0>, C4<0>;
v000001f4ad4d7390_0 .net *"_ivl_0", 0 0, L_000001f4ad515cd0;  1 drivers
v000001f4ad4d7d90_0 .net "in1", 31 0, v000001f4ad4d76b0_0;  alias, 1 drivers
v000001f4ad4d8510_0 .net "in2", 31 0, v000001f4ad4d86f0_0;  alias, 1 drivers
v000001f4ad4d7570_0 .net "out", 31 0, L_000001f4ad5749c0;  alias, 1 drivers
v000001f4ad4d7e30_0 .net "s", 0 0, v000001f4ad4a9490_0;  alias, 1 drivers
L_000001f4ad5749c0 .functor MUXZ 32, v000001f4ad4d86f0_0, v000001f4ad4d76b0_0, L_000001f4ad515cd0, C4<>;
S_000001f4ad476240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f4ad4763d0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f4ad476408 .param/l "AND" 0 9 12, C4<0010>;
P_000001f4ad476440 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f4ad476478 .param/l "OR" 0 9 12, C4<0011>;
P_000001f4ad4764b0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f4ad4764e8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f4ad476520 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f4ad476558 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f4ad476590 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f4ad4765c8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f4ad476600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f4ad476638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f4ad5169d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ad4d85b0_0 .net/2u *"_ivl_0", 31 0, L_000001f4ad5169d8;  1 drivers
v000001f4ad4d7610_0 .net "opSel", 3 0, v000001f4ad4a9b70_0;  alias, 1 drivers
v000001f4ad4d7110_0 .net "operand1", 31 0, L_000001f4ad574880;  alias, 1 drivers
v000001f4ad4d71b0_0 .net "operand2", 31 0, L_000001f4ad5755a0;  alias, 1 drivers
v000001f4ad4d76b0_0 .var "result", 31 0;
v000001f4ad4d8650_0 .net "zero", 0 0, L_000001f4ad5756e0;  alias, 1 drivers
E_000001f4ad4968a0 .event anyedge, v000001f4ad4a9b70_0, v000001f4ad4d7110_0, v000001f4ad4a9530_0;
L_000001f4ad5756e0 .cmp/eq 32, v000001f4ad4d76b0_0, L_000001f4ad5169d8;
S_000001f4ad45d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f4ad510090 .param/l "RType" 0 4 2, C4<000000>;
P_000001f4ad5100c8 .param/l "add" 0 4 5, C4<100000>;
P_000001f4ad510100 .param/l "addi" 0 4 8, C4<001000>;
P_000001f4ad510138 .param/l "addu" 0 4 5, C4<100001>;
P_000001f4ad510170 .param/l "and_" 0 4 5, C4<100100>;
P_000001f4ad5101a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f4ad5101e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f4ad510218 .param/l "bne" 0 4 10, C4<000101>;
P_000001f4ad510250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f4ad510288 .param/l "j" 0 4 12, C4<000010>;
P_000001f4ad5102c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f4ad5102f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f4ad510330 .param/l "lw" 0 4 8, C4<100011>;
P_000001f4ad510368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f4ad5103a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f4ad5103d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f4ad510410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f4ad510448 .param/l "sll" 0 4 6, C4<000000>;
P_000001f4ad510480 .param/l "slt" 0 4 5, C4<101010>;
P_000001f4ad5104b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f4ad5104f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f4ad510528 .param/l "sub" 0 4 5, C4<100010>;
P_000001f4ad510560 .param/l "subu" 0 4 5, C4<100011>;
P_000001f4ad510598 .param/l "sw" 0 4 8, C4<101011>;
P_000001f4ad5105d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f4ad510608 .param/l "xori" 0 4 8, C4<001110>;
v000001f4ad4d83d0_0 .var "PCsrc", 0 0;
v000001f4ad4d7890_0 .net "funct", 5 0, L_000001f4ad55f390;  alias, 1 drivers
v000001f4ad4d79d0_0 .net "opcode", 5 0, L_000001f4ad512890;  alias, 1 drivers
v000001f4ad4d6cb0_0 .net "operand1", 31 0, L_000001f4ad515790;  alias, 1 drivers
v000001f4ad4d7ed0_0 .net "operand2", 31 0, L_000001f4ad5755a0;  alias, 1 drivers
v000001f4ad4d7750_0 .net "rst", 0 0, v000001f4ad512c50_0;  alias, 1 drivers
E_000001f4ad4968e0/0 .event anyedge, v000001f4ad4a9f30_0, v000001f4ad4a95d0_0, v000001f4ad4d8010_0, v000001f4ad4a9530_0;
E_000001f4ad4968e0/1 .event anyedge, v000001f4ad4a9d50_0;
E_000001f4ad4968e0 .event/or E_000001f4ad4968e0/0, E_000001f4ad4968e0/1;
S_000001f4ad45da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f4ad4d7c50 .array "DataMem", 0 1023, 31 0;
v000001f4ad4d68f0_0 .net "address", 31 0, v000001f4ad4d76b0_0;  alias, 1 drivers
v000001f4ad4d7cf0_0 .net "clock", 0 0, L_000001f4ad515b80;  1 drivers
v000001f4ad4d77f0_0 .net "data", 31 0, L_000001f4ad5156b0;  alias, 1 drivers
v000001f4ad4d6b70_0 .var/i "i", 31 0;
v000001f4ad4d86f0_0 .var "q", 31 0;
v000001f4ad4d7930_0 .net "rden", 0 0, v000001f4ad4a9990_0;  alias, 1 drivers
v000001f4ad4d7b10_0 .net "wren", 0 0, v000001f4ad4a92b0_0;  alias, 1 drivers
E_000001f4ad4969e0 .event posedge, v000001f4ad4d7cf0_0;
S_000001f4ad426a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f4ad445d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f4ad496960 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f4ad4d7a70_0 .net "PCin", 31 0, L_000001f4ad55e530;  alias, 1 drivers
v000001f4ad4d7bb0_0 .var "PCout", 31 0;
v000001f4ad4d80b0_0 .net "clk", 0 0, L_000001f4ad515410;  alias, 1 drivers
v000001f4ad4d7f70_0 .net "rst", 0 0, v000001f4ad512c50_0;  alias, 1 drivers
    .scope S_000001f4ad45d8d0;
T_0 ;
    %wait E_000001f4ad4968e0;
    %load/vec4 v000001f4ad4d7750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4ad4d83d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f4ad4d79d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f4ad4d6cb0_0;
    %load/vec4 v000001f4ad4d7ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f4ad4d79d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f4ad4d6cb0_0;
    %load/vec4 v000001f4ad4d7ed0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f4ad4d79d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f4ad4d79d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f4ad4d79d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f4ad4d7890_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f4ad4d83d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f4ad426a50;
T_1 ;
    %wait E_000001f4ad496d60;
    %load/vec4 v000001f4ad4d7f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f4ad4d7bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f4ad4d7a70_0;
    %assign/vec4 v000001f4ad4d7bb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f4ad3d6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4ad4a9a30_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f4ad4a9a30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f4ad4a9a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %load/vec4 v000001f4ad4a9a30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4ad4a9a30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4a97b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f4ad3d69c0;
T_3 ;
    %wait E_000001f4ad4967e0;
    %load/vec4 v000001f4ad4a9f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f4ad4aa4d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4ad4a9030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4ad4a92b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4ad4a9490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4ad4a9990_0, 0;
    %assign/vec4 v000001f4ad4aa9d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f4ad4aa4d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f4ad4a9b70_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f4ad4aa110_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f4ad4a9030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f4ad4a92b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f4ad4a9490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f4ad4a9990_0, 0, 1;
    %store/vec4 v000001f4ad4aa9d0_0, 0, 1;
    %load/vec4 v000001f4ad4a95d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa4d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9030_0, 0;
    %load/vec4 v000001f4ad4a9d50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4ad4aa9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a9490_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4a92b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4ad4aa110_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4ad4a9b70_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f4ad445400;
T_4 ;
    %wait E_000001f4ad496d60;
    %fork t_1, S_000001f4ad445590;
    %jmp t_0;
    .scope S_000001f4ad445590;
t_1 ;
    %load/vec4 v000001f4ad4d8330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4ad4a9ad0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f4ad4a9ad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f4ad4a9ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4d6df0, 0, 4;
    %load/vec4 v000001f4ad4a9ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4ad4a9ad0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f4ad4d6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f4ad4d8150_0;
    %load/vec4 v000001f4ad4d6f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4d6df0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4d6df0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f4ad445400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f4ad445400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4ad4d7250_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f4ad4d7250_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f4ad4d7250_0;
    %ix/getv/s 4, v000001f4ad4d7250_0;
    %load/vec4a v000001f4ad4d6df0, 4;
    %ix/getv/s 4, v000001f4ad4d7250_0;
    %load/vec4a v000001f4ad4d6df0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f4ad4d7250_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4ad4d7250_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f4ad476240;
T_6 ;
    %wait E_000001f4ad4968a0;
    %load/vec4 v000001f4ad4d7610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f4ad4d7110_0;
    %load/vec4 v000001f4ad4d71b0_0;
    %add;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f4ad4d7110_0;
    %load/vec4 v000001f4ad4d71b0_0;
    %sub;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f4ad4d7110_0;
    %load/vec4 v000001f4ad4d71b0_0;
    %and;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f4ad4d7110_0;
    %load/vec4 v000001f4ad4d71b0_0;
    %or;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f4ad4d7110_0;
    %load/vec4 v000001f4ad4d71b0_0;
    %xor;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f4ad4d7110_0;
    %load/vec4 v000001f4ad4d71b0_0;
    %or;
    %inv;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f4ad4d7110_0;
    %load/vec4 v000001f4ad4d71b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f4ad4d71b0_0;
    %load/vec4 v000001f4ad4d7110_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f4ad4d7110_0;
    %ix/getv 4, v000001f4ad4d71b0_0;
    %shiftl 4;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f4ad4d7110_0;
    %ix/getv 4, v000001f4ad4d71b0_0;
    %shiftr 4;
    %assign/vec4 v000001f4ad4d76b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f4ad45da60;
T_7 ;
    %wait E_000001f4ad4969e0;
    %load/vec4 v000001f4ad4d7930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f4ad4d68f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f4ad4d7c50, 4;
    %assign/vec4 v000001f4ad4d86f0_0, 0;
T_7.0 ;
    %load/vec4 v000001f4ad4d7b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f4ad4d77f0_0;
    %ix/getv 3, v000001f4ad4d68f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4d7c50, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f4ad45da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4ad4d6b70_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f4ad4d6b70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f4ad4d6b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ad4d7c50, 0, 4;
    %load/vec4 v000001f4ad4d6b70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4ad4d6b70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001f4ad45da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4ad4d6b70_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f4ad4d6b70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f4ad4d6b70_0;
    %load/vec4a v000001f4ad4d7c50, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f4ad4d6b70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f4ad4d6b70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4ad4d6b70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f4ad445d40;
T_10 ;
    %wait E_000001f4ad496d60;
    %load/vec4 v000001f4ad513b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4ad5140f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f4ad5140f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f4ad5140f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f4ad49f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ad512bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ad512c50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f4ad49f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f4ad512bb0_0;
    %inv;
    %assign/vec4 v000001f4ad512bb0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f4ad49f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ad512c50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ad512c50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f4ad514550_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
