#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 13 02:44:50 2023
# Process ID: 14588
# Current directory: C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent420 C:\Users\15390\Desktop\DD\Mylab\lab8\AddSub4b\AddSub4b.xpr
# Log file: C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/vivado.log
# Journal file: C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AddSub4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AddSub4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_ONEHOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xelab -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" Line 9. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_GATE_ONEHOT(BubblesMask=65'b...
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.AddSub4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddSub4b_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim/xsim.dir/AddSub4b_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 02:45:35 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddSub4b_tb_behav -key {Behavioral:sim_1:Functional:AddSub4b_tb} -tclbatch {AddSub4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AddSub4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddSub4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 833.805 ; gain = 21.934
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AddSub4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AddSub4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_ONEHOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xelab -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" Line 9. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_GATE_ONEHOT(BubblesMask=65'b...
Compiling module xil_defaultlib.OR_GATE_3_INPUTS(BubblesMask=65'...
Compiling module xil_defaultlib.AND_GATE(BubblesMask=65'b0)
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.AddSub4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddSub4b_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 833.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddSub4b_tb_behav -key {Behavioral:sim_1:Functional:AddSub4b_tb} -tclbatch {AddSub4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AddSub4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddSub4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 840.316 ; gain = 6.512
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AddSub4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AddSub4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_ONEHOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xelab -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" Line 9. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_GATE_ONEHOT(BubblesMask=65'b...
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.AddSub4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddSub4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddSub4b_tb_behav -key {Behavioral:sim_1:Functional:AddSub4b_tb} -tclbatch {AddSub4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AddSub4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddSub4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 840.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AddSub4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AddSub4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_ONEHOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xelab -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" Line 9. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_GATE_ONEHOT(BubblesMask=65'b...
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.AddSub4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddSub4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddSub4b_tb_behav -key {Behavioral:sim_1:Functional:AddSub4b_tb} -tclbatch {AddSub4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AddSub4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddSub4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 842.602 ; gain = 2.285
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AddSub4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AddSub4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xelab -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" Line 9. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.AddSub4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddSub4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddSub4b_tb_behav -key {Behavioral:sim_1:Functional:AddSub4b_tb} -tclbatch {AddSub4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AddSub4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddSub4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 863.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AddSub4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AddSub4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xelab -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" Line 9. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.AddSub4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddSub4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddSub4b_tb_behav -key {Behavioral:sim_1:Functional:AddSub4b_tb} -tclbatch {AddSub4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AddSub4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddSub4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 863.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AddSub4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AddSub4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
"xelab -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b598645db0946fa9c75c67ca59b366b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AddSub4b_tb_behav xil_defaultlib.AddSub4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" Line 9. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" Line 9. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" Line 9. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.AddSub4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddSub4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddSub4b_tb_behav -key {Behavioral:sim_1:Functional:AddSub4b_tb} -tclbatch {AddSub4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AddSub4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddSub4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 863.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 03:02:55 2023...
