#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 13 15:38:09 2017
# Process ID: 9356
# Current directory: D:/Project Modules/I2C_Humidity
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14800 D:\Project Modules\I2C_Humidity\I2C_Humidity.xpr
# Log file: D:/Project Modules/I2C_Humidity/vivado.log
# Journal file: D:/Project Modules/I2C_Humidity\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Project Modules/I2C_Humidity/I2C_Humidity.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Temp and Hum/I2C_Humidity' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project Modules/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project Modules/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project Modules/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project Modules/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project Modules/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Humidity_Top
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Project -notrace
couldn't read file "D:/Project": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 15:42:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Project Modules/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_test_behav -key {Behavioral:sim_1:Functional:i2c_test} -tclbatch {i2c_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source i2c_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 926.309 ; gain = 0.000
add_wave {{/i2c_test/uut/state}} 
add_wave {{/i2c_test/uut/bitcount}} 
run 3000 us
