{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 10:41:42 2019 " "Info: Processing started: Wed Oct 16 10:41:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "OLED128x32 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"OLED128x32\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 5274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 5276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 5278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 5280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 5282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OLED128x32.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'OLED128x32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{up_mdu5:u8\|fout\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{up_mdu5:u8\|fout\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{up_mdu5:u8\|fout\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{up_mdu5:u8\|fout\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{up_mdu5:u8\|fout\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{up_mdu5:u8\|fout\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{up_mdu5:u8\|fout\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{up_mdu5:u8\|fout\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{up_mdu5:u8\|fout\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{up_mdu5:u8\|fout\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{up_mdu5:u8\|fout\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{up_mdu5:u8\|fout\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{up_mdu5:u8\|fout\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{up_mdu5:u8\|fout\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{up_mdu5:u8\|fout\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{up_mdu5:u8\|fout\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{up_mdu4:u7\|fout\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{up_mdu4:u7\|fout\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{up_mdu4:u7\|fout\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{up_mdu4:u7\|fout\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{up_mdu4:u7\|fout\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{up_mdu4:u7\|fout\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{up_mdu4:u7\|fout\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{up_mdu4:u7\|fout\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{up_mdu4:u7\|fout\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{up_mdu4:u7\|fout\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{up_mdu4:u7\|fout\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{up_mdu4:u7\|fout\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{up_mdu4:u7\|fout\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{up_mdu4:u7\|fout\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{up_mdu4:u7\|fout\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{up_mdu4:u7\|fout\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{up_mdu4:u7\|fout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{up_mdu4:u7\|fout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{up_mdu4:u7\|fout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{up_mdu4:u7\|fout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{up_mdu4:u7\|fout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{up_mdu4:u7\|fout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{up_mdu4:u7\|fout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{up_mdu4:u7\|fout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{up_mdu4:u7\|fout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{up_mdu4:u7\|fout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{up_mdu4:u7\|fout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{up_mdu4:u7\|fout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{up_mdu4:u7\|fout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{up_mdu4:u7\|fout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{up_mdu4:u7\|fout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{up_mdu4:u7\|fout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck~input (placed in PIN 149 (CLK7, DIFFCLK_3n)) " "Info: Automatically promoted node ck~input (placed in PIN 149 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "E:/м美/10-10 107材@D -2/OLED128x32.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 5266 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "up_mdu4:u7\|fout  " "Info: Automatically promoted node up_mdu4:u7\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "up_mdu4:u7\|fout~0 " "Info: Destination node up_mdu4:u7\|fout~0" {  } { { "up_mdu4.vhd" "" { Text "E:/м美/10-10 107材@D -2/up_mdu4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { up_mdu4:u7|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 2199 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "up_mdu4.vhd" "" { Text "E:/м美/10-10 107材@D -2/up_mdu4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { up_mdu4:u7|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u2\|clk_1M  " "Info: Automatically promoted node DHT11:u2\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u2\|clk_1M~0 " "Info: Destination node DHT11:u2\|clk_1M~0" {  } { { "dht11.vhd" "" { Text "E:/м美/10-10 107材@D -2/dht11.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DHT11:u2|clk_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 4463 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "dht11.vhd" "" { Text "E:/м美/10-10 107材@D -2/dht11.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DHT11:u2|clk_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "up_mdu5:u8\|fout  " "Info: Automatically promoted node up_mdu5:u8\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "up_mdu5:u8\|fout~0 " "Info: Destination node up_mdu5:u8\|fout~0" {  } { { "up_mdu5.vhd" "" { Text "E:/м美/10-10 107材@D -2/up_mdu5.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { up_mdu5:u8|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 5182 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "up_mdu5.vhd" "" { Text "E:/м美/10-10 107材@D -2/up_mdu5.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { up_mdu5:u8|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_scl a permanently enabled " "Info: Pin TSL2561_scl has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { TSL2561_scl } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TSL2561_scl" } } } } { "OLED128x32.vhd" "" { Text "E:/м美/10-10 107材@D -2/OLED128x32.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TSL2561_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 1011 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently enabled " "Info: Pin SD178_scl has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD178_scl } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "OLED128x32.vhd" "" { Text "E:/м美/10-10 107材@D -2/OLED128x32.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/м美/10-10 107材@D -2/" 0 { } { { 0 { 0 ""} 0 1013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 10:41:56 2019 " "Info: Processing ended: Wed Oct 16 10:41:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
