<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
	<link rel="stylesheet" href="sitewide.css" />
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="exporter-version" content="Evernote Mac 6.13.1 (455785)"/>
	<meta name="altitude" content="-0.3392036855220795"/>
	<meta name="author" content="Alex Balgavy"/>
	<meta name="created" content="2017-11-09 6:01:39 PM +0000"/>
	<meta name="latitude" content="52.33345929759531"/>
	<meta name="longitude" content="4.868072715799867"/>
	<meta name="source" content="desktop.mac"/>
	<meta name="updated" content="2017-12-20 9:45:29 PM +0000"/>
	<title>TOC: Systems Architecture</title>
</head>
<body>
	<nav>
<a href="http://thezeroalpha.github.io">Homepage</a>
</nav>

	<h1>Systems Architecture Notes</h1>
	<h3>Alex Balgavy</h3>
	<div>
		<ol>
			<li><a href="Empirical%20Laws%20of%20Computing.html">Intro: Laws of Computing</a></li>
			<li>Digital Logic</li>
			<ul>
				<li>Boolean Algebra</li>
			</ul>
			<ol>
				<ul>
					<li><a href="Representation%20of%20data.html">Representation of data (algebra, truth tables)</a></li>
					<li><a href="Synthesis%20of%20logic%20functions.html">Logic function synthesis</a></li>
					<li><a href="Karnaugh%20Maps.html">Minimisation using Karnaugh maps</a></li>
				</ul>
			</ol>
			<ul>
				<li>Logic gates</li>
				<ul>
					<li><a href="Basic%20logic%20gates.html">Basic (AND, OR, NOT, XOR)</a></li>
					<li><a href="Universal%20gates.html">Universal (NAND, NOR)</a></li>
				</ul>
				<li>Combinatorial circuits (output depends only on current input)</li>
				<ul>
					<li><a href="Decoders.html">Decoders</a></li>
					<li><a href="Multiplexers.html">Multiplexers</a></li>
				</ul>
				<li>Sequential circuits (output also depends on previous inputs - system state)</li>
				<ul>
					<li><a href="Flip-Flops.html">Flip-flops</a></li>
					<ul>
						<li>SR Latch</li>
						<li>Gated SR Latch</li>
						<li>Gated D latch</li>
						<li>T flip-flop</li>
						<li>Master-slave flip-flop</li>
					</ul>
					<li><a href="Registers%20and%20Shift%20Registers.html">Registers, shift registers</a></li>
					<li><a href="Counters.html">Counters</a></li>
				</ul>
			</ul>
			<li>Digital Data</li>
			<ul>
				<li><a href="Positional%20numbering%20system.html">Positional numbering system</a></li>
				<li><a href="Conversion%20between%20bases.html">Conversion between bases</a></li>
				<li><a href="Numeric%20representations%20of%20data%20types.html">Numeric representations of data types</a></li>
				<ul>
					<li>Integers arithmetic</li>
					<ul>
						<li><a href="Addition%20%26%20subtraction%20with%20signed%20integers.html">Addition &amp; subtraction with signed integers</a></li>
						<li><a href="Addition_subtraction%20logic%20unit.html">Addition/subtraction logic unit</a></li>
						<li><a href="Multiplication%20of%20signed%20integers.html">Multiplication of signed integers</a></li>
					</ul>
					<li>Floating point arithmetic</li>
					<ul>
						<li><a href="Adding_subtracting%20floating%20point%20values.html">Adding/subtracting floating point values</a>.</li>
						<li><a href="Multiplying_dividing%20floats.html">Multiplying/dividing floating point values.</a></li>
					</ul>
				</ul>
			</ul>
			<li>ISAs</li>
			<ol>
				<li><a href="Memory%20locations%20%26%20addresses.html">Memory locations &amp; addresses</a></li>
				<li><a href="Memory%20operations%20%26%20instructions.html">Memory operations &amp; instructions</a></li>
				<li><a href="Addressing%20modes.html">Addressing modes</a></li>
				<li><a href="Subroutines%20%26%20the%20Stack.html">Subroutines &amp; the Stack</a></li>
			</ol>
			<li>Basic processing unit</li>
			<ol>
				<li><a href="Instruction%20execution.html">Instruction execution</a></li>
				<li><a href="Hardware%20components.html">Hardware components</a></li>
				<li><a href="Data%20path%20%26%20instructions.html">Data path &amp; instructions</a></li>
			</ol>
			<li>Pipelining</li>
			<ol>
				<li><a href="The%20Basic%20Concept.html">The Basic Concept</a></li>
				<li>Hazards</li>
				<ol>
					<li><a href="Data%20dependencies.html">Data dependencies</a></li>
					<li><a href="Memory%20delays.html">Memory delays</a></li>
					<li><a href="Branch%20delays.html">Branch delays</a></li>
				</ol>
				<li><a href="Superscalar%20operation.html">Superscalar operation</a></li>
			</ol>
			<li>IO</li>
			<ol>
				<li><a href="Buses.html">Buses</a></li>
				<li><a href="Accessing%20I_O%20devices.html">Accessing I/O devices</a></li>
				<li>Basic approaches:</li>
				<ul>
					<li><a href="Program-controlled%20I_O.html">Program-controlled</a></li>
					<li><a href="Interrupts.html">Interrupts</a></li>
				</ul>
			</ol>
			<li>Memory</li>
			<ol>
				<li><a href="Basic%20concepts.html">Basic concepts</a></li>
				<li><a href="Internal%20organisation%20of%20memory%20chips.html">Internal organisation of memory chips</a></li>
				<li><a href="Memory%20types.html">Memory types</a></li>
				<li><a href="Direct%20Memory%20Access%20%28DMA%29.html">Direct Memory Access (DMA)</a></li>
				<li><a href="Memory%20Hierarchy.html">Memory Hierarchy</a></li>
				<li><a href="Cache%20memory.html">Cache memory</a></li>
				<li><a href="Mapping%20functions.html">Mapping functions</a></li>
				<li><a href="Performance%20considerations.html">Performance considerations</a></li>
			</ol>
			<li>Large-scale systems (parallel processing &amp; performance)</li>
			<ol>
				<li><a href="Multithreading.html">Multithreading</a></li>
				<li><a href="Vector%20%28SIMD%29%20processing%20%26%20GPUs.html">Vector (SIMD) processing &amp; GPUs</a></li>
				<li><a href="Shared-memory%20multiprocessors.html">Shared-memory multiprocessors</a></li>
				<li><a href="Cache%20coherence.html">Cache coherence</a></li>
				<li><a href="Parallel%20programming.html">Parallel programming</a></li>
			</ol>
		</ol>
	</div>
	<div><br/></div>
</body>
</html>
