[15:39:19.322] <TB2>     INFO: *** Welcome to pxar ***
[15:39:19.322] <TB2>     INFO: *** Today: 2016/05/16
[15:39:19.329] <TB2>     INFO: *** Version: b2a7-dirty
[15:39:19.330] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C15.dat
[15:39:19.330] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:39:19.330] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//defaultMaskFile.dat
[15:39:19.330] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters_C15.dat
[15:39:19.411] <TB2>     INFO:         clk: 4
[15:39:19.411] <TB2>     INFO:         ctr: 4
[15:39:19.411] <TB2>     INFO:         sda: 19
[15:39:19.411] <TB2>     INFO:         tin: 9
[15:39:19.411] <TB2>     INFO:         level: 15
[15:39:19.411] <TB2>     INFO:         triggerdelay: 0
[15:39:19.411] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:39:19.411] <TB2>     INFO: Log level: DEBUG
[15:39:19.422] <TB2>     INFO: Found DTB DTB_WWXLHF
[15:39:19.441] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[15:39:19.444] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[15:39:19.447] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[15:39:21.011] <TB2>     INFO: DUT info: 
[15:39:21.011] <TB2>     INFO: The DUT currently contains the following objects:
[15:39:21.011] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:39:21.011] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[15:39:21.011] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[15:39:21.011] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:39:21.011] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:39:21.011] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:39:21.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:39:21.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:39:21.016] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28520448
[15:39:21.016] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x105ef90
[15:39:21.016] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xfd3770
[15:39:21.016] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4d01d94010
[15:39:21.016] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4d07fff510
[15:39:21.016] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28585984 fPxarMemory = 0x7f4d01d94010
[15:39:21.017] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[15:39:21.020] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 456.6mA
[15:39:21.020] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[15:39:21.020] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:39:21.420] <TB2>     INFO: enter 'restricted' command line mode
[15:39:21.420] <TB2>     INFO: enter test to run
[15:39:21.420] <TB2>     INFO:   test: FPIXTest no parameter change
[15:39:21.420] <TB2>     INFO:   running: fpixtest
[15:39:21.421] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:39:21.423] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:39:21.423] <TB2>     INFO: ######################################################################
[15:39:21.423] <TB2>     INFO: PixTestFPIXTest::doTest()
[15:39:21.423] <TB2>     INFO: ######################################################################
[15:39:21.427] <TB2>     INFO: ######################################################################
[15:39:21.427] <TB2>     INFO: PixTestPretest::doTest()
[15:39:21.427] <TB2>     INFO: ######################################################################
[15:39:21.429] <TB2>     INFO:    ----------------------------------------------------------------------
[15:39:21.430] <TB2>     INFO:    PixTestPretest::programROC() 
[15:39:21.430] <TB2>     INFO:    ----------------------------------------------------------------------
[15:39:39.448] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:39:39.448] <TB2>     INFO: IA differences per ROC:  16.1 17.7 16.9 17.7 16.1 17.7 18.5 20.1 18.5 16.1 20.1 17.7 18.5 16.1 18.5 17.7
[15:39:39.527] <TB2>     INFO:    ----------------------------------------------------------------------
[15:39:39.527] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:39:39.527] <TB2>     INFO:    ----------------------------------------------------------------------
[15:39:39.629] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[15:39:39.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 20.5687 mA
[15:39:39.831] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  99 Ia 25.3687 mA
[15:39:39.931] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  92 Ia 23.7688 mA
[15:39:40.032] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  93 Ia 24.5687 mA
[15:39:40.132] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  91 Ia 23.7688 mA
[15:39:40.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  92 Ia 24.5687 mA
[15:39:40.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  90 Ia 23.7688 mA
[15:39:40.436] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  91 Ia 24.5687 mA
[15:39:40.537] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  89 Ia 23.7688 mA
[15:39:40.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  90 Ia 23.7688 mA
[15:39:40.739] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  91 Ia 23.7688 mA
[15:39:40.840] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  92 Ia 23.7688 mA
[15:39:40.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1688 mA
[15:39:41.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.5687 mA
[15:39:41.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5687 mA
[15:39:41.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 24.5687 mA
[15:39:41.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 23.7688 mA
[15:39:41.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.5687 mA
[15:39:41.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  82 Ia 23.7688 mA
[15:39:41.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  83 Ia 23.7688 mA
[15:39:41.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 24.5687 mA
[15:39:41.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  82 Ia 23.7688 mA
[15:39:41.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  83 Ia 23.7688 mA
[15:39:42.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 24.5687 mA
[15:39:42.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.3688 mA
[15:39:42.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 24.5687 mA
[15:39:42.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  92 Ia 24.5687 mA
[15:39:42.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  90 Ia 24.5687 mA
[15:39:42.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  88 Ia 23.7688 mA
[15:39:42.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  89 Ia 23.7688 mA
[15:39:42.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  90 Ia 24.5687 mA
[15:39:42.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  88 Ia 23.7688 mA
[15:39:42.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  89 Ia 24.5687 mA
[15:39:43.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  87 Ia 24.5687 mA
[15:39:43.157] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  85 Ia 23.7688 mA
[15:39:43.258] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  86 Ia 23.7688 mA
[15:39:43.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1688 mA
[15:39:43.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.5687 mA
[15:39:43.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 24.5687 mA
[15:39:43.661] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  85 Ia 24.5687 mA
[15:39:43.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 23.7688 mA
[15:39:43.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 23.7688 mA
[15:39:43.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  85 Ia 24.5687 mA
[15:39:44.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  83 Ia 23.7688 mA
[15:39:44.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 24.5687 mA
[15:39:44.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  82 Ia 23.7688 mA
[15:39:44.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  83 Ia 23.7688 mA
[15:39:44.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 23.7688 mA
[15:39:44.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 20.5687 mA
[15:39:44.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  99 Ia 25.3687 mA
[15:39:44.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  92 Ia 24.5687 mA
[15:39:44.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  90 Ia 23.7688 mA
[15:39:44.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  91 Ia 23.7688 mA
[15:39:45.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  92 Ia 23.7688 mA
[15:39:45.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  93 Ia 24.5687 mA
[15:39:45.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  91 Ia 23.7688 mA
[15:39:45.377] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  92 Ia 24.5687 mA
[15:39:45.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  90 Ia 22.9688 mA
[15:39:45.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  96 Ia 24.5687 mA
[15:39:45.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  94 Ia 24.5687 mA
[15:39:45.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[15:39:45.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 24.5687 mA
[15:39:45.982] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 24.5687 mA
[15:39:46.083] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  85 Ia 24.5687 mA
[15:39:46.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.7688 mA
[15:39:46.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  84 Ia 24.5687 mA
[15:39:46.385] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  82 Ia 23.7688 mA
[15:39:46.486] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  83 Ia 24.5687 mA
[15:39:46.587] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  81 Ia 23.7688 mA
[15:39:46.688] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  82 Ia 23.7688 mA
[15:39:46.788] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 23.7688 mA
[15:39:46.889] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  84 Ia 24.5687 mA
[15:39:46.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[15:39:47.092] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.7688 mA
[15:39:47.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.5687 mA
[15:39:47.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  78 Ia 23.7688 mA
[15:39:47.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  79 Ia 24.5687 mA
[15:39:47.499] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  77 Ia 22.9688 mA
[15:39:47.600] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  83 Ia 25.3687 mA
[15:39:47.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  76 Ia 22.9688 mA
[15:39:47.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  82 Ia 24.5687 mA
[15:39:47.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  80 Ia 24.5687 mA
[15:39:47.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  78 Ia 23.7688 mA
[15:39:48.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  79 Ia 23.7688 mA
[15:39:48.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.5687 mA
[15:39:48.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  76 Ia 24.5687 mA
[15:39:48.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  74 Ia 23.7688 mA
[15:39:48.506] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  75 Ia 23.7688 mA
[15:39:48.607] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  76 Ia 24.5687 mA
[15:39:48.708] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  74 Ia 23.7688 mA
[15:39:48.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  75 Ia 23.7688 mA
[15:39:48.910] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  76 Ia 24.5687 mA
[15:39:49.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  74 Ia 23.7688 mA
[15:39:49.113] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  75 Ia 24.5687 mA
[15:39:49.214] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  73 Ia 23.7688 mA
[15:39:49.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  74 Ia 23.7688 mA
[15:39:49.417] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[15:39:49.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[15:39:49.618] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  82 Ia 24.5687 mA
[15:39:49.719] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 23.7688 mA
[15:39:49.823] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  81 Ia 24.5687 mA
[15:39:49.924] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  79 Ia 22.9688 mA
[15:39:50.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  85 Ia 25.3687 mA
[15:39:50.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  78 Ia 22.9688 mA
[15:39:50.226] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 25.3687 mA
[15:39:50.328] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  77 Ia 22.9688 mA
[15:39:50.428] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  83 Ia 24.5687 mA
[15:39:50.529] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  81 Ia 24.5687 mA
[15:39:50.630] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 20.5687 mA
[15:39:50.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  99 Ia 25.3687 mA
[15:39:50.835] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  92 Ia 23.7688 mA
[15:39:50.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  93 Ia 24.5687 mA
[15:39:51.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  91 Ia 23.7688 mA
[15:39:51.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  92 Ia 23.7688 mA
[15:39:51.239] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  93 Ia 23.7688 mA
[15:39:51.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  94 Ia 24.5687 mA
[15:39:51.440] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  92 Ia 23.7688 mA
[15:39:51.541] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  93 Ia 24.5687 mA
[15:39:51.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  91 Ia 23.7688 mA
[15:39:51.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  92 Ia 23.7688 mA
[15:39:51.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.5687 mA
[15:39:51.945] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 23.7688 mA
[15:39:52.046] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  77 Ia 24.5687 mA
[15:39:52.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  75 Ia 23.7688 mA
[15:39:52.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  76 Ia 23.7688 mA
[15:39:52.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  77 Ia 23.7688 mA
[15:39:52.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 24.5687 mA
[15:39:52.549] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  76 Ia 23.7688 mA
[15:39:52.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  77 Ia 24.5687 mA
[15:39:52.751] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  75 Ia 23.7688 mA
[15:39:52.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  76 Ia 23.7688 mA
[15:39:52.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 24.5687 mA
[15:39:53.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1688 mA
[15:39:53.154] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.5687 mA
[15:39:53.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 25.3687 mA
[15:39:53.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  80 Ia 22.9688 mA
[15:39:53.457] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  86 Ia 24.5687 mA
[15:39:53.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 23.7688 mA
[15:39:53.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  85 Ia 24.5687 mA
[15:39:53.760] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  83 Ia 23.7688 mA
[15:39:53.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 24.5687 mA
[15:39:53.963] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  82 Ia 23.7688 mA
[15:39:54.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  83 Ia 23.7688 mA
[15:39:54.164] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  84 Ia 24.5687 mA
[15:39:54.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9688 mA
[15:39:54.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 25.3687 mA
[15:39:54.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  77 Ia 22.9688 mA
[15:39:54.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  83 Ia 24.5687 mA
[15:39:54.669] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  81 Ia 24.5687 mA
[15:39:54.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 23.7688 mA
[15:39:54.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 23.7688 mA
[15:39:54.970] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 24.5687 mA
[15:39:55.071] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  79 Ia 23.7688 mA
[15:39:55.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 24.5687 mA
[15:39:55.272] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  78 Ia 22.9688 mA
[15:39:55.373] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  84 Ia 24.5687 mA
[15:39:55.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.3688 mA
[15:39:55.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 24.5687 mA
[15:39:55.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  92 Ia 23.7688 mA
[15:39:55.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  93 Ia 24.5687 mA
[15:39:55.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  91 Ia 23.7688 mA
[15:39:55.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  92 Ia 23.7688 mA
[15:39:56.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  93 Ia 24.5687 mA
[15:39:56.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  91 Ia 23.7688 mA
[15:39:56.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  92 Ia 23.7688 mA
[15:39:56.386] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  93 Ia 23.7688 mA
[15:39:56.487] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  94 Ia 24.5687 mA
[15:39:56.587] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  92 Ia 24.5687 mA
[15:39:56.689] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.7688 mA
[15:39:56.789] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.7688 mA
[15:39:56.890] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 24.5687 mA
[15:39:56.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 23.7688 mA
[15:39:57.091] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 23.7688 mA
[15:39:57.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 24.5687 mA
[15:39:57.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 22.9688 mA
[15:39:57.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  84 Ia 25.3687 mA
[15:39:57.499] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  77 Ia 22.9688 mA
[15:39:57.600] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  83 Ia 24.5687 mA
[15:39:57.701] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  81 Ia 24.5687 mA
[15:39:57.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  79 Ia 23.7688 mA
[15:39:57.903] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.3688 mA
[15:39:57.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  94 Ia 25.3687 mA
[15:39:58.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[15:39:58.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 23.7688 mA
[15:39:58.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  86 Ia 24.5687 mA
[15:39:58.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  84 Ia 23.7688 mA
[15:39:58.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  85 Ia 23.7688 mA
[15:39:58.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  86 Ia 24.5687 mA
[15:39:58.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  84 Ia 23.7688 mA
[15:39:58.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 23.7688 mA
[15:39:58.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  86 Ia 23.7688 mA
[15:39:59.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  87 Ia 24.5687 mA
[15:39:59.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  92
[15:39:59.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[15:39:59.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  86
[15:39:59.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[15:39:59.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  94
[15:39:59.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[15:39:59.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[15:39:59.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  74
[15:39:59.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  81
[15:39:59.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  92
[15:39:59.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[15:39:59.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[15:39:59.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  84
[15:39:59.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  92
[15:39:59.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[15:39:59.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  87
[15:40:00.870] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[15:40:00.870] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3
[15:40:00.903] <TB2>     INFO:    ----------------------------------------------------------------------
[15:40:00.903] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[15:40:00.903] <TB2>     INFO:    ----------------------------------------------------------------------
[15:40:01.040] <TB2>     INFO: Expecting 231680 events.
[15:40:09.107] <TB2>     INFO: 231680 events read in total (7350ms).
[15:40:09.263] <TB2>     INFO: Test took 8356ms.
[15:40:09.465] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 59
[15:40:09.469] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 65
[15:40:09.473] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 71 and Delta(CalDel) = 59
[15:40:09.476] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 101 and Delta(CalDel) = 63
[15:40:09.480] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 74 and Delta(CalDel) = 63
[15:40:09.483] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 62
[15:40:09.487] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 106 and Delta(CalDel) = 62
[15:40:09.490] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 88 and Delta(CalDel) = 60
[15:40:09.494] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 63
[15:40:09.497] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 81 and Delta(CalDel) = 61
[15:40:09.501] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 59
[15:40:09.505] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 60
[15:40:09.509] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 61
[15:40:09.512] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 74 and Delta(CalDel) = 61
[15:40:09.516] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 60
[15:40:09.519] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 59
[15:40:09.561] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:40:09.599] <TB2>     INFO:    ----------------------------------------------------------------------
[15:40:09.599] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:40:09.599] <TB2>     INFO:    ----------------------------------------------------------------------
[15:40:09.735] <TB2>     INFO: Expecting 231680 events.
[15:40:17.885] <TB2>     INFO: 231680 events read in total (7435ms).
[15:40:17.890] <TB2>     INFO: Test took 8287ms.
[15:40:17.912] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[15:40:18.226] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32.5
[15:40:18.231] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[15:40:18.234] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[15:40:18.239] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32
[15:40:18.243] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[15:40:18.246] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 31
[15:40:18.250] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 28.5
[15:40:18.264] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[15:40:18.267] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[15:40:18.271] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[15:40:18.274] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[15:40:18.278] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[15:40:18.281] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[15:40:18.285] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[15:40:18.290] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 28.5
[15:40:18.330] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:40:18.330] <TB2>     INFO: CalDel:      126   148   139   143   155   144   152   136   140   133   125   130   143   139   124   119
[15:40:18.330] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:40:18.334] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C0.dat
[15:40:18.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C1.dat
[15:40:18.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C2.dat
[15:40:18.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C3.dat
[15:40:18.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C4.dat
[15:40:18.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C5.dat
[15:40:18.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C6.dat
[15:40:18.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C7.dat
[15:40:18.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C8.dat
[15:40:18.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C9.dat
[15:40:18.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C10.dat
[15:40:18.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C11.dat
[15:40:18.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C12.dat
[15:40:18.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C13.dat
[15:40:18.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C14.dat
[15:40:18.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C15.dat
[15:40:18.336] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:40:18.337] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:40:18.337] <TB2>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[15:40:18.337] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:40:18.424] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:40:18.424] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:40:18.424] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:40:18.424] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:40:18.427] <TB2>     INFO: ######################################################################
[15:40:18.427] <TB2>     INFO: PixTestTiming::doTest()
[15:40:18.427] <TB2>     INFO: ######################################################################
[15:40:18.427] <TB2>     INFO:    ----------------------------------------------------------------------
[15:40:18.427] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[15:40:18.427] <TB2>     INFO:    ----------------------------------------------------------------------
[15:40:18.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:40:20.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:40:22.611] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:40:24.884] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:40:27.158] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:40:29.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:40:31.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:40:33.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:40:36.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:40:38.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:40:40.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:40:43.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:40:45.353] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:40:47.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:40:49.901] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:40:52.174] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:40:54.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:40:56.343] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:40:57.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:40:59.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:41:00.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:41:02.422] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:41:03.943] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:41:05.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:41:06.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:41:10.385] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:41:13.786] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:41:17.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:41:20.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:41:23.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:41:27.385] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:41:30.785] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:41:34.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:41:36.646] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:41:38.167] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:41:39.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:41:41.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:41:42.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:41:44.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:41:45.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:41:47.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:41:50.879] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:41:53.152] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:41:55.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:41:57.699] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:41:59.972] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:42:02.245] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:42:04.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:42:06.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:42:09.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:42:11.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:42:14.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:42:16.449] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:42:18.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:42:20.001] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:42:23.274] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:42:25.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:42:27.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:42:29.529] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:42:31.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:42:34.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:42:36.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:42:38.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:42:40.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:42:42.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:42:44.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:42:46.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:42:49.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:42:51.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:42:53.785] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:42:56.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:42:58.330] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:43:00.604] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:43:02.124] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:43:03.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:43:05.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:43:06.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:43:08.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:43:09.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:43:11.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:43:12.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:43:14.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:43:15.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:43:17.322] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:43:18.843] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:43:20.364] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:43:21.884] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:43:23.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:43:24.925] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:43:26.446] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:43:27.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:43:29.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:43:31.005] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:43:32.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:43:34.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:43:35.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:43:37.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:43:38.790] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:43:40.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:43:41.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:43:43.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:43:44.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:43:46.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:43:47.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:43:49.431] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:43:51.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:43:53.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:43:56.064] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:43:58.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:44:00.611] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:44:02.883] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:44:05.159] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:44:07.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:44:09.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:44:11.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:44:14.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:44:16.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:44:19.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:44:21.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:44:23.733] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:44:26.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:44:28.280] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:44:30.557] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:44:32.835] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:44:35.113] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:44:37.390] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:44:39.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:44:41.940] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:44:44.600] <TB2>     INFO: TBM Phase Settings: 208
[15:44:44.600] <TB2>     INFO: 400MHz Phase: 4
[15:44:44.600] <TB2>     INFO: 160MHz Phase: 6
[15:44:44.600] <TB2>     INFO: Functional Phase Area: 4
[15:44:44.602] <TB2>     INFO: Test took 266175 ms.
[15:44:44.602] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:44:44.603] <TB2>     INFO:    ----------------------------------------------------------------------
[15:44:44.603] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[15:44:44.603] <TB2>     INFO:    ----------------------------------------------------------------------
[15:44:44.603] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:44:49.140] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:44:54.234] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:44:59.325] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:45:04.228] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:45:09.320] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:45:14.225] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:45:19.318] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:45:24.410] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:45:25.931] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:45:27.453] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:45:28.974] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:45:30.496] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:45:32.016] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:45:33.536] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:45:35.056] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:45:36.577] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:45:38.097] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:45:40.370] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:45:42.644] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:45:44.918] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:45:47.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:45:49.465] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:45:50.985] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:45:52.505] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:45:54.025] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:45:56.299] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:45:58.576] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:46:00.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:46:03.125] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:46:05.402] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:46:06.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:46:08.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:46:09.964] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:46:12.239] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:46:14.514] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:46:16.789] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:46:19.061] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:46:21.334] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:46:22.859] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:46:24.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:46:25.908] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:46:28.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:46:30.465] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:46:32.738] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:46:35.011] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:46:37.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:46:38.804] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:46:40.325] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:46:41.845] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:46:43.371] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:46:44.892] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:46:46.417] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:46:47.938] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:46:49.461] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:46:50.986] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:46:52.507] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:46:54.027] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:46:55.551] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:46:57.071] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:46:58.590] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:47:00.117] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:47:01.637] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:47:03.157] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:47:05.062] <TB2>     INFO: ROC Delay Settings: 219
[15:47:05.062] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[15:47:05.062] <TB2>     INFO: ROC Port 0 Delay: 3
[15:47:05.062] <TB2>     INFO: ROC Port 1 Delay: 3
[15:47:05.062] <TB2>     INFO: Functional ROC Area: 4
[15:47:05.065] <TB2>     INFO: Test took 140463 ms.
[15:47:05.065] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[15:47:05.066] <TB2>     INFO:    ----------------------------------------------------------------------
[15:47:05.066] <TB2>     INFO:    PixTestTiming::TimingTest()
[15:47:05.066] <TB2>     INFO:    ----------------------------------------------------------------------
[15:47:06.205] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 8040 40c9 40c9 40c9 40c8 40c9 40c9 40c9 40c8 e062 c000 
[15:47:06.205] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 40c8 40c8 40c9 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[15:47:06.205] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 40c9 40c9 40cb 40c9 40c9 40c9 40c9 40c9 e022 c000 a103 80c0 40c8 40c8 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 
[15:47:06.205] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:47:20.550] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:20.550] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:47:34.845] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:34.845] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:47:49.134] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:49.135] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:48:03.494] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:03.494] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:48:17.776] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:17.777] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:48:32.083] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:32.083] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:48:46.473] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:46.473] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:49:00.741] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:00.741] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:49:14.881] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:14.881] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:49:29.156] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:29.537] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:29.549] <TB2>     INFO: Decoding statistics:
[15:49:29.550] <TB2>     INFO:   General information:
[15:49:29.550] <TB2>     INFO: 	 16bit words read:         240000000
[15:49:29.550] <TB2>     INFO: 	 valid events total:       20000000
[15:49:29.550] <TB2>     INFO: 	 empty events:             20000000
[15:49:29.550] <TB2>     INFO: 	 valid events with pixels: 0
[15:49:29.550] <TB2>     INFO: 	 valid pixel hits:         0
[15:49:29.550] <TB2>     INFO:   Event errors: 	           0
[15:49:29.550] <TB2>     INFO: 	 start marker:             0
[15:49:29.550] <TB2>     INFO: 	 stop marker:              0
[15:49:29.550] <TB2>     INFO: 	 overflow:                 0
[15:49:29.550] <TB2>     INFO: 	 invalid 5bit words:       0
[15:49:29.550] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[15:49:29.550] <TB2>     INFO:   TBM errors: 		           0
[15:49:29.550] <TB2>     INFO: 	 flawed TBM headers:       0
[15:49:29.550] <TB2>     INFO: 	 flawed TBM trailers:      0
[15:49:29.550] <TB2>     INFO: 	 event ID mismatches:      0
[15:49:29.550] <TB2>     INFO:   ROC errors: 		           0
[15:49:29.550] <TB2>     INFO: 	 missing ROC header(s):    0
[15:49:29.550] <TB2>     INFO: 	 misplaced readback start: 0
[15:49:29.550] <TB2>     INFO:   Pixel decoding errors:	   0
[15:49:29.550] <TB2>     INFO: 	 pixel data incomplete:    0
[15:49:29.550] <TB2>     INFO: 	 pixel address:            0
[15:49:29.550] <TB2>     INFO: 	 pulse height fill bit:    0
[15:49:29.550] <TB2>     INFO: 	 buffer corruption:        0
[15:49:29.550] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:29.550] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:49:29.550] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:29.550] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:29.550] <TB2>     INFO:    Read back bit status: 1
[15:49:29.550] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:29.550] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:29.550] <TB2>     INFO:    Timings are good!
[15:49:29.550] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:29.550] <TB2>     INFO: Test took 144485 ms.
[15:49:29.550] <TB2>     INFO: PixTestTiming::TimingTest() done.
[15:49:29.550] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:49:29.550] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:49:29.550] <TB2>     INFO: PixTestTiming::doTest took 551126 ms.
[15:49:29.550] <TB2>     INFO: PixTestTiming::doTest() done
[15:49:29.551] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:49:29.551] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[15:49:29.551] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[15:49:29.551] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[15:49:29.551] <TB2>     INFO: Write out ROCDelayScan3_V0
[15:49:29.551] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:49:29.552] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:49:29.903] <TB2>     INFO: ######################################################################
[15:49:29.903] <TB2>     INFO: PixTestAlive::doTest()
[15:49:29.903] <TB2>     INFO: ######################################################################
[15:49:29.907] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:29.907] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:49:29.907] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:29.908] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:49:30.252] <TB2>     INFO: Expecting 41600 events.
[15:49:34.335] <TB2>     INFO: 41600 events read in total (3368ms).
[15:49:34.335] <TB2>     INFO: Test took 4427ms.
[15:49:34.343] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:34.343] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:49:34.343] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:49:34.727] <TB2>     INFO: PixTestAlive::aliveTest() done
[15:49:34.727] <TB2>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:49:34.727] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:49:34.730] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:34.730] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:49:34.730] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:34.731] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:49:35.074] <TB2>     INFO: Expecting 41600 events.
[15:49:38.043] <TB2>     INFO: 41600 events read in total (2254ms).
[15:49:38.043] <TB2>     INFO: Test took 3312ms.
[15:49:38.043] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:38.043] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:49:38.043] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:49:38.044] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:49:38.450] <TB2>     INFO: PixTestAlive::maskTest() done
[15:49:38.450] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:49:38.454] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:38.454] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:49:38.454] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:38.455] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:49:38.800] <TB2>     INFO: Expecting 41600 events.
[15:49:42.918] <TB2>     INFO: 41600 events read in total (3403ms).
[15:49:42.920] <TB2>     INFO: Test took 4465ms.
[15:49:42.927] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:42.927] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:49:42.927] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:49:43.304] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[15:49:43.304] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:49:43.304] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:49:43.304] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:49:43.315] <TB2>     INFO: ######################################################################
[15:49:43.315] <TB2>     INFO: PixTestTrim::doTest()
[15:49:43.315] <TB2>     INFO: ######################################################################
[15:49:43.318] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:43.318] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:49:43.318] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:43.399] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:49:43.399] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:49:43.417] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:49:43.418] <TB2>     INFO:     run 1 of 1
[15:49:43.418] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:43.764] <TB2>     INFO: Expecting 5025280 events.
[15:50:28.891] <TB2>     INFO: 1384088 events read in total (44412ms).
[15:51:12.967] <TB2>     INFO: 2752440 events read in total (88489ms).
[15:51:57.146] <TB2>     INFO: 4130080 events read in total (132668ms).
[15:52:24.714] <TB2>     INFO: 5025280 events read in total (160235ms).
[15:52:24.758] <TB2>     INFO: Test took 161340ms.
[15:52:24.821] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:24.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:26.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:27.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:29.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:30.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:31.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:33.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:34.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:36.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:37.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:38.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:40.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:41.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:43.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:44.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:45.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:47.059] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236736512
[15:52:47.063] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2355 minThrLimit = 97.2291 minThrNLimit = 126.921 -> result = 97.2355 -> 97
[15:52:47.063] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6795 minThrLimit = 97.6672 minThrNLimit = 121.102 -> result = 97.6795 -> 97
[15:52:47.063] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.6345 minThrLimit = 83.6157 minThrNLimit = 104.947 -> result = 83.6345 -> 83
[15:52:47.064] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7279 minThrLimit = 96.7118 minThrNLimit = 123.358 -> result = 96.7279 -> 96
[15:52:47.064] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0533 minThrLimit = 90.0388 minThrNLimit = 112.158 -> result = 90.0533 -> 90
[15:52:47.065] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3803 minThrLimit = 91.3774 minThrNLimit = 119.22 -> result = 91.3803 -> 91
[15:52:47.065] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0956 minThrLimit = 89.0821 minThrNLimit = 115.716 -> result = 89.0956 -> 89
[15:52:47.065] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4255 minThrLimit = 91.3655 minThrNLimit = 117.944 -> result = 91.4255 -> 91
[15:52:47.066] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2805 minThrLimit = 96.2643 minThrNLimit = 120.593 -> result = 96.2805 -> 96
[15:52:47.066] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5047 minThrLimit = 99.3246 minThrNLimit = 122.804 -> result = 99.5047 -> 99
[15:52:47.066] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5399 minThrLimit = 97.5254 minThrNLimit = 125.461 -> result = 97.5399 -> 97
[15:52:47.067] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2269 minThrLimit = 96.2256 minThrNLimit = 120.96 -> result = 96.2269 -> 96
[15:52:47.067] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.837 minThrLimit = 93.8066 minThrNLimit = 123.28 -> result = 93.837 -> 93
[15:52:47.068] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2632 minThrLimit = 85.2588 minThrNLimit = 106.983 -> result = 85.2632 -> 85
[15:52:47.068] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3194 minThrLimit = 93.3174 minThrNLimit = 117.541 -> result = 93.3194 -> 93
[15:52:47.068] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5459 minThrLimit = 93.4772 minThrNLimit = 119.545 -> result = 93.5459 -> 93
[15:52:47.068] <TB2>     INFO: ROC 0 VthrComp = 97
[15:52:47.068] <TB2>     INFO: ROC 1 VthrComp = 97
[15:52:47.069] <TB2>     INFO: ROC 2 VthrComp = 83
[15:52:47.069] <TB2>     INFO: ROC 3 VthrComp = 96
[15:52:47.069] <TB2>     INFO: ROC 4 VthrComp = 90
[15:52:47.069] <TB2>     INFO: ROC 5 VthrComp = 91
[15:52:47.069] <TB2>     INFO: ROC 6 VthrComp = 89
[15:52:47.069] <TB2>     INFO: ROC 7 VthrComp = 91
[15:52:47.069] <TB2>     INFO: ROC 8 VthrComp = 96
[15:52:47.069] <TB2>     INFO: ROC 9 VthrComp = 99
[15:52:47.070] <TB2>     INFO: ROC 10 VthrComp = 97
[15:52:47.070] <TB2>     INFO: ROC 11 VthrComp = 96
[15:52:47.070] <TB2>     INFO: ROC 12 VthrComp = 93
[15:52:47.070] <TB2>     INFO: ROC 13 VthrComp = 85
[15:52:47.070] <TB2>     INFO: ROC 14 VthrComp = 93
[15:52:47.070] <TB2>     INFO: ROC 15 VthrComp = 93
[15:52:47.070] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:52:47.070] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:52:47.082] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:52:47.082] <TB2>     INFO:     run 1 of 1
[15:52:47.082] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:47.426] <TB2>     INFO: Expecting 5025280 events.
[15:53:23.437] <TB2>     INFO: 883272 events read in total (35296ms).
[15:53:59.298] <TB2>     INFO: 1764832 events read in total (71157ms).
[15:54:35.006] <TB2>     INFO: 2645424 events read in total (106866ms).
[15:55:10.451] <TB2>     INFO: 3517424 events read in total (142310ms).
[15:55:45.047] <TB2>     INFO: 4385488 events read in total (176907ms).
[15:56:10.958] <TB2>     INFO: 5025280 events read in total (202817ms).
[15:56:11.039] <TB2>     INFO: Test took 203957ms.
[15:56:11.228] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:11.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:56:13.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:56:14.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:56:16.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:17.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:19.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:21.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:22.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:24.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:25.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:56:27.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:56:28.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:56:30.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:56:32.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:56:33.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:56:35.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:56:36.771] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298627072
[15:56:36.775] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.4029 for pixel 4/2 mean/min/max = 43.6905/31.7588/55.6221
[15:56:36.775] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.8371 for pixel 22/58 mean/min/max = 44.4638/31.9711/56.9565
[15:56:36.775] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.3648 for pixel 47/79 mean/min/max = 43.5214/32.7894/54.2534
[15:56:36.776] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.3938 for pixel 24/7 mean/min/max = 44.4513/32.1357/56.7669
[15:56:36.776] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.3362 for pixel 22/1 mean/min/max = 45.2783/33.1288/57.4278
[15:56:36.777] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.0965 for pixel 8/43 mean/min/max = 45.0922/33.7714/56.4129
[15:56:36.777] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.8147 for pixel 51/76 mean/min/max = 43.9683/33.9974/53.9392
[15:56:36.777] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.3473 for pixel 28/79 mean/min/max = 45.4833/32.5856/58.381
[15:56:36.778] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.5271 for pixel 14/69 mean/min/max = 45.0268/31.4574/58.5962
[15:56:36.778] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.4876 for pixel 20/77 mean/min/max = 43.7946/31.0162/56.5729
[15:56:36.778] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.9834 for pixel 6/73 mean/min/max = 44.8153/31.4899/58.1407
[15:56:36.779] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.6862 for pixel 0/13 mean/min/max = 44.0381/32.277/55.7993
[15:56:36.779] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0055 for pixel 9/17 mean/min/max = 44.8207/33.4179/56.2234
[15:56:36.779] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.2117 for pixel 0/15 mean/min/max = 43.4901/32.3858/54.5943
[15:56:36.780] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3582 for pixel 5/3 mean/min/max = 44.1497/32.8648/55.4345
[15:56:36.780] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.883 for pixel 14/1 mean/min/max = 44.6389/33.3682/55.9097
[15:56:36.780] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:36.912] <TB2>     INFO: Expecting 411648 events.
[15:56:44.588] <TB2>     INFO: 411648 events read in total (6955ms).
[15:56:44.594] <TB2>     INFO: Expecting 411648 events.
[15:56:52.193] <TB2>     INFO: 411648 events read in total (6936ms).
[15:56:52.201] <TB2>     INFO: Expecting 411648 events.
[15:56:59.800] <TB2>     INFO: 411648 events read in total (6935ms).
[15:56:59.811] <TB2>     INFO: Expecting 411648 events.
[15:57:07.499] <TB2>     INFO: 411648 events read in total (7027ms).
[15:57:07.513] <TB2>     INFO: Expecting 411648 events.
[15:57:15.124] <TB2>     INFO: 411648 events read in total (6957ms).
[15:57:15.141] <TB2>     INFO: Expecting 411648 events.
[15:57:22.763] <TB2>     INFO: 411648 events read in total (6971ms).
[15:57:22.782] <TB2>     INFO: Expecting 411648 events.
[15:57:30.442] <TB2>     INFO: 411648 events read in total (7009ms).
[15:57:30.464] <TB2>     INFO: Expecting 411648 events.
[15:57:38.123] <TB2>     INFO: 411648 events read in total (7007ms).
[15:57:38.148] <TB2>     INFO: Expecting 411648 events.
[15:57:45.662] <TB2>     INFO: 411648 events read in total (6858ms).
[15:57:45.689] <TB2>     INFO: Expecting 411648 events.
[15:57:53.219] <TB2>     INFO: 411648 events read in total (6882ms).
[15:57:53.249] <TB2>     INFO: Expecting 411648 events.
[15:58:00.836] <TB2>     INFO: 411648 events read in total (6941ms).
[15:58:00.868] <TB2>     INFO: Expecting 411648 events.
[15:58:08.542] <TB2>     INFO: 411648 events read in total (7035ms).
[15:58:08.591] <TB2>     INFO: Expecting 411648 events.
[15:58:16.280] <TB2>     INFO: 411648 events read in total (7064ms).
[15:58:16.329] <TB2>     INFO: Expecting 411648 events.
[15:58:24.092] <TB2>     INFO: 411648 events read in total (7146ms).
[15:58:24.129] <TB2>     INFO: Expecting 411648 events.
[15:58:31.716] <TB2>     INFO: 411648 events read in total (6946ms).
[15:58:31.758] <TB2>     INFO: Expecting 411648 events.
[15:58:39.495] <TB2>     INFO: 411648 events read in total (7103ms).
[15:58:39.538] <TB2>     INFO: Test took 122758ms.
[15:58:40.054] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5336 < 35 for itrim = 104; old thr = 34.0563 ... break
[15:58:40.091] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0385 < 35 for itrim = 98; old thr = 34.4981 ... break
[15:58:40.129] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2057 < 35 for itrim = 98; old thr = 34.6707 ... break
[15:58:40.168] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8228 < 35 for itrim = 101; old thr = 33.9258 ... break
[15:58:40.205] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4665 < 35 for itrim = 105; old thr = 33.9148 ... break
[15:58:40.253] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3082 < 35 for itrim = 100; old thr = 34.6649 ... break
[15:58:40.293] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3519 < 35 for itrim = 95; old thr = 34.4537 ... break
[15:58:40.324] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.754 < 35 for itrim+1 = 95; old thr = 34.7178 ... break
[15:58:40.360] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7127 < 35 for itrim = 108; old thr = 33.814 ... break
[15:58:40.397] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1261 < 35 for itrim = 102; old thr = 34.3865 ... break
[15:58:40.439] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8194 < 35 for itrim+1 = 114; old thr = 34.9748 ... break
[15:58:40.473] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2783 < 35 for itrim+1 = 93; old thr = 34.7965 ... break
[15:58:40.520] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3261 < 35 for itrim = 108; old thr = 33.8459 ... break
[15:58:40.550] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2467 < 35 for itrim+1 = 91; old thr = 34.9011 ... break
[15:58:40.585] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2628 < 35 for itrim+1 = 95; old thr = 34.7582 ... break
[15:58:40.634] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1458 < 35 for itrim = 116; old thr = 32.7647 ... break
[15:58:40.712] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:58:40.723] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:58:40.723] <TB2>     INFO:     run 1 of 1
[15:58:40.723] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:58:41.068] <TB2>     INFO: Expecting 5025280 events.
[15:59:16.244] <TB2>     INFO: 869248 events read in total (34461ms).
[15:59:51.363] <TB2>     INFO: 1736984 events read in total (69580ms).
[16:00:26.634] <TB2>     INFO: 2603824 events read in total (104852ms).
[16:01:01.862] <TB2>     INFO: 3461328 events read in total (140079ms).
[16:01:36.999] <TB2>     INFO: 4314920 events read in total (175216ms).
[16:02:05.877] <TB2>     INFO: 5025280 events read in total (204094ms).
[16:02:05.970] <TB2>     INFO: Test took 205248ms.
[16:02:06.156] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:06.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:02:08.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:02:09.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:02:11.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:02:12.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:02:14.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:02:15.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:02:17.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:02:18.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:02:20.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:02:21.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:23.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:25.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:26.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:28.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:29.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:31.129] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254799872
[16:02:31.130] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.037582 .. 50.000292
[16:02:31.208] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 60 (-1/-1) hits flags = 528 (plus default)
[16:02:31.218] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:02:31.218] <TB2>     INFO:     run 1 of 1
[16:02:31.219] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:31.567] <TB2>     INFO: Expecting 1963520 events.
[16:03:13.535] <TB2>     INFO: 1147952 events read in total (41253ms).
[16:03:45.606] <TB2>     INFO: 1963520 events read in total (73324ms).
[16:03:45.625] <TB2>     INFO: Test took 74406ms.
[16:03:45.671] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:03:45.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:03:46.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:03:47.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:03:48.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:03:49.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:03:50.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:03:51.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:03:52.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:03:53.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:03:54.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:03:56.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:03:57.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:03:58.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:03:59.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:00.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:01.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:02.146] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235184128
[16:04:02.228] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.761093 .. 44.576023
[16:04:02.303] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 54 (-1/-1) hits flags = 528 (plus default)
[16:04:02.312] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:04:02.312] <TB2>     INFO:     run 1 of 1
[16:04:02.313] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:04:02.655] <TB2>     INFO: Expecting 1697280 events.
[16:04:44.289] <TB2>     INFO: 1187560 events read in total (40920ms).
[16:05:02.201] <TB2>     INFO: 1697280 events read in total (58832ms).
[16:05:02.221] <TB2>     INFO: Test took 59908ms.
[16:05:02.261] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:02.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:05:03.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:05:04.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:05:05.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:05:06.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:05:07.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:05:08.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:05:09.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:05:11.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:05:12.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:05:13.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:05:14.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:05:15.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:05:16.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:05:17.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:05:18.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:05:19.224] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286994432
[16:05:19.308] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.331535 .. 42.122499
[16:05:19.384] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:05:19.394] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:05:19.395] <TB2>     INFO:     run 1 of 1
[16:05:19.395] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:05:19.746] <TB2>     INFO: Expecting 1464320 events.
[16:06:01.857] <TB2>     INFO: 1171208 events read in total (41396ms).
[16:06:12.294] <TB2>     INFO: 1464320 events read in total (51833ms).
[16:06:12.308] <TB2>     INFO: Test took 52914ms.
[16:06:12.344] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:12.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:13.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:14.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:15.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:16.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:17.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:18.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:06:19.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:06:19.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:06:20.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:06:21.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:06:22.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:06:23.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:06:24.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:06:25.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:06:26.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:06:27.638] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247144448
[16:06:27.722] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.554487 .. 41.632357
[16:06:27.800] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:06:27.810] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:06:27.810] <TB2>     INFO:     run 1 of 1
[16:06:27.810] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:06:28.162] <TB2>     INFO: Expecting 1364480 events.
[16:07:10.642] <TB2>     INFO: 1170976 events read in total (41766ms).
[16:07:17.759] <TB2>     INFO: 1364480 events read in total (48883ms).
[16:07:17.770] <TB2>     INFO: Test took 49960ms.
[16:07:17.799] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:07:17.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:07:18.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:07:19.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:07:20.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:07:21.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:07:23.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:07:24.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:07:25.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:07:26.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:07:27.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:07:28.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:07:29.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:07:30.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:07:31.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:07:32.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:07:33.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:07:34.317] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296538112
[16:07:34.401] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:07:34.401] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:07:34.413] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:07:34.413] <TB2>     INFO:     run 1 of 1
[16:07:34.413] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:07:34.762] <TB2>     INFO: Expecting 1364480 events.
[16:08:19.391] <TB2>     INFO: 1074528 events read in total (43914ms).
[16:08:29.719] <TB2>     INFO: 1364480 events read in total (54242ms).
[16:08:29.732] <TB2>     INFO: Test took 55320ms.
[16:08:29.767] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:08:29.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:08:30.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:08:31.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:08:32.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:08:33.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:08:34.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:08:35.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:08:36.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:08:37.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:08:38.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:08:39.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:08:40.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:08:41.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:08:42.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:08:43.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:08:44.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:08:45.361] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267444224
[16:08:45.402] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C0.dat
[16:08:45.402] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C1.dat
[16:08:45.402] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C2.dat
[16:08:45.402] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C3.dat
[16:08:45.402] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C4.dat
[16:08:45.402] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C5.dat
[16:08:45.402] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C6.dat
[16:08:45.403] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C7.dat
[16:08:45.403] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C8.dat
[16:08:45.403] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C9.dat
[16:08:45.403] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C10.dat
[16:08:45.403] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C11.dat
[16:08:45.403] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C12.dat
[16:08:45.403] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C13.dat
[16:08:45.403] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C14.dat
[16:08:45.403] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C15.dat
[16:08:45.404] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C0.dat
[16:08:45.412] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C1.dat
[16:08:45.419] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C2.dat
[16:08:45.426] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C3.dat
[16:08:45.433] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C4.dat
[16:08:45.439] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C5.dat
[16:08:45.446] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C6.dat
[16:08:45.453] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C7.dat
[16:08:45.460] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C8.dat
[16:08:45.466] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C9.dat
[16:08:45.473] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C10.dat
[16:08:45.480] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C11.dat
[16:08:45.487] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C12.dat
[16:08:45.493] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C13.dat
[16:08:45.500] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C14.dat
[16:08:45.507] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C15.dat
[16:08:45.513] <TB2>     INFO: PixTestTrim::trimTest() done
[16:08:45.513] <TB2>     INFO: vtrim:     104  98  98 101 105 100  95  95 108 102 114  93 108  91  95 116 
[16:08:45.513] <TB2>     INFO: vthrcomp:   97  97  83  96  90  91  89  91  96  99  97  96  93  85  93  93 
[16:08:45.514] <TB2>     INFO: vcal mean:  34.96  34.93  34.91  34.95  34.94  34.94  34.99  34.94  34.95  34.96  34.95  34.96  34.96  34.95  34.91  34.94 
[16:08:45.514] <TB2>     INFO: vcal RMS:    0.80   0.86   0.93   0.82   0.82   0.76   0.74   0.78   0.86   0.81   0.80   0.81   0.74   0.81   0.79   0.82 
[16:08:45.514] <TB2>     INFO: bits mean:  10.05   9.89   9.83   9.88   9.73   9.27   9.67   9.25   9.88  10.07   9.76   9.82   9.36  10.12  10.06  10.09 
[16:08:45.514] <TB2>     INFO: bits RMS:    2.61   2.66   2.63   2.58   2.45   2.59   2.44   2.76   2.66   2.71   2.72   2.67   2.67   2.51   2.44   2.35 
[16:08:45.524] <TB2>     INFO:    ----------------------------------------------------------------------
[16:08:45.524] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:08:45.524] <TB2>     INFO:    ----------------------------------------------------------------------
[16:08:45.527] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:08:45.527] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:08:45.539] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:08:45.539] <TB2>     INFO:     run 1 of 1
[16:08:45.539] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:08:45.889] <TB2>     INFO: Expecting 4160000 events.
[16:09:32.189] <TB2>     INFO: 1116580 events read in total (45586ms).
[16:10:19.178] <TB2>     INFO: 2221610 events read in total (92575ms).
[16:11:04.842] <TB2>     INFO: 3315010 events read in total (138239ms).
[16:11:40.385] <TB2>     INFO: 4160000 events read in total (173782ms).
[16:11:40.450] <TB2>     INFO: Test took 174911ms.
[16:11:40.587] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:11:40.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:11:42.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:11:44.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:11:46.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:11:48.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:11:50.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:11:52.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:11:54.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:11:55.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:11:57.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:11:59.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:12:01.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:12:03.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:12:05.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:12:07.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:12:09.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:12:10.877] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237260800
[16:12:10.878] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:12:10.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:12:10.951] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[16:12:10.960] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:12:10.960] <TB2>     INFO:     run 1 of 1
[16:12:10.960] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:12:11.303] <TB2>     INFO: Expecting 3515200 events.
[16:12:58.011] <TB2>     INFO: 1164410 events read in total (45993ms).
[16:13:44.726] <TB2>     INFO: 2310805 events read in total (92708ms).
[16:14:31.023] <TB2>     INFO: 3448880 events read in total (139005ms).
[16:14:33.918] <TB2>     INFO: 3515200 events read in total (141900ms).
[16:14:33.963] <TB2>     INFO: Test took 143003ms.
[16:14:34.068] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:34.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:14:35.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:14:37.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:14:39.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:14:41.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:14:42.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:14:44.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:14:46.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:14:48.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:14:49.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:14:51.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:14:53.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:14:54.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:14:56.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:14:58.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:15:00.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:15:01.796] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393687040
[16:15:01.797] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:15:01.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:15:01.870] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[16:15:01.881] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:15:01.881] <TB2>     INFO:     run 1 of 1
[16:15:01.881] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:15:02.230] <TB2>     INFO: Expecting 3307200 events.
[16:15:50.742] <TB2>     INFO: 1203720 events read in total (47797ms).
[16:16:36.664] <TB2>     INFO: 2385205 events read in total (93719ms).
[16:17:13.603] <TB2>     INFO: 3307200 events read in total (130658ms).
[16:17:13.644] <TB2>     INFO: Test took 131764ms.
[16:17:13.730] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:13.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:17:15.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:17:17.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:17:19.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:17:20.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:17:22.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:17:24.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:17:25.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:17:27.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:17:29.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:17:30.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:17:32.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:17:34.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:17:35.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:17:37.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:17:39.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:17:41.072] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393850880
[16:17:41.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:17:41.149] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:17:41.149] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[16:17:41.160] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:17:41.161] <TB2>     INFO:     run 1 of 1
[16:17:41.161] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:17:41.527] <TB2>     INFO: Expecting 3286400 events.
[16:18:29.874] <TB2>     INFO: 1207760 events read in total (47632ms).
[16:19:17.184] <TB2>     INFO: 2392310 events read in total (94942ms).
[16:19:52.845] <TB2>     INFO: 3286400 events read in total (130603ms).
[16:19:52.885] <TB2>     INFO: Test took 131725ms.
[16:19:52.971] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:53.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:19:54.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:19:56.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:19:58.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:19:59.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:20:01.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:20:03.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:20:04.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:20:06.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:20:08.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:20:09.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:20:11.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:20:13.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:20:14.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:20:16.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:20:18.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:20:19.938] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393850880
[16:20:19.939] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:20:20.013] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:20:20.014] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[16:20:20.024] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:20:20.024] <TB2>     INFO:     run 1 of 1
[16:20:20.024] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:20:20.368] <TB2>     INFO: Expecting 3286400 events.
[16:21:07.807] <TB2>     INFO: 1207040 events read in total (46725ms).
[16:21:55.881] <TB2>     INFO: 2390595 events read in total (94799ms).
[16:22:31.882] <TB2>     INFO: 3286400 events read in total (130800ms).
[16:22:31.924] <TB2>     INFO: Test took 131900ms.
[16:22:32.013] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:22:32.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:22:33.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:22:35.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:22:37.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:22:39.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:22:40.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:22:42.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:22:44.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:22:45.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:22:47.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:22:49.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:22:50.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:22:52.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:22:54.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:22:56.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:22:57.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:22:59.535] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393850880
[16:22:59.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.62511, thr difference RMS: 1.45905
[16:22:59.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.39156, thr difference RMS: 1.79814
[16:22:59.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.84824, thr difference RMS: 1.28481
[16:22:59.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.68307, thr difference RMS: 1.52712
[16:22:59.537] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.95134, thr difference RMS: 1.47822
[16:22:59.537] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.85828, thr difference RMS: 1.33305
[16:22:59.537] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.62119, thr difference RMS: 1.22415
[16:22:59.537] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.65929, thr difference RMS: 1.36076
[16:22:59.538] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.69055, thr difference RMS: 1.80797
[16:22:59.538] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.24104, thr difference RMS: 1.63407
[16:22:59.538] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.01573, thr difference RMS: 1.51525
[16:22:59.538] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.15796, thr difference RMS: 1.63725
[16:22:59.538] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.65989, thr difference RMS: 1.41436
[16:22:59.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.34058, thr difference RMS: 1.37488
[16:22:59.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.18641, thr difference RMS: 1.49613
[16:22:59.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.5008, thr difference RMS: 1.48074
[16:22:59.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.61428, thr difference RMS: 1.46405
[16:22:59.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.4401, thr difference RMS: 1.76496
[16:22:59.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.6563, thr difference RMS: 1.28297
[16:22:59.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.71608, thr difference RMS: 1.55299
[16:22:59.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.97565, thr difference RMS: 1.4897
[16:22:59.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.01533, thr difference RMS: 1.3358
[16:22:59.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.63934, thr difference RMS: 1.20744
[16:22:59.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.74449, thr difference RMS: 1.36105
[16:22:59.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.69669, thr difference RMS: 1.79758
[16:22:59.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.28967, thr difference RMS: 1.6104
[16:22:59.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.0088, thr difference RMS: 1.52095
[16:22:59.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.28913, thr difference RMS: 1.64144
[16:22:59.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.60624, thr difference RMS: 1.4266
[16:22:59.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.28751, thr difference RMS: 1.36239
[16:22:59.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.31357, thr difference RMS: 1.49248
[16:22:59.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.48415, thr difference RMS: 1.45623
[16:22:59.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.60605, thr difference RMS: 1.45265
[16:22:59.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.61964, thr difference RMS: 1.77495
[16:22:59.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.62784, thr difference RMS: 1.26136
[16:22:59.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.8307, thr difference RMS: 1.55907
[16:22:59.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.0374, thr difference RMS: 1.48397
[16:22:59.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.20728, thr difference RMS: 1.33013
[16:22:59.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.76434, thr difference RMS: 1.20736
[16:22:59.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.87831, thr difference RMS: 1.35237
[16:22:59.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.71043, thr difference RMS: 1.79803
[16:22:59.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.40127, thr difference RMS: 1.59743
[16:22:59.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.09431, thr difference RMS: 1.51619
[16:22:59.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.47203, thr difference RMS: 1.65388
[16:22:59.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.63178, thr difference RMS: 1.42362
[16:22:59.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.4112, thr difference RMS: 1.3446
[16:22:59.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.42628, thr difference RMS: 1.46653
[16:22:59.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.46542, thr difference RMS: 1.45143
[16:22:59.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.71117, thr difference RMS: 1.46155
[16:22:59.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.84966, thr difference RMS: 1.77197
[16:22:59.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.70884, thr difference RMS: 1.25433
[16:22:59.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.95703, thr difference RMS: 1.53042
[16:22:59.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.13221, thr difference RMS: 1.466
[16:22:59.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.29926, thr difference RMS: 1.33155
[16:22:59.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.87802, thr difference RMS: 1.21602
[16:22:59.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.0055, thr difference RMS: 1.31901
[16:22:59.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.75329, thr difference RMS: 1.80057
[16:22:59.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.4851, thr difference RMS: 1.60266
[16:22:59.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.17063, thr difference RMS: 1.52087
[16:22:59.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.59077, thr difference RMS: 1.63591
[16:22:59.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.70495, thr difference RMS: 1.43093
[16:22:59.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.5385, thr difference RMS: 1.33357
[16:22:59.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.5236, thr difference RMS: 1.46808
[16:22:59.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.46548, thr difference RMS: 1.46457
[16:22:59.659] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[16:22:59.662] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1996 seconds
[16:22:59.662] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:23:00.364] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:23:00.364] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:23:00.367] <TB2>     INFO: ######################################################################
[16:23:00.367] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[16:23:00.367] <TB2>     INFO: ######################################################################
[16:23:00.367] <TB2>     INFO:    ----------------------------------------------------------------------
[16:23:00.367] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:23:00.367] <TB2>     INFO:    ----------------------------------------------------------------------
[16:23:00.367] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:23:00.378] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:23:00.378] <TB2>     INFO:     run 1 of 1
[16:23:00.378] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:23:00.727] <TB2>     INFO: Expecting 59072000 events.
[16:23:30.035] <TB2>     INFO: 1072800 events read in total (28593ms).
[16:24:00.050] <TB2>     INFO: 2141400 events read in total (58608ms).
[16:24:28.218] <TB2>     INFO: 3209800 events read in total (86776ms).
[16:24:56.877] <TB2>     INFO: 4282000 events read in total (115435ms).
[16:25:25.500] <TB2>     INFO: 5350200 events read in total (144058ms).
[16:25:54.143] <TB2>     INFO: 6418800 events read in total (172701ms).
[16:26:22.980] <TB2>     INFO: 7491200 events read in total (201538ms).
[16:26:51.161] <TB2>     INFO: 8559600 events read in total (229719ms).
[16:27:20.020] <TB2>     INFO: 9627600 events read in total (258578ms).
[16:27:48.849] <TB2>     INFO: 10700000 events read in total (287407ms).
[16:28:17.725] <TB2>     INFO: 11768400 events read in total (316283ms).
[16:28:46.509] <TB2>     INFO: 12836800 events read in total (345067ms).
[16:29:15.337] <TB2>     INFO: 13908800 events read in total (373895ms).
[16:29:43.980] <TB2>     INFO: 14977000 events read in total (402538ms).
[16:30:12.612] <TB2>     INFO: 16045600 events read in total (431170ms).
[16:30:41.379] <TB2>     INFO: 17118400 events read in total (459937ms).
[16:31:10.135] <TB2>     INFO: 18186600 events read in total (488694ms).
[16:31:38.687] <TB2>     INFO: 19254600 events read in total (517245ms).
[16:32:07.299] <TB2>     INFO: 20326600 events read in total (545857ms).
[16:32:35.961] <TB2>     INFO: 21395800 events read in total (574519ms).
[16:33:04.480] <TB2>     INFO: 22464200 events read in total (603038ms).
[16:33:33.075] <TB2>     INFO: 23536200 events read in total (631633ms).
[16:34:01.629] <TB2>     INFO: 24604600 events read in total (660187ms).
[16:34:30.274] <TB2>     INFO: 25673000 events read in total (688832ms).
[16:34:58.792] <TB2>     INFO: 26745200 events read in total (717350ms).
[16:35:27.459] <TB2>     INFO: 27814000 events read in total (746017ms).
[16:35:56.071] <TB2>     INFO: 28882400 events read in total (774629ms).
[16:36:24.898] <TB2>     INFO: 29954000 events read in total (803456ms).
[16:36:53.571] <TB2>     INFO: 31022600 events read in total (832129ms).
[16:37:22.152] <TB2>     INFO: 32091000 events read in total (860710ms).
[16:37:50.928] <TB2>     INFO: 33163000 events read in total (889486ms).
[16:38:19.721] <TB2>     INFO: 34232200 events read in total (918279ms).
[16:38:48.504] <TB2>     INFO: 35300400 events read in total (947062ms).
[16:39:17.191] <TB2>     INFO: 36370200 events read in total (975749ms).
[16:39:45.938] <TB2>     INFO: 37439800 events read in total (1004496ms).
[16:40:14.653] <TB2>     INFO: 38508000 events read in total (1033211ms).
[16:40:43.464] <TB2>     INFO: 39576400 events read in total (1062022ms).
[16:41:16.584] <TB2>     INFO: 40647600 events read in total (1095142ms).
[16:41:46.883] <TB2>     INFO: 41715400 events read in total (1125441ms).
[16:42:16.149] <TB2>     INFO: 42783400 events read in total (1154707ms).
[16:42:45.915] <TB2>     INFO: 43852800 events read in total (1184473ms).
[16:43:15.700] <TB2>     INFO: 44923200 events read in total (1214258ms).
[16:43:45.364] <TB2>     INFO: 45991000 events read in total (1243922ms).
[16:44:16.706] <TB2>     INFO: 47058800 events read in total (1275264ms).
[16:44:45.741] <TB2>     INFO: 48129400 events read in total (1304299ms).
[16:45:16.330] <TB2>     INFO: 49198400 events read in total (1334888ms).
[16:45:45.810] <TB2>     INFO: 50266400 events read in total (1364368ms).
[16:46:14.679] <TB2>     INFO: 51335400 events read in total (1393237ms).
[16:46:43.405] <TB2>     INFO: 52406000 events read in total (1421963ms).
[16:47:12.016] <TB2>     INFO: 53473400 events read in total (1450574ms).
[16:47:40.629] <TB2>     INFO: 54541400 events read in total (1479187ms).
[16:48:09.287] <TB2>     INFO: 55612000 events read in total (1507845ms).
[16:48:37.893] <TB2>     INFO: 56681000 events read in total (1536451ms).
[16:49:06.315] <TB2>     INFO: 57748200 events read in total (1564873ms).
[16:49:34.560] <TB2>     INFO: 58816800 events read in total (1593118ms).
[16:49:41.593] <TB2>     INFO: 59072000 events read in total (1600151ms).
[16:49:41.615] <TB2>     INFO: Test took 1601237ms.
[16:49:41.674] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:41.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:49:41.803] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:42.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:49:42.990] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:44.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:49:44.240] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:45.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:49:45.482] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:46.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:49:46.720] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:47.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:49:47.884] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:49.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:49:49.057] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:50.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:49:50.229] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:51.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:49:51.402] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:52.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:49:52.575] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:53.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:49:53.742] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:54.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:49:54.927] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:56.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:49:56.093] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:57.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:49:57.266] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:58.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:49:58.422] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:49:59.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:49:59.598] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:50:00.774] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 492859392
[16:50:00.801] <TB2>     INFO: PixTestScurves::scurves() done 
[16:50:00.801] <TB2>     INFO: Vcal mean:  35.08  35.05  35.10  35.04  35.05  35.00  35.11  35.02  35.06  34.99  35.08  35.06  35.04  35.07  35.06  35.08 
[16:50:00.801] <TB2>     INFO: Vcal RMS:    0.67   0.73   0.83   0.70   0.70   0.63   0.61   0.66   0.74   0.68   0.71   0.68   0.62   0.67   0.66   0.71 
[16:50:00.802] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:50:00.876] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:50:00.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:50:00.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:50:00.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:50:00.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:50:00.876] <TB2>     INFO: ######################################################################
[16:50:00.876] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:50:00.876] <TB2>     INFO: ######################################################################
[16:50:00.880] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:50:01.222] <TB2>     INFO: Expecting 41600 events.
[16:50:05.317] <TB2>     INFO: 41600 events read in total (3367ms).
[16:50:05.318] <TB2>     INFO: Test took 4438ms.
[16:50:05.326] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:05.326] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:50:05.326] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:50:05.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 39, 50] has eff 0/10
[16:50:05.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 39, 50]
[16:50:05.343] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:50:05.343] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:50:05.343] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:50:05.343] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:50:05.673] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:50:06.016] <TB2>     INFO: Expecting 41600 events.
[16:50:10.148] <TB2>     INFO: 41600 events read in total (3417ms).
[16:50:10.148] <TB2>     INFO: Test took 4475ms.
[16:50:10.157] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:10.157] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:50:10.157] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:50:10.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.879
[16:50:10.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 184
[16:50:10.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.059
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 174
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.307
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 191
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.15
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 170
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.613
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,12] phvalue 187
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.101
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.457
[16:50:10.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 181
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.148
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 190
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.095
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.176
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.63
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 186
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.319
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.363
[16:50:10.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[16:50:10.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.178
[16:50:10.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 190
[16:50:10.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.862
[16:50:10.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 173
[16:50:10.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.129
[16:50:10.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[16:50:10.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:50:10.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:50:10.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:50:10.253] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:50:10.602] <TB2>     INFO: Expecting 41600 events.
[16:50:14.733] <TB2>     INFO: 41600 events read in total (3416ms).
[16:50:14.734] <TB2>     INFO: Test took 4480ms.
[16:50:14.742] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:14.742] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:50:14.742] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:50:14.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:50:14.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 14
[16:50:14.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1441
[16:50:14.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 75
[16:50:14.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7089
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 74
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.7774
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 93
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9837
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 60
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9595
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 81
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8096
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 70
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7885
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,49] phvalue 86
[16:50:14.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2442
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2254
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 72
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9031
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 72
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.1798
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 86
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4992
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 81
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.5415
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 80
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.0048
[16:50:14.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,7] phvalue 91
[16:50:14.749] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.2049
[16:50:14.749] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 60
[16:50:14.749] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8428
[16:50:14.749] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 74
[16:50:14.750] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 0 0
[16:50:15.160] <TB2>     INFO: Expecting 2560 events.
[16:50:16.119] <TB2>     INFO: 2560 events read in total (244ms).
[16:50:16.119] <TB2>     INFO: Test took 1369ms.
[16:50:16.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:16.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[16:50:16.628] <TB2>     INFO: Expecting 2560 events.
[16:50:17.585] <TB2>     INFO: 2560 events read in total (242ms).
[16:50:17.585] <TB2>     INFO: Test took 1466ms.
[16:50:17.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:17.586] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 2 2
[16:50:18.093] <TB2>     INFO: Expecting 2560 events.
[16:50:19.051] <TB2>     INFO: 2560 events read in total (243ms).
[16:50:19.052] <TB2>     INFO: Test took 1466ms.
[16:50:19.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:19.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[16:50:19.559] <TB2>     INFO: Expecting 2560 events.
[16:50:20.518] <TB2>     INFO: 2560 events read in total (244ms).
[16:50:20.518] <TB2>     INFO: Test took 1466ms.
[16:50:20.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:20.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[16:50:21.026] <TB2>     INFO: Expecting 2560 events.
[16:50:21.984] <TB2>     INFO: 2560 events read in total (243ms).
[16:50:21.984] <TB2>     INFO: Test took 1465ms.
[16:50:21.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:21.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 5 5
[16:50:22.492] <TB2>     INFO: Expecting 2560 events.
[16:50:23.450] <TB2>     INFO: 2560 events read in total (243ms).
[16:50:23.450] <TB2>     INFO: Test took 1465ms.
[16:50:23.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:23.451] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 49, 6 6
[16:50:23.960] <TB2>     INFO: Expecting 2560 events.
[16:50:24.918] <TB2>     INFO: 2560 events read in total (243ms).
[16:50:24.919] <TB2>     INFO: Test took 1468ms.
[16:50:24.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:24.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[16:50:25.427] <TB2>     INFO: Expecting 2560 events.
[16:50:26.384] <TB2>     INFO: 2560 events read in total (242ms).
[16:50:26.384] <TB2>     INFO: Test took 1465ms.
[16:50:26.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:26.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 8 8
[16:50:26.892] <TB2>     INFO: Expecting 2560 events.
[16:50:27.850] <TB2>     INFO: 2560 events read in total (243ms).
[16:50:27.850] <TB2>     INFO: Test took 1465ms.
[16:50:27.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:27.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[16:50:28.368] <TB2>     INFO: Expecting 2560 events.
[16:50:29.325] <TB2>     INFO: 2560 events read in total (242ms).
[16:50:29.325] <TB2>     INFO: Test took 1475ms.
[16:50:29.325] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:29.326] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[16:50:29.833] <TB2>     INFO: Expecting 2560 events.
[16:50:30.791] <TB2>     INFO: 2560 events read in total (242ms).
[16:50:30.791] <TB2>     INFO: Test took 1465ms.
[16:50:30.791] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:30.791] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[16:50:31.299] <TB2>     INFO: Expecting 2560 events.
[16:50:32.256] <TB2>     INFO: 2560 events read in total (242ms).
[16:50:32.260] <TB2>     INFO: Test took 1469ms.
[16:50:32.261] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:32.261] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 12 12
[16:50:32.764] <TB2>     INFO: Expecting 2560 events.
[16:50:33.722] <TB2>     INFO: 2560 events read in total (243ms).
[16:50:33.722] <TB2>     INFO: Test took 1461ms.
[16:50:33.722] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:33.722] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 7, 13 13
[16:50:34.229] <TB2>     INFO: Expecting 2560 events.
[16:50:35.186] <TB2>     INFO: 2560 events read in total (242ms).
[16:50:35.187] <TB2>     INFO: Test took 1465ms.
[16:50:35.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:35.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 14 14
[16:50:35.694] <TB2>     INFO: Expecting 2560 events.
[16:50:36.651] <TB2>     INFO: 2560 events read in total (242ms).
[16:50:36.652] <TB2>     INFO: Test took 1465ms.
[16:50:36.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:36.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 15 15
[16:50:37.159] <TB2>     INFO: Expecting 2560 events.
[16:50:38.116] <TB2>     INFO: 2560 events read in total (242ms).
[16:50:38.116] <TB2>     INFO: Test took 1464ms.
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[16:50:38.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[16:50:38.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:50:38.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:50:38.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:50:38.120] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:50:38.626] <TB2>     INFO: Expecting 655360 events.
[16:50:50.157] <TB2>     INFO: 655360 events read in total (10816ms).
[16:50:50.168] <TB2>     INFO: Expecting 655360 events.
[16:51:01.738] <TB2>     INFO: 655360 events read in total (11002ms).
[16:51:01.753] <TB2>     INFO: Expecting 655360 events.
[16:51:13.337] <TB2>     INFO: 655360 events read in total (11016ms).
[16:51:13.356] <TB2>     INFO: Expecting 655360 events.
[16:51:24.899] <TB2>     INFO: 655360 events read in total (10985ms).
[16:51:24.922] <TB2>     INFO: Expecting 655360 events.
[16:51:36.461] <TB2>     INFO: 655360 events read in total (10981ms).
[16:51:36.488] <TB2>     INFO: Expecting 655360 events.
[16:51:48.095] <TB2>     INFO: 655360 events read in total (11052ms).
[16:51:48.126] <TB2>     INFO: Expecting 655360 events.
[16:51:59.661] <TB2>     INFO: 655360 events read in total (10986ms).
[16:51:59.697] <TB2>     INFO: Expecting 655360 events.
[16:52:11.264] <TB2>     INFO: 655360 events read in total (11020ms).
[16:52:11.304] <TB2>     INFO: Expecting 655360 events.
[16:52:22.864] <TB2>     INFO: 655360 events read in total (11020ms).
[16:52:22.909] <TB2>     INFO: Expecting 655360 events.
[16:52:34.507] <TB2>     INFO: 655360 events read in total (11062ms).
[16:52:34.557] <TB2>     INFO: Expecting 655360 events.
[16:52:46.169] <TB2>     INFO: 655360 events read in total (11079ms).
[16:52:46.223] <TB2>     INFO: Expecting 655360 events.
[16:52:57.776] <TB2>     INFO: 655360 events read in total (11026ms).
[16:52:57.835] <TB2>     INFO: Expecting 655360 events.
[16:53:09.447] <TB2>     INFO: 655360 events read in total (11086ms).
[16:53:09.509] <TB2>     INFO: Expecting 655360 events.
[16:53:21.109] <TB2>     INFO: 655360 events read in total (11074ms).
[16:53:21.177] <TB2>     INFO: Expecting 655360 events.
[16:53:32.778] <TB2>     INFO: 655360 events read in total (11075ms).
[16:53:32.852] <TB2>     INFO: Expecting 655360 events.
[16:53:44.375] <TB2>     INFO: 655360 events read in total (10996ms).
[16:53:44.450] <TB2>     INFO: Test took 186330ms.
[16:53:44.544] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:53:44.857] <TB2>     INFO: Expecting 655360 events.
[16:53:56.473] <TB2>     INFO: 655360 events read in total (10901ms).
[16:53:56.484] <TB2>     INFO: Expecting 655360 events.
[16:54:08.132] <TB2>     INFO: 655360 events read in total (11074ms).
[16:54:08.148] <TB2>     INFO: Expecting 655360 events.
[16:54:19.741] <TB2>     INFO: 655360 events read in total (11023ms).
[16:54:19.760] <TB2>     INFO: Expecting 655360 events.
[16:54:31.352] <TB2>     INFO: 655360 events read in total (11030ms).
[16:54:31.378] <TB2>     INFO: Expecting 655360 events.
[16:54:42.980] <TB2>     INFO: 655360 events read in total (11048ms).
[16:54:43.008] <TB2>     INFO: Expecting 655360 events.
[16:54:54.629] <TB2>     INFO: 655360 events read in total (11066ms).
[16:54:54.661] <TB2>     INFO: Expecting 655360 events.
[16:55:06.271] <TB2>     INFO: 655360 events read in total (11066ms).
[16:55:06.307] <TB2>     INFO: Expecting 655360 events.
[16:55:17.904] <TB2>     INFO: 655360 events read in total (11051ms).
[16:55:17.946] <TB2>     INFO: Expecting 655360 events.
[16:55:29.586] <TB2>     INFO: 655360 events read in total (11101ms).
[16:55:29.630] <TB2>     INFO: Expecting 655360 events.
[16:55:41.275] <TB2>     INFO: 655360 events read in total (11108ms).
[16:55:41.324] <TB2>     INFO: Expecting 655360 events.
[16:55:52.967] <TB2>     INFO: 655360 events read in total (11110ms).
[16:55:53.025] <TB2>     INFO: Expecting 655360 events.
[16:56:04.703] <TB2>     INFO: 655360 events read in total (11151ms).
[16:56:04.761] <TB2>     INFO: Expecting 655360 events.
[16:56:16.431] <TB2>     INFO: 655360 events read in total (11144ms).
[16:56:16.493] <TB2>     INFO: Expecting 655360 events.
[16:56:28.133] <TB2>     INFO: 655360 events read in total (11114ms).
[16:56:28.199] <TB2>     INFO: Expecting 655360 events.
[16:56:39.827] <TB2>     INFO: 655360 events read in total (11101ms).
[16:56:39.903] <TB2>     INFO: Expecting 655360 events.
[16:56:51.577] <TB2>     INFO: 655360 events read in total (11147ms).
[16:56:51.651] <TB2>     INFO: Test took 187107ms.
[16:56:51.823] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:56:51.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:56:51.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.825] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:56:51.825] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.825] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:56:51.825] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:56:51.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:56:51.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:56:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:56:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:56:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:56:51.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:56:51.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:56:51.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:56:51.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:56:51.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:56:51.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:56:51.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:56:51.830] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.838] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.845] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.852] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.859] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.866] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.874] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.881] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.888] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.895] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.902] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:56:51.909] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:56:51.916] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:56:51.924] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:56:51.931] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.938] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.946] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.953] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.960] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:56:51.967] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:56:51.975] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:56:51.982] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:56:51.989] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.996] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:56:51.004] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:56:52.035] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C0.dat
[16:56:52.035] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C1.dat
[16:56:52.035] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C2.dat
[16:56:52.036] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C3.dat
[16:56:52.036] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C4.dat
[16:56:52.036] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C5.dat
[16:56:52.036] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C6.dat
[16:56:52.036] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C7.dat
[16:56:52.036] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C8.dat
[16:56:52.037] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C9.dat
[16:56:52.037] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C10.dat
[16:56:52.037] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C11.dat
[16:56:52.037] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C12.dat
[16:56:52.037] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C13.dat
[16:56:52.037] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C14.dat
[16:56:52.038] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C15.dat
[16:56:52.384] <TB2>     INFO: Expecting 41600 events.
[16:56:56.217] <TB2>     INFO: 41600 events read in total (3118ms).
[16:56:56.218] <TB2>     INFO: Test took 4177ms.
[16:56:56.879] <TB2>     INFO: Expecting 41600 events.
[16:57:00.717] <TB2>     INFO: 41600 events read in total (3123ms).
[16:57:00.718] <TB2>     INFO: Test took 4186ms.
[16:57:01.369] <TB2>     INFO: Expecting 41600 events.
[16:57:05.193] <TB2>     INFO: 41600 events read in total (3110ms).
[16:57:05.194] <TB2>     INFO: Test took 4168ms.
[16:57:05.503] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:05.636] <TB2>     INFO: Expecting 2560 events.
[16:57:06.595] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:06.596] <TB2>     INFO: Test took 1093ms.
[16:57:06.597] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:07.104] <TB2>     INFO: Expecting 2560 events.
[16:57:08.064] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:08.064] <TB2>     INFO: Test took 1467ms.
[16:57:08.067] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:08.573] <TB2>     INFO: Expecting 2560 events.
[16:57:09.531] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:09.532] <TB2>     INFO: Test took 1465ms.
[16:57:09.534] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:10.042] <TB2>     INFO: Expecting 2560 events.
[16:57:10.998] <TB2>     INFO: 2560 events read in total (241ms).
[16:57:10.998] <TB2>     INFO: Test took 1464ms.
[16:57:10.000] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:11.507] <TB2>     INFO: Expecting 2560 events.
[16:57:12.465] <TB2>     INFO: 2560 events read in total (243ms).
[16:57:12.466] <TB2>     INFO: Test took 1466ms.
[16:57:12.469] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:12.974] <TB2>     INFO: Expecting 2560 events.
[16:57:13.933] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:13.934] <TB2>     INFO: Test took 1465ms.
[16:57:13.936] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:14.442] <TB2>     INFO: Expecting 2560 events.
[16:57:15.401] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:15.402] <TB2>     INFO: Test took 1466ms.
[16:57:15.405] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:15.910] <TB2>     INFO: Expecting 2560 events.
[16:57:16.870] <TB2>     INFO: 2560 events read in total (243ms).
[16:57:16.870] <TB2>     INFO: Test took 1465ms.
[16:57:16.873] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:17.379] <TB2>     INFO: Expecting 2560 events.
[16:57:18.338] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:18.338] <TB2>     INFO: Test took 1465ms.
[16:57:18.340] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:18.857] <TB2>     INFO: Expecting 2560 events.
[16:57:19.824] <TB2>     INFO: 2560 events read in total (252ms).
[16:57:19.824] <TB2>     INFO: Test took 1484ms.
[16:57:19.826] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:20.333] <TB2>     INFO: Expecting 2560 events.
[16:57:21.291] <TB2>     INFO: 2560 events read in total (243ms).
[16:57:21.291] <TB2>     INFO: Test took 1465ms.
[16:57:21.293] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:21.800] <TB2>     INFO: Expecting 2560 events.
[16:57:22.758] <TB2>     INFO: 2560 events read in total (243ms).
[16:57:22.759] <TB2>     INFO: Test took 1466ms.
[16:57:22.761] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:23.267] <TB2>     INFO: Expecting 2560 events.
[16:57:24.227] <TB2>     INFO: 2560 events read in total (245ms).
[16:57:24.227] <TB2>     INFO: Test took 1466ms.
[16:57:24.230] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:24.736] <TB2>     INFO: Expecting 2560 events.
[16:57:25.693] <TB2>     INFO: 2560 events read in total (243ms).
[16:57:25.694] <TB2>     INFO: Test took 1464ms.
[16:57:25.696] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:26.202] <TB2>     INFO: Expecting 2560 events.
[16:57:27.159] <TB2>     INFO: 2560 events read in total (242ms).
[16:57:27.159] <TB2>     INFO: Test took 1463ms.
[16:57:27.162] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:27.668] <TB2>     INFO: Expecting 2560 events.
[16:57:28.626] <TB2>     INFO: 2560 events read in total (243ms).
[16:57:28.626] <TB2>     INFO: Test took 1464ms.
[16:57:28.628] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:29.136] <TB2>     INFO: Expecting 2560 events.
[16:57:30.094] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:30.095] <TB2>     INFO: Test took 1467ms.
[16:57:30.097] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:30.604] <TB2>     INFO: Expecting 2560 events.
[16:57:31.563] <TB2>     INFO: 2560 events read in total (245ms).
[16:57:31.563] <TB2>     INFO: Test took 1466ms.
[16:57:31.565] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:32.072] <TB2>     INFO: Expecting 2560 events.
[16:57:33.032] <TB2>     INFO: 2560 events read in total (245ms).
[16:57:33.032] <TB2>     INFO: Test took 1467ms.
[16:57:33.034] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:33.540] <TB2>     INFO: Expecting 2560 events.
[16:57:34.499] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:34.499] <TB2>     INFO: Test took 1465ms.
[16:57:34.501] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:35.008] <TB2>     INFO: Expecting 2560 events.
[16:57:35.969] <TB2>     INFO: 2560 events read in total (246ms).
[16:57:35.969] <TB2>     INFO: Test took 1468ms.
[16:57:35.971] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:36.479] <TB2>     INFO: Expecting 2560 events.
[16:57:37.436] <TB2>     INFO: 2560 events read in total (243ms).
[16:57:37.436] <TB2>     INFO: Test took 1465ms.
[16:57:37.439] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:37.953] <TB2>     INFO: Expecting 2560 events.
[16:57:38.913] <TB2>     INFO: 2560 events read in total (245ms).
[16:57:38.913] <TB2>     INFO: Test took 1474ms.
[16:57:38.916] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:39.422] <TB2>     INFO: Expecting 2560 events.
[16:57:40.382] <TB2>     INFO: 2560 events read in total (245ms).
[16:57:40.382] <TB2>     INFO: Test took 1466ms.
[16:57:40.386] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:40.892] <TB2>     INFO: Expecting 2560 events.
[16:57:41.853] <TB2>     INFO: 2560 events read in total (245ms).
[16:57:41.854] <TB2>     INFO: Test took 1468ms.
[16:57:41.856] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:42.371] <TB2>     INFO: Expecting 2560 events.
[16:57:43.330] <TB2>     INFO: 2560 events read in total (243ms).
[16:57:43.330] <TB2>     INFO: Test took 1474ms.
[16:57:43.332] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:43.850] <TB2>     INFO: Expecting 2560 events.
[16:57:44.807] <TB2>     INFO: 2560 events read in total (242ms).
[16:57:44.807] <TB2>     INFO: Test took 1475ms.
[16:57:44.810] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:45.316] <TB2>     INFO: Expecting 2560 events.
[16:57:46.275] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:46.276] <TB2>     INFO: Test took 1467ms.
[16:57:46.277] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:46.784] <TB2>     INFO: Expecting 2560 events.
[16:57:47.743] <TB2>     INFO: 2560 events read in total (244ms).
[16:57:47.744] <TB2>     INFO: Test took 1467ms.
[16:57:47.746] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:48.258] <TB2>     INFO: Expecting 2560 events.
[16:57:49.214] <TB2>     INFO: 2560 events read in total (241ms).
[16:57:49.214] <TB2>     INFO: Test took 1468ms.
[16:57:49.216] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:49.724] <TB2>     INFO: Expecting 2560 events.
[16:57:50.696] <TB2>     INFO: 2560 events read in total (257ms).
[16:57:50.697] <TB2>     INFO: Test took 1481ms.
[16:57:50.699] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:51.206] <TB2>     INFO: Expecting 2560 events.
[16:57:52.163] <TB2>     INFO: 2560 events read in total (243ms).
[16:57:52.164] <TB2>     INFO: Test took 1465ms.
[16:57:53.247] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[16:57:53.247] <TB2>     INFO: PH scale (per ROC):    83  70  81  78  80  84  77  85  79  78  77  79  91  80  82  77
[16:57:53.247] <TB2>     INFO: PH offset (per ROC):  171 176 156 187 166 175 163 164 175 176 166 167 161 160 181 175
[16:57:53.421] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:57:53.424] <TB2>     INFO: ######################################################################
[16:57:53.424] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:57:53.424] <TB2>     INFO: ######################################################################
[16:57:53.424] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:57:53.436] <TB2>     INFO: scanning low vcal = 10
[16:57:53.784] <TB2>     INFO: Expecting 41600 events.
[16:57:57.503] <TB2>     INFO: 41600 events read in total (3004ms).
[16:57:57.504] <TB2>     INFO: Test took 4068ms.
[16:57:57.506] <TB2>     INFO: scanning low vcal = 20
[16:57:58.012] <TB2>     INFO: Expecting 41600 events.
[16:58:01.742] <TB2>     INFO: 41600 events read in total (3015ms).
[16:58:01.743] <TB2>     INFO: Test took 4237ms.
[16:58:01.744] <TB2>     INFO: scanning low vcal = 30
[16:58:02.252] <TB2>     INFO: Expecting 41600 events.
[16:58:05.974] <TB2>     INFO: 41600 events read in total (3007ms).
[16:58:05.975] <TB2>     INFO: Test took 4231ms.
[16:58:05.976] <TB2>     INFO: scanning low vcal = 40
[16:58:06.479] <TB2>     INFO: Expecting 41600 events.
[16:58:10.727] <TB2>     INFO: 41600 events read in total (3533ms).
[16:58:10.728] <TB2>     INFO: Test took 4752ms.
[16:58:10.731] <TB2>     INFO: scanning low vcal = 50
[16:58:11.149] <TB2>     INFO: Expecting 41600 events.
[16:58:15.429] <TB2>     INFO: 41600 events read in total (3565ms).
[16:58:15.430] <TB2>     INFO: Test took 4699ms.
[16:58:15.434] <TB2>     INFO: scanning low vcal = 60
[16:58:15.859] <TB2>     INFO: Expecting 41600 events.
[16:58:20.128] <TB2>     INFO: 41600 events read in total (3555ms).
[16:58:20.129] <TB2>     INFO: Test took 4695ms.
[16:58:20.132] <TB2>     INFO: scanning low vcal = 70
[16:58:20.553] <TB2>     INFO: Expecting 41600 events.
[16:58:24.828] <TB2>     INFO: 41600 events read in total (3560ms).
[16:58:24.829] <TB2>     INFO: Test took 4697ms.
[16:58:24.832] <TB2>     INFO: scanning low vcal = 80
[16:58:25.251] <TB2>     INFO: Expecting 41600 events.
[16:58:29.510] <TB2>     INFO: 41600 events read in total (3545ms).
[16:58:29.511] <TB2>     INFO: Test took 4679ms.
[16:58:29.514] <TB2>     INFO: scanning low vcal = 90
[16:58:29.934] <TB2>     INFO: Expecting 41600 events.
[16:58:34.205] <TB2>     INFO: 41600 events read in total (3556ms).
[16:58:34.206] <TB2>     INFO: Test took 4692ms.
[16:58:34.209] <TB2>     INFO: scanning low vcal = 100
[16:58:34.632] <TB2>     INFO: Expecting 41600 events.
[16:58:39.047] <TB2>     INFO: 41600 events read in total (3700ms).
[16:58:39.047] <TB2>     INFO: Test took 4838ms.
[16:58:39.050] <TB2>     INFO: scanning low vcal = 110
[16:58:39.473] <TB2>     INFO: Expecting 41600 events.
[16:58:43.742] <TB2>     INFO: 41600 events read in total (3554ms).
[16:58:43.743] <TB2>     INFO: Test took 4693ms.
[16:58:43.746] <TB2>     INFO: scanning low vcal = 120
[16:58:44.169] <TB2>     INFO: Expecting 41600 events.
[16:58:48.441] <TB2>     INFO: 41600 events read in total (3558ms).
[16:58:48.442] <TB2>     INFO: Test took 4695ms.
[16:58:48.446] <TB2>     INFO: scanning low vcal = 130
[16:58:48.867] <TB2>     INFO: Expecting 41600 events.
[16:58:53.123] <TB2>     INFO: 41600 events read in total (3541ms).
[16:58:53.124] <TB2>     INFO: Test took 4678ms.
[16:58:53.127] <TB2>     INFO: scanning low vcal = 140
[16:58:53.550] <TB2>     INFO: Expecting 41600 events.
[16:58:57.820] <TB2>     INFO: 41600 events read in total (3555ms).
[16:58:57.820] <TB2>     INFO: Test took 4693ms.
[16:58:57.823] <TB2>     INFO: scanning low vcal = 150
[16:58:58.246] <TB2>     INFO: Expecting 41600 events.
[16:59:02.478] <TB2>     INFO: 41600 events read in total (3517ms).
[16:59:02.478] <TB2>     INFO: Test took 4655ms.
[16:59:02.482] <TB2>     INFO: scanning low vcal = 160
[16:59:02.904] <TB2>     INFO: Expecting 41600 events.
[16:59:07.158] <TB2>     INFO: 41600 events read in total (3539ms).
[16:59:07.158] <TB2>     INFO: Test took 4676ms.
[16:59:07.162] <TB2>     INFO: scanning low vcal = 170
[16:59:07.583] <TB2>     INFO: Expecting 41600 events.
[16:59:11.813] <TB2>     INFO: 41600 events read in total (3515ms).
[16:59:11.814] <TB2>     INFO: Test took 4652ms.
[16:59:11.818] <TB2>     INFO: scanning low vcal = 180
[16:59:12.241] <TB2>     INFO: Expecting 41600 events.
[16:59:16.499] <TB2>     INFO: 41600 events read in total (3543ms).
[16:59:16.499] <TB2>     INFO: Test took 4681ms.
[16:59:16.502] <TB2>     INFO: scanning low vcal = 190
[16:59:16.928] <TB2>     INFO: Expecting 41600 events.
[16:59:21.152] <TB2>     INFO: 41600 events read in total (3509ms).
[16:59:21.153] <TB2>     INFO: Test took 4650ms.
[16:59:21.156] <TB2>     INFO: scanning low vcal = 200
[16:59:21.584] <TB2>     INFO: Expecting 41600 events.
[16:59:25.834] <TB2>     INFO: 41600 events read in total (3535ms).
[16:59:25.835] <TB2>     INFO: Test took 4678ms.
[16:59:25.838] <TB2>     INFO: scanning low vcal = 210
[16:59:26.263] <TB2>     INFO: Expecting 41600 events.
[16:59:30.507] <TB2>     INFO: 41600 events read in total (3529ms).
[16:59:30.508] <TB2>     INFO: Test took 4669ms.
[16:59:30.511] <TB2>     INFO: scanning low vcal = 220
[16:59:30.936] <TB2>     INFO: Expecting 41600 events.
[16:59:35.168] <TB2>     INFO: 41600 events read in total (3516ms).
[16:59:35.169] <TB2>     INFO: Test took 4658ms.
[16:59:35.172] <TB2>     INFO: scanning low vcal = 230
[16:59:35.594] <TB2>     INFO: Expecting 41600 events.
[16:59:39.830] <TB2>     INFO: 41600 events read in total (3522ms).
[16:59:39.831] <TB2>     INFO: Test took 4659ms.
[16:59:39.834] <TB2>     INFO: scanning low vcal = 240
[16:59:40.256] <TB2>     INFO: Expecting 41600 events.
[16:59:44.524] <TB2>     INFO: 41600 events read in total (3553ms).
[16:59:44.525] <TB2>     INFO: Test took 4691ms.
[16:59:44.528] <TB2>     INFO: scanning low vcal = 250
[16:59:44.948] <TB2>     INFO: Expecting 41600 events.
[16:59:49.198] <TB2>     INFO: 41600 events read in total (3535ms).
[16:59:49.199] <TB2>     INFO: Test took 4671ms.
[16:59:49.203] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:59:49.624] <TB2>     INFO: Expecting 41600 events.
[16:59:53.883] <TB2>     INFO: 41600 events read in total (3545ms).
[16:59:53.885] <TB2>     INFO: Test took 4682ms.
[16:59:53.888] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:59:54.310] <TB2>     INFO: Expecting 41600 events.
[16:59:58.570] <TB2>     INFO: 41600 events read in total (3545ms).
[16:59:58.571] <TB2>     INFO: Test took 4683ms.
[16:59:58.574] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:59:58.995] <TB2>     INFO: Expecting 41600 events.
[17:00:03.244] <TB2>     INFO: 41600 events read in total (3534ms).
[17:00:03.244] <TB2>     INFO: Test took 4670ms.
[17:00:03.249] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:00:03.669] <TB2>     INFO: Expecting 41600 events.
[17:00:07.926] <TB2>     INFO: 41600 events read in total (3542ms).
[17:00:07.926] <TB2>     INFO: Test took 4677ms.
[17:00:07.929] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:00:08.352] <TB2>     INFO: Expecting 41600 events.
[17:00:12.601] <TB2>     INFO: 41600 events read in total (3535ms).
[17:00:12.602] <TB2>     INFO: Test took 4672ms.
[17:00:13.151] <TB2>     INFO: PixTestGainPedestal::measure() done 
[17:00:13.154] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:00:13.154] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:00:13.154] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:00:13.154] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:00:13.155] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:00:13.155] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:00:13.155] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:00:13.155] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:00:13.155] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:00:13.156] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:00:13.156] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:00:13.156] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:00:13.156] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:00:13.156] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:00:13.156] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:00:13.156] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:00:50.169] <TB2>     INFO: PixTestGainPedestal::fit() done
[17:00:50.169] <TB2>     INFO: non-linearity mean:  0.948 0.951 0.955 0.951 0.953 0.954 0.953 0.952 0.957 0.959 0.950 0.956 0.953 0.961 0.958 0.954
[17:00:50.169] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.007 0.005 0.006 0.006 0.005 0.006 0.005 0.006 0.007 0.005 0.004 0.008 0.007
[17:00:50.169] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:00:50.192] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:00:50.214] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:00:50.236] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:00:50.258] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:00:50.279] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:00:50.301] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:00:50.323] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:00:50.345] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:00:50.367] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:00:50.389] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:00:50.411] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:00:50.433] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:00:50.454] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:00:50.476] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:00:50.498] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NQ_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:00:50.520] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[17:00:50.520] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:00:50.527] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:00:50.527] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:00:50.530] <TB2>     INFO: ######################################################################
[17:00:50.530] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:00:50.530] <TB2>     INFO: ######################################################################
[17:00:50.533] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:00:50.543] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:00:50.543] <TB2>     INFO:     run 1 of 1
[17:00:50.543] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:50.886] <TB2>     INFO: Expecting 3120000 events.
[17:01:40.100] <TB2>     INFO: 1288615 events read in total (48500ms).
[17:02:30.108] <TB2>     INFO: 2574705 events read in total (98508ms).
[17:02:51.665] <TB2>     INFO: 3120000 events read in total (120066ms).
[17:02:51.709] <TB2>     INFO: Test took 121167ms.
[17:02:51.790] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:02:51.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:02:53.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:02:54.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:02:56.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:02:57.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:02:59.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:03:00.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:03:01.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:03:03.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:03:04.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:06.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:07.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:09.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:10.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:12.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:13.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:15.075] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387428352
[17:03:15.108] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:03:15.108] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3513, RMS = 1.70311
[17:03:15.108] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:03:15.108] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:03:15.108] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4284, RMS = 1.68604
[17:03:15.108] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[17:03:15.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:03:15.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.796, RMS = 1.56988
[17:03:15.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:03:15.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:03:15.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6287, RMS = 1.86463
[17:03:15.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[17:03:15.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:03:15.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8493, RMS = 1.44877
[17:03:15.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:03:15.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:03:15.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8244, RMS = 1.43894
[17:03:15.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:03:15.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:03:15.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.252, RMS = 1.41524
[17:03:15.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:03:15.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:03:15.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8731, RMS = 1.53682
[17:03:15.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[17:03:15.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:03:15.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4435, RMS = 1.07893
[17:03:15.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:03:15.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:03:15.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9025, RMS = 1.10704
[17:03:15.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:03:15.115] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:03:15.115] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9868, RMS = 1.03426
[17:03:15.115] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:03:15.115] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:03:15.115] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.623, RMS = 1.08112
[17:03:15.115] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:03:15.116] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:03:15.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3839, RMS = 1.12077
[17:03:15.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:03:15.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:03:15.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2505, RMS = 1.22807
[17:03:15.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:03:15.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:03:15.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7586, RMS = 1.05481
[17:03:15.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:03:15.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:03:15.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6209, RMS = 1.02904
[17:03:15.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:03:15.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:03:15.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9224, RMS = 1.22462
[17:03:15.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:03:15.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:03:15.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4821, RMS = 1.18739
[17:03:15.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:03:15.120] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:03:15.120] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8148, RMS = 1.90775
[17:03:15.120] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[17:03:15.121] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:03:15.121] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5969, RMS = 1.94203
[17:03:15.121] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[17:03:15.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:03:15.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1805, RMS = 2.02926
[17:03:15.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:03:15.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:03:15.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7014, RMS = 1.76621
[17:03:15.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[17:03:15.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:03:15.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9108, RMS = 1.61141
[17:03:15.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:03:15.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:03:15.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7234, RMS = 1.52974
[17:03:15.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[17:03:15.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:03:15.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4482, RMS = 1.53157
[17:03:15.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:03:15.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:03:15.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8879, RMS = 1.41433
[17:03:15.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:03:15.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:03:15.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5889, RMS = 1.68719
[17:03:15.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:03:15.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:03:15.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1767, RMS = 1.73434
[17:03:15.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:03:15.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:03:15.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9679, RMS = 1.48992
[17:03:15.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:03:15.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:03:15.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5142, RMS = 1.2562
[17:03:15.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:03:15.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:03:15.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4717, RMS = 1.27872
[17:03:15.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:03:15.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:03:15.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2123, RMS = 1.13305
[17:03:15.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:03:15.133] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[17:03:15.133] <TB2>     INFO: number of dead bumps (per ROC):     0    2    4    0    0    2    0    0    0    0    0    0    0    0    0    0
[17:03:15.133] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:03:15.232] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:03:15.232] <TB2>     INFO: enter test to run
[17:03:15.232] <TB2>     INFO:   test:  no parameter change
[17:03:15.233] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[17:03:15.234] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459mA
[17:03:15.234] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[17:03:15.234] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:03:15.743] <TB2>    QUIET: Connection to board 141 closed.
[17:03:15.744] <TB2>     INFO: pXar: this is the end, my friend
[17:03:15.744] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
