
---------- Begin Simulation Statistics ----------
final_tick                               1318590922500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702228                       # Number of bytes of host memory used
host_op_rate                                    60638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23760.73                       # Real time elapsed on the host
host_tick_rate                               55494557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436603725                       # Number of instructions simulated
sim_ops                                    1440807469                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.318591                       # Number of seconds simulated
sim_ticks                                1318590922500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.210732                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185537969                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212746717                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19920638                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276307284                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21083639                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22512490                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1428851                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352210475                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187934                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100253                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10940083                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547350                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32287340                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309711                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       60939993                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316563506                       # Number of instructions committed
system.cpu0.commit.committedOps            1318667077                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2394495031                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550708                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.259425                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1716524692     71.69%     71.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    418220385     17.47%     89.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    102064772      4.26%     93.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86882987      3.63%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25192419      1.05%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5041813      0.21%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6573635      0.27%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1706988      0.07%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32287340      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2394495031                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143423                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273935269                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171720                       # Number of loads committed
system.cpu0.commit.membars                    4203729                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203735      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742072776     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271965     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185693     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318667077                       # Class of committed instruction
system.cpu0.commit.refs                     558457686                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316563506                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318667077                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.996059                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.996059                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            496271036                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9034478                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180842427                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1413377064                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               926211102                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                969614665                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10951006                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13244312                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6456879                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352210475                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                240030767                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1472547718                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5171361                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1440006074                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39863124                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134025                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         917025279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206621608                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.547960                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2409504688                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1387044618     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               760510014     31.56%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146970231      6.10%     95.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                91954057      3.82%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13967758      0.58%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4748832      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   95169      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100872      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2113137      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2409504688                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      218433279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11057313                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335002314                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.519526                       # Inst execution rate
system.cpu0.iew.exec_refs                   589756759                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155046714                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              376522268                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            435688408                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106460                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9505362                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           155656299                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1379529454                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434710045                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8124283                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1365282583                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2121152                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13260138                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10951006                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17810825                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       316742                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24575835                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        49452                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10675                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4460323                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30516688                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2370322                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10675                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       767261                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10290052                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                622310715                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1351469937                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.828113                       # average fanout of values written-back
system.cpu0.iew.wb_producers                515343331                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.514270                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1351614410                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1676625370                       # number of integer regfile reads
system.cpu0.int_regfile_writes              871376310                       # number of integer regfile writes
system.cpu0.ipc                              0.500987                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.500987                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205608      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            762094971     55.49%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848417      0.86%     56.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100407      0.15%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           440078323     32.04%     88.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          153079091     11.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1373406867                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3356080                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002444                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 735882     21.93%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2064376     61.51%     83.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               555820     16.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1372557287                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5159931421                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1351469887                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1440401411                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1373219112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1373406867                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310342                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       60862292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           257022                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           631                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28080466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2409504688                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.569996                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.833575                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1418923308     58.89%     58.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          716643960     29.74%     88.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          195831334      8.13%     96.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59295652      2.46%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12080642      0.50%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3260009      0.14%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2050708      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1066178      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             352897      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2409504688                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.522618                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20812118                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1506896                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           435688408                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          155656299                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1890                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2627937967                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9243879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              409666173                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845207309                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14607019                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               940128866                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28201561                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21569                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1717932264                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1400704663                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          913666865                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                960829517                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              44212113                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10951006                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             87509991                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                68459489                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1717932220                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        419135                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5884                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33395963                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5884                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3741790646                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2774259607                       # The number of ROB writes
system.cpu0.timesIdled                       33232765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1857                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.885266                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20926288                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23024951                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2798715                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31148097                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1070323                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1091029                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20706                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35733375                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47860                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099996                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1989830                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114460                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3898865                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16429199                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120040219                       # Number of instructions committed
system.cpu1.commit.committedOps             122140392                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    487633507                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.250476                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.008754                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    438619002     89.95%     89.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24261811      4.98%     94.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8255224      1.69%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6878308      1.41%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2044927      0.42%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1009791      0.21%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2345427      0.48%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       320152      0.07%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3898865      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    487633507                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797293                       # Number of function calls committed.
system.cpu1.commit.int_insts                116577936                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30171971                       # Number of loads committed
system.cpu1.commit.membars                    4200117                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200117      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76650831     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32271967     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017333      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122140392                       # Class of committed instruction
system.cpu1.commit.refs                      41289312                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120040219                       # Number of Instructions Simulated
system.cpu1.committedOps                    122140392                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.094698                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.094698                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            395587080                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               859378                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19864308                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145637427                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23225417                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64992791                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1991452                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2077211                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5196945                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35733375                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21641391                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    464485679                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               243679                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151035036                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5600674                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072698                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23707668                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21996611                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.307276                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         490993685                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.311889                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.731447                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               392484675     79.94%     79.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63145418     12.86%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20211286      4.12%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11637596      2.37%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2978959      0.61%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  476073      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   59392      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     280      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           490993685                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         534733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2070162                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30589637                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.271477                       # Inst execution rate
system.cpu1.iew.exec_refs                    45434675                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11510309                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321732102                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34383618                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100687                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2354863                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11823064                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138527887                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33924366                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2125151                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133438461                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1914780                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6651918                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1991452                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11116031                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       171621                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          942115                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31190                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2237                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15090                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4211647                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       705723                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2237                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       549942                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1520220                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78206682                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131788776                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835465                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65338963                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.268120                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131861015                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169290787                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88691321                       # number of integer regfile writes
system.cpu1.ipc                              0.244218                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.244218                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200213      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85284489     62.91%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36624843     27.02%     93.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9453921      6.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135563612                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3043527                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022451                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 703794     23.12%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1853370     60.90%     84.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               486361     15.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134406912                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         765397246                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131788764                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154917047                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132226890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135563612                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300997                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16387494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           232836                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           341                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6859941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    490993685                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.276101                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.768880                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          409517812     83.41%     83.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50372469     10.26%     93.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19314088      3.93%     97.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5307931      1.08%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3938231      0.80%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1116352      0.23%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             852943      0.17%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             404040      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             169819      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      490993685                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.275800                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13579499                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1274612                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34383618                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11823064                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       491528418                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2145636835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              348523541                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81672729                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14098220                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26829752                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3745333                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28649                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181800090                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143054083                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96309016                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65634309                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30108957                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1991452                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47991160                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14636287                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181800078                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23471                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29736354                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           605                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   622304090                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280509471                       # The number of ROB writes
system.cpu1.timesIdled                          17994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9341349                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2235662                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12856158                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              39936                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2392141                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12296839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24554769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       194678                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38066                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71960029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6691842                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143921855                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6729908                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8859290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3818930                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8438865                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3436812                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3436806                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8859290                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36850864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36850864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1031361664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1031361664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              553                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12296973                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12296973    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12296973                       # Request fanout histogram
system.membus.respLayer1.occupancy        64150077301                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42367612900                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1155485375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   903543756.358113                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      4026500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2202088500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1313968981000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4621941500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201239973                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201239973                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201239973                       # number of overall hits
system.cpu0.icache.overall_hits::total      201239973                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38790794                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38790794                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38790794                       # number of overall misses
system.cpu0.icache.overall_misses::total     38790794                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 523312817997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 523312817997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 523312817997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 523312817997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    240030767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    240030767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    240030767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    240030767                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161608                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161608                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161608                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161608                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13490.644662                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13490.644662                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13490.644662                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13490.644662                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2856                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36911632                       # number of writebacks
system.cpu0.icache.writebacks::total         36911632                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1879129                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1879129                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1879129                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1879129                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36911665                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36911665                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36911665                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36911665                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 467400739499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 467400739499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 467400739499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 467400739499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153779                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153779                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153779                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153779                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12662.683721                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12662.683721                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12662.683721                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12662.683721                       # average overall mshr miss latency
system.cpu0.icache.replacements              36911632                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201239973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201239973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38790794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38790794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 523312817997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 523312817997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    240030767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    240030767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161608                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161608                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13490.644662                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13490.644662                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1879129                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1879129                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36911665                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36911665                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 467400739499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 467400739499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153779                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153779                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12662.683721                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12662.683721                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          238151419                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36911632                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.451934                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        516973198                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       516973198                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    503145752                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       503145752                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    503145752                       # number of overall hits
system.cpu0.dcache.overall_hits::total      503145752                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     52697721                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      52697721                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     52697721                       # number of overall misses
system.cpu0.dcache.overall_misses::total     52697721                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2081054134416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2081054134416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2081054134416                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2081054134416                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555843473                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555843473                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555843473                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555843473                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.094807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.094807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.094807                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.094807                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 39490.401006                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39490.401006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 39490.401006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39490.401006                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22192086                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       495755                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           357476                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5151                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.079933                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.244419                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32423053                       # number of writebacks
system.cpu0.dcache.writebacks::total         32423053                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     21185859                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     21185859                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     21185859                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     21185859                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31511862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31511862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31511862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31511862                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 686102276535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 686102276535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 686102276535                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 686102276535                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056692                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056692                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056692                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056692                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21772.825628                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21772.825628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21772.825628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21772.825628                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32423053                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    369252739                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      369252739                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35408887                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35408887                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1077449889500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1077449889500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404661626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404661626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.087502                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.087502                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30428.798553                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30428.798553                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8530275                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8530275                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26878612                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26878612                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 471199287500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 471199287500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17530.640626                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17530.640626                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133893013                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133893013                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     17288834                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     17288834                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1003604244916                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1003604244916                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181847                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181847                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.114358                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.114358                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58049.273011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58049.273011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12655584                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12655584                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4633250                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4633250                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 214902989035                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 214902989035                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030647                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030647                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46382.774302                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46382.774302                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    141759000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    141759000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.457099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.457099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 79194.972067                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 79194.972067                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       731500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       731500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004086                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004086                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 45718.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45718.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       982500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       982500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5712.209302                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5712.209302                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       810500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       810500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044537                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044537                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4712.209302                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4712.209302                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912020                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912020                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92464722000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92464722000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100253                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100253                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434243                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434243                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101384.533234                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101384.533234                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912020                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912020                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91552702000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91552702000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434243                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434243                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100384.533234                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100384.533234                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999404                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          536763892                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32423642                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.554707                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999404                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1148326682                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1148326682                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36674932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28889392                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              303333                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65891738                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36674932                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28889392                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24081                       # number of overall hits
system.l2.overall_hits::.cpu1.data             303333                       # number of overall hits
system.l2.overall_hits::total                65891738                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            236733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3533102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2292669                       # number of demand (read+write) misses
system.l2.demand_misses::total                6066270                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           236733                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3533102                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3766                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2292669                       # number of overall misses
system.l2.overall_misses::total               6066270                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  19302300496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 381899001441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    336719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 254339523376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     655877544813                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  19302300496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 381899001441                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    336719500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 254339523376                       # number of overall miss cycles
system.l2.overall_miss_latency::total    655877544813                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36911665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32422494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2596002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71958008                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36911665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32422494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2596002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71958008                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.006414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.108971                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.135239                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883154                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084303                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.006414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.108971                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.135239                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883154                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084303                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81536.163087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108091.699996                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89410.382369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110935.997903                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108118.752514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81536.163087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108091.699996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89410.382369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110935.997903                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108118.752514                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             247447                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7552                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.765757                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6072432                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3818930                       # number of writebacks
system.l2.writebacks::total                   3818930                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         135791                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              148471                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        135791                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             148471                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       236716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3397311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2280016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5917799                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       236716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3397311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2280016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6427343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12345142                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  16934074496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 338144617733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    298602000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 230580266431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 585957560660                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  16934074496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 338144617733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    298602000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 230580266431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 625389790958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1211347351618                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.006413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.104783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.134880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.878280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082240                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.006413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.104783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.134880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.878280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171560                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71537.515402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99533.018241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        79500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101130.986112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99016.130940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71537.515402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99533.018241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        79500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101130.986112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97301.449597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98123.403653                       # average overall mshr miss latency
system.l2.replacements                       18892569                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7586719                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7586719                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7586719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7586719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64180246                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64180246                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64180246                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64180246                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6427343                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6427343                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 625389790958                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 625389790958                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97301.449597                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97301.449597                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 61                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.954545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.703704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.859155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5773.809524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3975.409836                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       850000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       375500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1225500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.954545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.859155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20238.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19763.157895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20090.163934                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       204000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       204000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        20400                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        13600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       196000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       296500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19766.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3477222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           126342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3603564                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2067125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1460079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3527204                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 225848421471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162814851697                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  388663273168                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5544347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7130768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.372835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.920360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.494646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109257.263819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111510.987897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110190.188367                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        81418                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        10415                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91833                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1985707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1449664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3435371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 199251677589                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147497995229                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 346749672818                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.358150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.913795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.481767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100342.939612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101746.332412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100935.145816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36674932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36699013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       236733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           240499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  19302300496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    336719500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  19639019996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36911665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36939512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.006414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.135239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81536.163087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89410.382369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81659.466343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       236716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       240472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  16934074496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    298602000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  17232676496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.006413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.134880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71537.515402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst        79500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71661.883695                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25412170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       176991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25589161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1465977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       832590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2298567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 156050579970                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91524671679                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 247575251649                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26878147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1009581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27887728                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.054542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.824689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106448.177543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109927.661489                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107708.520852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54373                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56611                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1411604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       830352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2241956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 138892940144                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83082271202                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 221975211346                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.052519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.822472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98393.699751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100056.688250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99009.619879                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                72                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          239                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           95                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             334                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2672972                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1997472                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4670444                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          289                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          117                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           406                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.826990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.811966                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.822660                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11183.983264                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21026.021053                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13983.365269                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           87                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          188                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          247                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3779980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1201493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4981473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.650519                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.504274                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.608374                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20106.276596                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20364.288136                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20167.906883                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999935                       # Cycle average of tags in use
system.l2.tags.total_refs                   149953644                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18892728                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.937109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.179044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.862089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.242443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.023710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.487823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.204826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.518423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.175663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.038872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.206325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1168696528                       # Number of tag accesses
system.l2.tags.data_accesses               1168696528                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      15149760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     217513024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        240384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     145933312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    408113728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          786950208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     15149760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       240384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15390144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244411520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244411520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         236715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3398641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2280208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6376777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12296097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3818930                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3818930                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11489356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        164958685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           182304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        110673682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    309507461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             596811486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11489356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       182304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11671659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185358109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185358109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185358109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11489356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       164958685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          182304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       110673682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    309507461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            782169595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3726036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    236715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3293169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2265242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6376499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005670530750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228950                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228950                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22197036                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3507121                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12296097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3818930                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12296097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3818930                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 120716                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 92894                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            606058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            606498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            611612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            608260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1797824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1554513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            730658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            620930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            615086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            609156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           612390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           603107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           656892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           603642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           662823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           675932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           244602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234309                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 535780672084                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60876905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            764069065834                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44005.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62755.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8274799                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1717670                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12296097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3818930                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3263498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1958247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  954631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  858543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  690887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  563173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  496696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  460035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  415757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  379459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 398807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 683172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 351903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 231492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 188836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 143078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  93961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  40042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 225607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 234132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 224825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5908914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.229106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.202778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.692973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4141804     70.09%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       966483     16.36%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       106093      1.80%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70256      1.19%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        74020      1.25%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        71725      1.21%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56600      0.96%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50784      0.86%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       371149      6.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5908914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.179118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.474530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    489.002118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228945    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-98303            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228950                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.256154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.807941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           201639     88.07%     88.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2940      1.28%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16748      7.32%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5296      2.31%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1564      0.68%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              475      0.21%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              201      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               61      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228950                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              779224384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7725824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238464640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               786950208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244411520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       590.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    596.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1318590877000                       # Total gap between requests
system.mem_ctrls.avgGap                      81823.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     15149760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    210762816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       240384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    144975488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    408095936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238464640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11489355.600352996960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 159839425.862572610378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 182303.696998187079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 109947282.000949755311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 309493967.413536429405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180848082.548513054848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       236715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3398641                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2280208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6376777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3818930                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7187597767                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 198058797203                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    140909123                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136147791844                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 422533969897                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31845120287516                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30363.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58275.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37515.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59708.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66261.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8338754.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20270788440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10774164390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35978659920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9757307520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     104088054720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     325602169890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     232147613280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       738618758160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.157624                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 599384681086                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44030480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 675175761414                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21918914640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11650164240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50953560420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9692464680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     104088054720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     459582318900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     119322224640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       777207702240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.422913                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 304040721690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44030480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 970519720810                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12617237129.411764                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62577520041.807808                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 508838975000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   246125766500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1072465156000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21605385                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21605385                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21605385                       # number of overall hits
system.cpu1.icache.overall_hits::total       21605385                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36006                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36006                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36006                       # number of overall misses
system.cpu1.icache.overall_misses::total        36006                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    790167000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    790167000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    790167000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    790167000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21641391                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21641391                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21641391                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21641391                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001664                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001664                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001664                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001664                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21945.425762                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21945.425762                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21945.425762                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21945.425762                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27815                       # number of writebacks
system.cpu1.icache.writebacks::total            27815                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8159                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8159                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8159                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8159                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27847                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27847                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    645795000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    645795000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    645795000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    645795000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001287                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001287                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001287                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001287                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23190.828455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23190.828455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23190.828455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23190.828455                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27815                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21605385                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21605385                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36006                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36006                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    790167000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    790167000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21641391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21641391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001664                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001664                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21945.425762                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21945.425762                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8159                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8159                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    645795000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    645795000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001287                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001287                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23190.828455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23190.828455                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991192                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18244060                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27815                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           655.907244                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        361673500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991192                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43310629                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43310629                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31644678                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31644678                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31644678                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31644678                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9677301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9677301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9677301                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9677301                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 970450153716                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 970450153716                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 970450153716                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 970450153716                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41321979                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41321979                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41321979                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41321979                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.234193                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.234193                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.234193                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.234193                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100281.075655                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100281.075655                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100281.075655                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100281.075655                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13468253                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       340652                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           177209                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4179                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.002082                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.515195                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2595849                       # number of writebacks
system.cpu1.dcache.writebacks::total          2595849                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7854149                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7854149                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7854149                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7854149                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1823152                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1823152                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1823152                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1823152                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 186748951584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 186748951584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 186748951584                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 186748951584                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044121                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102431.915487                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102431.915487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102431.915487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102431.915487                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2595849                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26776170                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26776170                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5528911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5528911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 451544476500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 451544476500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32305081                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32305081                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.171147                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.171147                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81669.695262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81669.695262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4519085                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4519085                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1009826                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1009826                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  95536601000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  95536601000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94606.992690                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94606.992690                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4868508                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4868508                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4148390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4148390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 518905677216                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 518905677216                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.460068                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.460068                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 125086.039937                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125086.039937                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3335064                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3335064                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813326                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813326                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91212350584                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91212350584                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090200                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090200                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112147.343850                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112147.343850                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          383                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          383                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          113                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3424500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3424500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.227823                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.227823                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30305.309735                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30305.309735                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2743500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2743500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094758                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094758                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 58372.340426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58372.340426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       586000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       586000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.241611                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.241611                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5425.925926                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5425.925926                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       478000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       478000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.241611                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.241611                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4425.925926                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4425.925926                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326315                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326315                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773681                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773681                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76864972500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76864972500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368420                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368420                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99349.696451                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99349.696451                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773681                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773681                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76091291500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76091291500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368420                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368420                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98349.696451                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98349.696451                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.459018                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35565282                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2596721                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.696228                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        361685000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.459018                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920594                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920594                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89442586                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89442586                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1318590922500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64827991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11405649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64371630                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15073640                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11860482                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             356                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7131539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7131538                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36939512                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27888480                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          406                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          406                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110734961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97269960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        83509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7788992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215877422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4724690944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4150114944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3562368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332278464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9210646720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30755123                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244508992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102715399                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.252908                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               95790378     93.26%     93.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6886058      6.70%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38926      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     37      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102715399                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143920680185                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48644393516                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55369638207                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3895832090                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41778484                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1462697982000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 418782                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707308                       # Number of bytes of host memory used
host_op_rate                                   419987                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3783.02                       # Real time elapsed on the host
host_tick_rate                               38093161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584258532                       # Number of instructions simulated
sim_ops                                    1588818794                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.144107                       # Number of seconds simulated
sim_ticks                                144107059500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.741916                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               45569954                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            45687867                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7140618                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         46759382                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21811                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36059                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14248                       # Number of indirect misses.
system.cpu0.branchPred.lookups               46897303                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8523                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41815                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3645963                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21490440                       # Number of branches committed
system.cpu0.commit.bw_lim_events               256829                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         402620                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       31347612                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74189959                       # Number of instructions committed
system.cpu0.commit.committedOps              74368236                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    273353834                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.272059                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.751611                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    233582064     85.45%     85.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16139217      5.90%     91.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     14411787      5.27%     96.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8704044      3.18%     99.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       121374      0.04%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        89877      0.03%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        36694      0.01%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11948      0.00%     99.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       256829      0.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    273353834                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27629846                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46782                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70488437                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11803555                       # Number of loads committed
system.cpu0.commit.membars                     286548                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       286743      0.39%      0.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40968122     55.09%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2560      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66315      0.09%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        102219      0.14%     60.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35497      0.05%     60.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443226      4.63%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1555613      2.09%     67.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3924796      5.28%     72.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10289757     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10284882     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74368236                       # Class of committed instruction
system.cpu0.commit.refs                      26055048                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74189959                       # Number of Instructions Simulated
system.cpu0.committedOps                     74368236                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.862480                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.862480                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            183302980                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3495508                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            35064203                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             120184619                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                37005076                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 52177823                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3648947                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3479193                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3767593                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   46897303                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 26937020                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    240550728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3013421                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     143520413                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14287210                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.163658                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          32207930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          45591765                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.500844                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         279902419                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.515605                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               196855286     70.33%     70.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31565825     11.28%     81.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43726927     15.62%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6893373      2.46%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  372669      0.13%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   18842      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  309713      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  102274      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   57510      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           279902419                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 27264059                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18487103                       # number of floating regfile writes
system.cpu0.idleCycles                        6654825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3670812                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                28485954                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.321300                       # Inst execution rate
system.cpu0.iew.exec_refs                    30665008                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14308761                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25637240                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             16580834                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            167114                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6080007                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14472998                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          105688306                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             16356247                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3973445                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92070823                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                263576                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             71740069                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3648947                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             72033767                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       251584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            4482                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1208                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4777279                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       221516                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1208                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        83222                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3587590                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 61005135                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91189632                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.642003                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 39165507                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.318225                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91202852                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               113305556                       # number of integer regfile reads
system.cpu0.int_regfile_writes               29783754                       # number of integer regfile writes
system.cpu0.ipc                              0.258901                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.258901                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           288572      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             52796400     54.97%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2878      0.00%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  617      0.00%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              70419      0.07%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620805      3.77%     59.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             171882      0.18%     59.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35509      0.04%     59.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443431      3.59%     62.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472615      4.66%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2855265      2.97%     70.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3936651      4.10%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       14011415     14.59%     89.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10337808     10.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              96044267                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               36622710                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           74918927                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     32440747                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          55205146                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     616191                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006416                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  32582      5.29%      5.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    12      0.00%      5.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     67      0.01%      5.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    2      0.00%      5.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  284      0.05%      5.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1484      0.24%      5.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                14613      2.37%      7.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              425860     69.11%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 96096     15.60%     92.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28608      4.64%     97.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13266      2.15%     99.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3317      0.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              59749176                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         399880842                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     58748885                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         81804512                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 105155754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 96044267                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             532552                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       31320154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2192624                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        129932                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16817620                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    279902419                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.343135                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.722831                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          216386065     77.31%     77.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           38444960     13.74%     91.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18663157      6.67%     97.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5707744      2.04%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             496492      0.18%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             102942      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              69694      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              20001      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11364      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      279902419                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.335166                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4066028                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3495621                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            16580834                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14472998                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               12237944                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7055207                       # number of misc regfile writes
system.cpu0.numCycles                       286557244                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1656875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              103013740                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38479089                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5500098                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                42253576                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18672749                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               158573                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            179710786                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             118715722                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           68673374                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50176775                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42581133                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3648947                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             62363893                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30194352                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         50550873                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       129159913                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18445488                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            124109                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22927093                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        124629                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   378794339                       # The number of ROB reads
system.cpu0.rob.rob_writes                  217980869                       # The number of ROB writes
system.cpu0.timesIdled                          67215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1815                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.823805                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               45239214                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            45319064                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7065439                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         46282877                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17499                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          25335                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7836                       # Number of indirect misses.
system.cpu1.branchPred.lookups               46404970                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3777                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41396                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3606335                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21375096                       # Number of branches committed
system.cpu1.commit.bw_lim_events               266205                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         401547                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31413492                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73464848                       # Number of instructions committed
system.cpu1.commit.committedOps              73643089                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    270276277                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.272473                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.751968                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    230916760     85.44%     85.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15890055      5.88%     91.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14317689      5.30%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8696130      3.22%     99.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        98073      0.04%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        52464      0.02%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27293      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11608      0.00%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       266205      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    270276277                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27646258                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30372                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69760916                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11724272                       # Number of loads committed
system.cpu1.commit.membars                     286382                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       286382      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40658116     55.21%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            418      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69484      0.09%     55.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        106629      0.14%     60.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        37113      0.05%     60.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444761      4.68%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1472945      2.00%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3578778      4.86%     72.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292723     13.98%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10287842     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73643089                       # Class of committed instruction
system.cpu1.commit.refs                      25632288                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73464848                       # Number of Instructions Simulated
system.cpu1.committedOps                     73643089                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.802237                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.802237                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            181836269                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3459884                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            34933088                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             119517722                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                36035830                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51539950                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3608703                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3327262                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3784618                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   46404970                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 26828253                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    238537337                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3000924                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     142320228                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 205                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               14135614                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.166129                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31199983                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          45256713                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.509504                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         276805370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.515464                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.877997                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               194324620     70.20%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31259214     11.29%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43644681     15.77%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6940139      2.51%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  356209      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17535      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   98175      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  105777      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   59020      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           276805370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 27286379                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                18506122                       # number of floating regfile writes
system.cpu1.idleCycles                        2525428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3636320                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                28387882                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.327488                       # Inst execution rate
system.cpu1.iew.exec_refs                    30298241                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13967046                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               25764037                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16510267                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            148471                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6057735                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14117516                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105028786                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16331195                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3968130                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             91477437                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                264908                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             71133834                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3608703                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             71429846                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       251046                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1145                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          873                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4785995                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       209500                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           873                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        82394                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3553926                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 60906750                       # num instructions consuming a value
system.cpu1.iew.wb_count                     90556025                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.643453                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 39190644                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.324189                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      90568578                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112314397                       # number of integer regfile reads
system.cpu1.int_regfile_writes               29561505                       # number of integer regfile writes
system.cpu1.ipc                              0.263003                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.263003                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           287951      0.30%      0.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52554517     55.06%     55.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 444      0.00%     55.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              74071      0.08%     55.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620620      3.79%     59.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             180935      0.19%     59.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          37128      0.04%     59.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3444925      3.61%     63.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4472361      4.69%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2820404      2.95%     70.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586003      3.76%     74.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       14019291     14.69%     89.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10346725     10.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              95445567                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               36655366                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           74984018                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     32467498                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          55266566                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     592779                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006211                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  33249      5.61%      5.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    2      0.00%      5.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  297      0.05%      5.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1543      0.26%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                14216      2.40%      8.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              425846     71.84%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 98625     16.64%     96.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1595      0.27%     97.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            14039      2.37%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3367      0.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              59095029                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         395501737                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     58088527                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         81148775                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 104532631                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 95445567                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             496155                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31385697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2196472                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         94608                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16832397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    276805370                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.344811                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.724626                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          213777439     77.23%     77.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38053037     13.75%     90.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18551158      6.70%     97.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5734711      2.07%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             500304      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              90879      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              65888      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              20490      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11464      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      276805370                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.341694                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4155545                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3511091                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16510267                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14117516                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12262530                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7065693                       # number of misc regfile writes
system.cpu1.numCycles                       279330798                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8789351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              102737608                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38203937                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5266267                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                41242832                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18706156                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               166962                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            178688778                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             118054557                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           68465516                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 49593971                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              41514962                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3608703                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61367897                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                30261579                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         50583432                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       128105346                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18254359                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            106382                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23079004                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        107083                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   375054927                       # The number of ROB reads
system.cpu1.rob.rob_writes                  216642953                       # The number of ROB writes
system.cpu1.timesIdled                          28605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2021390                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1503744                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4076854                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              20396                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                367260                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3900000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7765766                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74843                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        26314                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3517112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2963340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7034149                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2989654                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2699859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2422847                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1443429                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5876                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3593                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1189506                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1189470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2699860                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           605                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11655051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11655051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    403979648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               403979648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7817                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3899440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3899440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3899440                       # Request fanout histogram
system.membus.respLayer1.occupancy        20282311789                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18178800535                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   144107059500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   144107059500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                780                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          390                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2124698.717949                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4512743.940625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     33102500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            390                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   143278427000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    828632500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     26863699                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        26863699                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     26863699                       # number of overall hits
system.cpu0.icache.overall_hits::total       26863699                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73321                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73321                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73321                       # number of overall misses
system.cpu0.icache.overall_misses::total        73321                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5256409498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5256409498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5256409498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5256409498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     26937020                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     26937020                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     26937020                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     26937020                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002722                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002722                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002722                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002722                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71690.368353                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71690.368353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71690.368353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71690.368353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3255                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.208333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67190                       # number of writebacks
system.cpu0.icache.writebacks::total            67190                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6130                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6130                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6130                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6130                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67191                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67191                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4834560498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4834560498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4834560498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4834560498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002494                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002494                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002494                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002494                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71952.501049                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71952.501049                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71952.501049                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71952.501049                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67190                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     26863699                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       26863699                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73321                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73321                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5256409498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5256409498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     26937020                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     26937020                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71690.368353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71690.368353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6130                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6130                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4834560498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4834560498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002494                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002494                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71952.501049                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71952.501049                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           26931107                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67222                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           400.629362                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         53941230                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        53941230                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16114558                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16114558                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16114558                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16114558                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13589498                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13589498                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13589498                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13589498                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1012835995532                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1012835995532                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1012835995532                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1012835995532                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     29704056                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29704056                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     29704056                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29704056                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.457496                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.457496                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.457496                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.457496                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74530.788079                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74530.788079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74530.788079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74530.788079                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     26750829                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          478                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           370845                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    72.134798                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1724488                       # number of writebacks
system.cpu0.dcache.writebacks::total          1724488                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11888193                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11888193                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11888193                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11888193                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1701305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1701305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1701305                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1701305                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 156773115951                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 156773115951                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 156773115951                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 156773115951                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057275                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057275                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057275                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057275                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92148.742260                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92148.742260                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92148.742260                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92148.742260                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1724488                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11363135                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11363135                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4203490                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4203490                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 279295053000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 279295053000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     15566625                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15566625                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.270032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.270032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66443.610666                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66443.610666                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3435664                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3435664                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       767826                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       767826                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  69170178500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  69170178500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049325                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049325                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90085.746641                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90085.746641                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4751423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4751423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9386008                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9386008                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 733540942532                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 733540942532                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14137431                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14137431                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.663912                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.663912                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78152.601461                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78152.601461                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8452529                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8452529                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933479                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933479                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87602937451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87602937451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93845.643502                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93845.643502                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        72402                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        72402                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          924                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          924                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     35684000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     35684000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        73326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        73326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012601                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012601                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38619.047619                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38619.047619                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          515                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          515                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          409                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          409                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      8044000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8044000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005578                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005578                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19667.481663                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19667.481663                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        70312                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        70312                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1889                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1889                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13641000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13641000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        72201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        72201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026163                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026163                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7221.281101                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7221.281101                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1881                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1881                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11777000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11777000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026052                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026052                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6261.031366                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6261.031366                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       334000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       334000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       317000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       317000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9851                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9851                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31964                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31964                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2982865311                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2982865311                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41815                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41815                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.764415                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.764415                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 93319.525435                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 93319.525435                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31959                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31959                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2950901311                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2950901311                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.764295                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.764295                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 92333.968866                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 92333.968866                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.954762                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18004248                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1730582                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.403580                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.954762                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998586                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998586                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         61513346                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        61513346                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12404                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              278351                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              266599                       # number of demand (read+write) hits
system.l2.demand_hits::total                   567422                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12404                       # number of overall hits
system.l2.overall_hits::.cpu0.data             278351                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10068                       # number of overall hits
system.l2.overall_hits::.cpu1.data             266599                       # number of overall hits
system.l2.overall_hits::total                  567422                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             54787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1443607                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1414707                       # number of demand (read+write) misses
system.l2.demand_misses::total                2934101                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            54787                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1443607                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21000                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1414707                       # number of overall misses
system.l2.overall_misses::total               2934101                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4588620490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 153647661247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1863805992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 150781586219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     310881673948                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4588620490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 153647661247                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1863805992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 150781586219                       # number of overall miss cycles
system.l2.overall_miss_latency::total    310881673948                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1721958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1681306                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3501523                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1721958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1681306                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3501523                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.815392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.838352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.675937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.841433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.837950                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.815392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.838352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.675937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.841433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.837950                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83753.819154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106433.164460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88752.666286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106581.494415                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105954.660030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83753.819154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106433.164460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88752.666286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106581.494415                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105954.660030                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             374556                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6638                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      56.426032                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    747881                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2422844                       # number of writebacks
system.l2.writebacks::total                   2422844                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         126524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         114751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              242125                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        126524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        114751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             242125                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1317083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1299956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2691976                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1317083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1299956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1203506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3895482                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4016423493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 130612383915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1632709995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128858714889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 265120232292                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4016423493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 130612383915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1632709995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128858714889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 157659784902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 422780017194                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.808323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.764875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.663866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.773182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.768801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.808323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.764875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.663866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.773182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.112511                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73950.940731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99167.921775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79161.696727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99125.443391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98485.362534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73950.940731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99167.921775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79161.696727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99125.443391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 131000.414541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108530.861443                       # average overall mshr miss latency
system.l2.replacements                        6842961                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2453536                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2453536                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2453540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2453540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       990225                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           990225                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       990231                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       990231                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1203506                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1203506                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 157659784902                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 157659784902                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 131000.414541                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 131000.414541                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             133                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             244                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  377                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           656                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           631                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1287                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1241500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1887000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3128500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          789                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          875                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1664                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.831432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.721143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.773438                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1892.530488                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2990.491284                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2430.846931                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          653                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          624                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1277                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13088499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     12615499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     25703998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.827630                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.713143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.767428                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20043.643185                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20217.145833                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20128.424432                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 93                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          191                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          198                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              389                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       878500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       517000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1395500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            482                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.823276                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.792000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807054                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4599.476440                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2611.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3587.403599                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          185                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          192                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          377                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4029499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3965999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7995498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.797414                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.768000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.782158                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21781.075676                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20656.244792                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21208.217507                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           232921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           222293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                455214                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         726788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         698519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1425307                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  86284571803                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  83193195283                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  169477767086                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       959709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       920812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1880521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.757300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.758590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.757932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118720.413385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119099.402139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118906.149402                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       125771                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       114054                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           239825                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       601017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       584465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1185482                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70461347458                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68478569937                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138939917395                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.626249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.634728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.630401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 117236.862615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117164.534980                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117201.203726                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        54787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4588620490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1863805992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6452426482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          98259                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.815392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.675937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.771298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83753.819154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88752.666286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85138.961590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          475                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          375                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           850                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4016423493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1632709995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5649133488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.808323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.663866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.762648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73950.940731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79161.696727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75385.103327                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        45430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        44306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             89736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       716819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       716188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1433007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  67363089444                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  67588390936                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 134951480380                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       762249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       760494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1522743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.940400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.941741                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.941070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93975.033368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94372.414696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94173.636542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          753                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          697                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1450                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       716066                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       715491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1431557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  60151036457                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  60380144952                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 120531181409                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.939412                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.940824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.940117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84002.084245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84389.803578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84195.866046                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          340                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           97                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               437                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          660                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          216                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             876                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15864458                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3275967                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19140425                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1000                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          313                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1313                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.660000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.690096                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.667174                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24037.057576                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15166.513889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21849.800228                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          230                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           46                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          276                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          430                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          170                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          600                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8915898                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3720410                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12636308                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.430000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.543131                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.456969                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20734.646512                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21884.764706                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21060.513333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999823                       # Cycle average of tags in use
system.l2.tags.total_refs                     7902797                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6843733                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.154749                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.459147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.466073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.665260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.262213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       13.610896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.536234                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.382174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.007282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.213520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.212670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.180254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62433717                       # Number of tag accesses
system.l2.tags.data_accesses                 62433717                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3475904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      84439040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1320000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83307520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     76374528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          248916992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3475904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1320000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4795904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155062208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155062208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1319360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1301680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1193352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3889328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2422847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2422847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         24120290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        585946589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9159857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        578094649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    529984640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1727306024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     24120290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9159857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33280146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1076020901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1076020901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1076020901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        24120290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       585946589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9159857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       578094649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    529984640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2803326925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2419110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1312530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1296765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1193261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005653181000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       146616                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       146616                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6904813                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2288811                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3889329                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2422853                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3889329                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2422853                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11841                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3743                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            235185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            235828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            251555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            253918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            250640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            263387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            240365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            250577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            236476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            237988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           234382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           237790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           240060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           240944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           233234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           235159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149073                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 199507258926                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19387440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            272210158926                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51452.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70202.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        44                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2985797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2112240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3889329                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2422853                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  832275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  697442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  370054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  285727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  246917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  209042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  150587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  131898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  113482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  110428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 198429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 106895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  70447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  59647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  49895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  40929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  29464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  76364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 113509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 123667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 142942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 160846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 136997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 136583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 138110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 138771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 141380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  43217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  39061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  35877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  33427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  32389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  30797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  28580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  27433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  26611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  25601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  25515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  23655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  18131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     88                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1198565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    336.220250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.010675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.153877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       715466     59.69%     59.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116538      9.72%     69.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23953      2.00%     71.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11531      0.96%     72.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9818      0.82%     73.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8257      0.69%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7065      0.59%     74.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6406      0.53%     75.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       299531     24.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1198565                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       146616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.446486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.953729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.135080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       146600     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        146616                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       146616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.499666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.467842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           117047     79.83%     79.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2272      1.55%     81.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14329      9.77%     91.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10748      7.33%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1409      0.96%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              487      0.33%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              270      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        146616                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              248159232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  757824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154823360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               248917056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155062592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1722.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1074.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1727.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1076.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  144107081500                       # Total gap between requests
system.mem_ctrls.avgGap                      22829.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3475648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     84001920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1320000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82992960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     76368704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154823360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 24118513.083670269698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 582913288.852445125580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9159856.599530434236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 575911827.553458690643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 529944225.251504778862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1074363466.558694124222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1319360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1301680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1193352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2422853                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1767654878                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  75931439142                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    774159532                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  74897733679                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 118839171695                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3776070136199                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32546.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57551.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37535.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57539.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     99584.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1558522.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4050150720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2152709955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13537675620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6252839640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      11375757120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62972344860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2307768000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       102649245915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        712.312404                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5254089971                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4812080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 134040889529                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4507610520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2395844220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14147588700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6374940660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      11375757120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62896381530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2371737120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       104069859870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        722.170449                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5417641465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4812080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 133877338035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1238                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          620                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7164467.741935                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   14040673.301745                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          620    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    100895500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            620                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   139665089500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4441970000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     26794719                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26794719                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     26794719                       # number of overall hits
system.cpu1.icache.overall_hits::total       26794719                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33533                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33533                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33533                       # number of overall misses
system.cpu1.icache.overall_misses::total        33533                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2201755499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2201755499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2201755499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2201755499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     26828252                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26828252                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     26828252                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26828252                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001250                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001250                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001250                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001250                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65659.365371                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65659.365371                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65659.365371                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65659.365371                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3108                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.090909                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31068                       # number of writebacks
system.cpu1.icache.writebacks::total            31068                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2465                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2465                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2465                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2465                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31068                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31068                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31068                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31068                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2025185999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2025185999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2025185999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2025185999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001158                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001158                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001158                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001158                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65185.592861                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65185.592861                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65185.592861                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65185.592861                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31068                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     26794719                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26794719                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33533                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33533                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2201755499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2201755499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     26828252                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26828252                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001250                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001250                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65659.365371                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65659.365371                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2465                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2465                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31068                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31068                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2025185999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2025185999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001158                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001158                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65185.592861                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65185.592861                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30214959                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31100                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           971.542090                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         53687572                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        53687572                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15960896                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15960896                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15960896                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15960896                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13339359                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13339359                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13339359                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13339359                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 993428484712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 993428484712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 993428484712                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 993428484712                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     29300255                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29300255                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     29300255                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29300255                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.455264                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.455264                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.455264                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.455264                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74473.479926                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74473.479926                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74473.479926                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74473.479926                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     26258847                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          375                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           360860                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.767408                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1681160                       # number of writebacks
system.cpu1.dcache.writebacks::total          1681160                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11680588                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11680588                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11680588                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11680588                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1658771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1658771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1658771                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1658771                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 153733831063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 153733831063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 153733831063                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 153733831063                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056613                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056613                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056613                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056613                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92679.357828                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92679.357828                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92679.357828                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92679.357828                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1681160                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11308930                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11308930                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4196955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4196955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 279207765000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 279207765000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15505885                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15505885                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.270669                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.270669                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66526.270832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66526.270832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3431860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3431860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       765095                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       765095                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  69372467000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  69372467000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.049342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90671.703514                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90671.703514                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4651966                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4651966                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      9142404                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9142404                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 714220719712                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 714220719712                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13794370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13794370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.662763                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.662763                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78121.763128                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78121.763128                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      8248728                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      8248728                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84361364063                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84361364063                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064786                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064786                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94398.153316                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94398.153316                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        72682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        72682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          731                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          731                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26266500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26266500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009957                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009957                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35932.284542                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35932.284542                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          604                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          604                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008227                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008227                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35590.231788                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35590.231788                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70366                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70366                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1849                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1849                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13511000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13511000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72215                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72215                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.025604                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.025604                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7307.193077                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7307.193077                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1844                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1844                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11687000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11687000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.025535                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.025535                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6337.852495                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6337.852495                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       534000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       534000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       514000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       514000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9616                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9616                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        31780                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        31780                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2923308343                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2923308343                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41396                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41396                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.767707                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.767707                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91985.788011                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91985.788011                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        31776                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        31776                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2891499343                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2891499343                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.767610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.767610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90996.328770                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90996.328770                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.844986                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17810896                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1688176                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.550379                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.844986                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995156                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995156                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         60662705                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        60662705                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 144107059500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1632203                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4876384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1050365                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4420118                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2224157                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6238                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3688                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9926                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           37                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           37                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1883401                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1883402                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         98259                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1533945                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1313                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1313                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       201571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5184034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        93204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5056960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10535769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8600320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220572608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3976704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    215197824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448347456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9089019                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155965696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12595969                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.246230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435636                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9520774     75.59%     75.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3048881     24.21%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  26314      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12595969                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7022672350                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2599400886                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101056954                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2536396963                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46828045                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
