INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/sources_1/new/ram_cont.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_cont'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/RAM_Cont_Sim/new/RAM_Cont_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_Cont_TB'
