-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dataflow_in_loop_out is
port (
    img_0_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_0_V_full_n : IN STD_LOGIC;
    img_0_data_stream_0_V_write : OUT STD_LOGIC;
    img_0_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_1_V_full_n : IN STD_LOGIC;
    img_0_data_stream_1_V_write : OUT STD_LOGIC;
    img_0_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_2_V_full_n : IN STD_LOGIC;
    img_0_data_stream_2_V_write : OUT STD_LOGIC;
    im_V : IN STD_LOGIC_VECTOR (17 downto 0);
    v_assign : IN STD_LOGIC_VECTOR (2 downto 0);
    re_V : IN STD_LOGIC_VECTOR (17 downto 0);
    zoom_factor_V : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    im_V_ap_vld : IN STD_LOGIC;
    v_assign_ap_vld : IN STD_LOGIC;
    re_V_ap_vld : IN STD_LOGIC;
    zoom_factor_V_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of dataflow_in_loop_out is 
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal inner_proc_U0_ap_start : STD_LOGIC;
    signal inner_proc_U0_ap_done : STD_LOGIC;
    signal inner_proc_U0_ap_continue : STD_LOGIC;
    signal inner_proc_U0_ap_idle : STD_LOGIC;
    signal inner_proc_U0_ap_ready : STD_LOGIC;
    signal inner_proc_U0_img_0_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_proc_U0_img_0_data_stream_0_V_write : STD_LOGIC;
    signal inner_proc_U0_img_0_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_proc_U0_img_0_data_stream_1_V_write : STD_LOGIC;
    signal inner_proc_U0_img_0_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_proc_U0_img_0_data_stream_2_V_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal inner_proc_U0_start_full_n : STD_LOGIC;
    signal inner_proc_U0_start_write : STD_LOGIC;

    component inner_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_0_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_0_data_stream_0_V_full_n : IN STD_LOGIC;
        img_0_data_stream_0_V_write : OUT STD_LOGIC;
        img_0_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_0_data_stream_1_V_full_n : IN STD_LOGIC;
        img_0_data_stream_1_V_write : OUT STD_LOGIC;
        img_0_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_0_data_stream_2_V_full_n : IN STD_LOGIC;
        img_0_data_stream_2_V_write : OUT STD_LOGIC;
        im_V : IN STD_LOGIC_VECTOR (17 downto 0);
        v_assign : IN STD_LOGIC_VECTOR (2 downto 0);
        re_V : IN STD_LOGIC_VECTOR (17 downto 0);
        zoom_factor_V : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    inner_proc_U0 : component inner_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => inner_proc_U0_ap_start,
        ap_done => inner_proc_U0_ap_done,
        ap_continue => inner_proc_U0_ap_continue,
        ap_idle => inner_proc_U0_ap_idle,
        ap_ready => inner_proc_U0_ap_ready,
        img_0_data_stream_0_V_din => inner_proc_U0_img_0_data_stream_0_V_din,
        img_0_data_stream_0_V_full_n => img_0_data_stream_0_V_full_n,
        img_0_data_stream_0_V_write => inner_proc_U0_img_0_data_stream_0_V_write,
        img_0_data_stream_1_V_din => inner_proc_U0_img_0_data_stream_1_V_din,
        img_0_data_stream_1_V_full_n => img_0_data_stream_1_V_full_n,
        img_0_data_stream_1_V_write => inner_proc_U0_img_0_data_stream_1_V_write,
        img_0_data_stream_2_V_din => inner_proc_U0_img_0_data_stream_2_V_din,
        img_0_data_stream_2_V_full_n => img_0_data_stream_2_V_full_n,
        img_0_data_stream_2_V_write => inner_proc_U0_img_0_data_stream_2_V_write,
        im_V => im_V,
        v_assign => v_assign,
        re_V => re_V,
        zoom_factor_V => zoom_factor_V);




    ap_done <= inner_proc_U0_ap_done;
    ap_idle <= inner_proc_U0_ap_idle;
    ap_ready <= inner_proc_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= inner_proc_U0_ap_done;
    ap_sync_ready <= inner_proc_U0_ap_ready;
    img_0_data_stream_0_V_din <= inner_proc_U0_img_0_data_stream_0_V_din;
    img_0_data_stream_0_V_write <= inner_proc_U0_img_0_data_stream_0_V_write;
    img_0_data_stream_1_V_din <= inner_proc_U0_img_0_data_stream_1_V_din;
    img_0_data_stream_1_V_write <= inner_proc_U0_img_0_data_stream_1_V_write;
    img_0_data_stream_2_V_din <= inner_proc_U0_img_0_data_stream_2_V_din;
    img_0_data_stream_2_V_write <= inner_proc_U0_img_0_data_stream_2_V_write;
    inner_proc_U0_ap_continue <= ap_continue;
    inner_proc_U0_ap_start <= ap_start;
    inner_proc_U0_start_full_n <= ap_const_logic_1;
    inner_proc_U0_start_write <= ap_const_logic_0;
end behav;
