
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.srcs/utils_1/imports/synth_1/mb_intro_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.srcs/utils_1/imports/synth_1/mb_intro_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24144
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'opnet_328' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:88]
WARNING: [Synth 8-6901] identifier 'opnet_329' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:89]
WARNING: [Synth 8-6901] identifier 'opnet_330' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:90]
WARNING: [Synth 8-6901] identifier 'opnet_328' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:90]
WARNING: [Synth 8-6901] identifier 'opnet_329' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:90]
WARNING: [Synth 8-6901] identifier 'opnet_330' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:91]
WARNING: [Synth 8-6901] identifier 'opnet_331' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:92]
WARNING: [Synth 8-6901] identifier 'opnet_332' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:93]
WARNING: [Synth 8-6901] identifier 'opnet_333' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:94]
WARNING: [Synth 8-6901] identifier 'opnet_331' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:94]
WARNING: [Synth 8-6901] identifier 'opnet_332' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:94]
WARNING: [Synth 8-6901] identifier 'opnet_333' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:95]
WARNING: [Synth 8-6901] identifier 'opnet_336' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:130]
WARNING: [Synth 8-6901] identifier 'opnet_337' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:131]
WARNING: [Synth 8-6901] identifier 'opnet_338' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:132]
WARNING: [Synth 8-6901] identifier 'opnet_336' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:132]
WARNING: [Synth 8-6901] identifier 'opnet_337' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:132]
WARNING: [Synth 8-6901] identifier 'opnet_338' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:133]
WARNING: [Synth 8-6901] identifier 'opnet_339' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:134]
WARNING: [Synth 8-6901] identifier 'opnet_340' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:135]
WARNING: [Synth 8-6901] identifier 'opnet_341' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_339' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_340' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_341' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:137]
WARNING: [Synth 8-6901] identifier 'opnet_342' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:228]
WARNING: [Synth 8-6901] identifier 'opnet_343' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:229]
WARNING: [Synth 8-6901] identifier 'opnet_342' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:230]
WARNING: [Synth 8-6901] identifier 'opnet_342' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:230]
WARNING: [Synth 8-6901] identifier 'opnet_343' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:230]
WARNING: [Synth 8-6901] identifier 'opnet_343' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:230]
INFO: [Synth 8-11241] undeclared symbol 'npos_x', assumed default net type 'wire' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:51]
INFO: [Synth 8-11241] undeclared symbol 'npos_y', assumed default net type 'wire' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:52]
WARNING: [Synth 8-8895] 'npos_x' is already implicitly declared on line 51 [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:53]
WARNING: [Synth 8-8895] 'npos_y' is already implicitly declared on line 52 [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:54]
WARNING: [Synth 8-6901] identifier 'opnet_7' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:105]
WARNING: [Synth 8-6901] identifier 'opnet_8' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:106]
WARNING: [Synth 8-6901] identifier 'opnet_7' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:106]
WARNING: [Synth 8-6901] identifier 'opnet_9' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:107]
WARNING: [Synth 8-6901] identifier 'opnet_8' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:108]
WARNING: [Synth 8-6901] identifier 'opnet_9' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:109]
WARNING: [Synth 8-6901] identifier 'opnet_10' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:110]
WARNING: [Synth 8-6901] identifier 'opnet_11' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:111]
WARNING: [Synth 8-6901] identifier 'opnet_10' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:111]
WARNING: [Synth 8-6901] identifier 'opnet_12' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:112]
WARNING: [Synth 8-6901] identifier 'opnet_11' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:113]
WARNING: [Synth 8-6901] identifier 'opnet_12' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:114]
WARNING: [Synth 8-6901] identifier 'opnet_13' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:118]
WARNING: [Synth 8-6901] identifier 'opnet_14' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:119]
WARNING: [Synth 8-6901] identifier 'opnet_15' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:120]
WARNING: [Synth 8-6901] identifier 'opnet_16' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:121]
WARNING: [Synth 8-6901] identifier 'opnet_17' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:122]
WARNING: [Synth 8-6901] identifier 'opnet_13' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:122]
WARNING: [Synth 8-6901] identifier 'opnet_15' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:122]
WARNING: [Synth 8-6901] identifier 'opnet_18' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:123]
WARNING: [Synth 8-6901] identifier 'opnet_14' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:123]
WARNING: [Synth 8-6901] identifier 'opnet_16' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:123]
WARNING: [Synth 8-6901] identifier 'opnet_17' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:124]
WARNING: [Synth 8-6901] identifier 'opnet_18' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:125]
WARNING: [Synth 8-6901] identifier 'opnet_19' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:128]
WARNING: [Synth 8-6901] identifier 'opnet_20' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:129]
WARNING: [Synth 8-6901] identifier 'opnet_21' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:130]
WARNING: [Synth 8-6901] identifier 'opnet_19' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:130]
WARNING: [Synth 8-6901] identifier 'opnet_20' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:130]
WARNING: [Synth 8-6901] identifier 'opnet_21' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:131]
WARNING: [Synth 8-6901] identifier 'opnet_22' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:134]
WARNING: [Synth 8-6901] identifier 'opnet_23' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:135]
WARNING: [Synth 8-6901] identifier 'opnet_24' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_22' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_23' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_24' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:137]
WARNING: [Synth 8-6901] identifier 'opnet_25' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:138]
WARNING: [Synth 8-6901] identifier 'opnet_26' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:139]
WARNING: [Synth 8-6901] identifier 'opnet_27' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:140]
WARNING: [Synth 8-6901] identifier 'opnet_25' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:140]
WARNING: [Synth 8-6901] identifier 'opnet_26' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:140]
WARNING: [Synth 8-6901] identifier 'opnet_27' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:141]
WARNING: [Synth 8-6901] identifier 'opnet_28' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:142]
WARNING: [Synth 8-6901] identifier 'opnet_28' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:143]
WARNING: [Synth 8-6901] identifier 'opnet_29' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:144]
WARNING: [Synth 8-6901] identifier 'opnet_29' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:145]
WARNING: [Synth 8-6901] identifier 'opnet_30' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:147]
WARNING: [Synth 8-6901] identifier 'opnet_31' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:148]
WARNING: [Synth 8-6901] identifier 'opnet_32' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:149]
WARNING: [Synth 8-6901] identifier 'opnet_30' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:149]
WARNING: [Synth 8-6901] identifier 'opnet_31' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:149]
WARNING: [Synth 8-6901] identifier 'opnet_33' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:150]
WARNING: [Synth 8-6901] identifier 'opnet_34' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:151]
WARNING: [Synth 8-6901] identifier 'opnet_32' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:151]
WARNING: [Synth 8-6901] identifier 'opnet_33' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:151]
WARNING: [Synth 8-6901] identifier 'opnet_34' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:152]
WARNING: [Synth 8-6901] identifier 'opnet_35' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:155]
WARNING: [Synth 8-6901] identifier 'opnet_36' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:156]
WARNING: [Synth 8-6901] identifier 'opnet_35' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:156]
WARNING: [Synth 8-6901] identifier 'opnet_36' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:157]
WARNING: [Synth 8-6901] identifier 'opnet_37' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:158]
WARNING: [Synth 8-6901] identifier 'opnet_38' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:159]
WARNING: [Synth 8-6901] identifier 'opnet_37' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:160]
WARNING: [Synth 8-6901] identifier 'opnet_38' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:161]
WARNING: [Synth 8-6901] identifier 'opnet_39' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:162]
WARNING: [Synth 8-6901] identifier 'opnet_40' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:163]
WARNING: [Synth 8-6901] identifier 'opnet_39' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:164]
WARNING: [Synth 8-6901] identifier 'opnet_40' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:165]
WARNING: [Synth 8-6901] identifier 'opnet_41' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:168]
WARNING: [Synth 8-6901] identifier 'opnet_41' is used before its declaration [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:169]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1218.883 ; gain = 409.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:16]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:2]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:12]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:12]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:12]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/hex_driver.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_2' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_2' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_3' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_3' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_1' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_1' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_0' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.srcs/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.srcs/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_0' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:99]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:99]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/.Xil/Vivado-13932-Kobe_Laptop/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'obb_reg' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/obb_reg.sv:4]
	Parameter X_INIT bound to: 10 - type: integer 
	Parameter Y_INIT bound to: 32 - type: integer 
	Parameter X_VEL_INIT bound to: 0.300000 - type: double 
	Parameter Y_VEL_INIT bound to: -0.100000 - type: double 
	Parameter MASS_INIT bound to: 4 - type: integer 
	Parameter ANGLE_INIT bound to: 0.700000 - type: double 
	Parameter OMEGA_INIT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obb_reg' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/obb_reg.sv:4]
INFO: [Synth 8-6157] synthesizing module 'obb_reg__parameterized0' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/obb_reg.sv:4]
	Parameter X_INIT bound to: 45 - type: integer 
	Parameter Y_INIT bound to: 32 - type: integer 
	Parameter X_VEL_INIT bound to: -0.200000 - type: double 
	Parameter Y_VEL_INIT bound to: 0.500000 - type: double 
	Parameter WIDTH_INIT bound to: 15 - type: integer 
	Parameter HEIGHT_INIT bound to: 5 - type: integer 
	Parameter MASS_INIT bound to: 4 - type: integer 
	Parameter OMEGA_INIT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obb_reg__parameterized0' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/obb_reg.sv:4]
INFO: [Synth 8-6157] synthesizing module 'box_box_resolver' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:9]
INFO: [Synth 8-6157] synthesizing module 'inverter' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/inverter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'inverter' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/inverter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'box_box_resolver' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/box_box_resolver.sv:9]
INFO: [Synth 8-6157] synthesizing module 'obb_updater' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/obb_updater.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'obb_updater' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/obb_updater.sv:4]
INFO: [Synth 8-6157] synthesizing module 'juicer' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/the_juicer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'cos' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/cosine.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cos' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/cosine.sv:2]
INFO: [Synth 8-6157] synthesizing module 'sin' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/sine.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'sin' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/sine.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'juicer' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/the_juicer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'collision_detector' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/collision_detector.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'collision_detector' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/collision_detector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:20]
WARNING: [Synth 8-7071] port 'normal_x' of module 'collision_detector' is unconnected for instance 'cm_cd_inst' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:155]
WARNING: [Synth 8-7071] port 'normal_y' of module 'collision_detector' is unconnected for instance 'cm_cd_inst' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:155]
WARNING: [Synth 8-7071] port 'location_x' of module 'collision_detector' is unconnected for instance 'cm_cd_inst' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:155]
WARNING: [Synth 8-7071] port 'location_y' of module 'collision_detector' is unconnected for instance 'cm_cd_inst' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:155]
WARNING: [Synth 8-7071] port 'penetration' of module 'collision_detector' is unconnected for instance 'cm_cd_inst' [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:155]
WARNING: [Synth 8-7023] instance 'cm_cd_inst' of module 'collision_detector' has 56 connections declared, but only 51 given [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/Color_Mapper.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:16]
WARNING: [Synth 8-7129] Port obb1_width[7] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[6] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[5] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[4] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[3] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[2] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[1] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[0] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[7] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[6] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[5] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[4] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[3] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[2] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[1] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[0] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[15] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[14] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[13] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[12] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[11] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[10] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[9] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[8] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[7] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[6] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[5] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[4] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[3] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[2] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[1] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[0] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[16] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[15] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[14] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[13] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[12] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[11] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[10] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[9] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[8] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[7] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[6] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[5] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[4] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[3] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[2] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[1] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[0] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[24] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[23] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[22] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[21] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[20] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[19] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[18] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[17] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[16] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[15] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[14] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[13] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[12] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[11] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[10] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[9] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[8] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[7] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[6] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[5] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[4] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[3] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[2] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[1] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[0] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[23] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[22] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[21] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[20] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[19] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[18] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[17] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[16] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[15] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[14] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[13] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[12] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[11] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[10] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[9] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[8] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[7] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[6] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[5] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[4] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[3] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[2] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[1] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[0] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_y[23] in module collision_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_y[22] in module collision_detector is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.258 ; gain = 534.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.258 ; gain = 534.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.258 ; gain = 534.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1344.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1452.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1452.230 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1452.230 ; gain = 642.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1452.230 ; gain = 642.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  {c:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1452.230 ; gain = 642.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1452.230 ; gain = 642.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   28 Bit       Adders := 1     
	   5 Input   24 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 18    
	   3 Input   24 Bit       Adders := 16    
	   4 Input   22 Bit       Adders := 4     
	   2 Input   22 Bit       Adders := 10    
	   3 Input   22 Bit       Adders := 42    
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 16    
	   2 Input   11 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
+---Registers : 
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Multipliers : 
	              16x45  Multipliers := 1     
	              24x32  Multipliers := 2     
	              22x32  Multipliers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 94    
	   2 Input   22 Bit        Muxes := 168   
	   2 Input   16 Bit        Muxes := 32    
	   2 Input   11 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP opnet_23, operation Mode is: A*B.
DSP Report: operator opnet_23 is absorbed into DSP opnet_23.
DSP Report: Generating DSP opnet_13, operation Mode is: A*B.
DSP Report: operator opnet_13 is absorbed into DSP opnet_13.
DSP Report: Generating DSP impulse1_impulse_x13, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x13 is absorbed into DSP impulse1_impulse_x13.
DSP Report: Generating DSP impulse1_impulse_x13, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x13 is absorbed into DSP impulse1_impulse_x13.
DSP Report: Generating DSP impulse1_impulse_x7, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x7 is absorbed into DSP impulse1_impulse_x7.
DSP Report: Generating DSP impulse1_impulse_x11, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x11 is absorbed into DSP impulse1_impulse_x11.
DSP Report: Generating DSP impulse1_impulse_x11, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x11 is absorbed into DSP impulse1_impulse_x11.
DSP Report: Generating DSP impulse1_impulse_x6, operation Mode is: C+A*B.
DSP Report: operator impulse1_impulse_x6 is absorbed into DSP impulse1_impulse_x6.
DSP Report: operator impulse1_impulse_x7 is absorbed into DSP impulse1_impulse_x6.
DSP Report: Generating DSP x7, operation Mode is: A*B.
DSP Report: operator x7 is absorbed into DSP x7.
DSP Report: Generating DSP x6, operation Mode is: C-A*B.
DSP Report: operator x6 is absorbed into DSP x6.
DSP Report: operator x7 is absorbed into DSP x6.
DSP Report: Generating DSP x6, operation Mode is: A*B.
DSP Report: operator x6 is absorbed into DSP x6.
DSP Report: operator x6 is absorbed into DSP x6.
DSP Report: Generating DSP x4, operation Mode is: A*B.
DSP Report: operator x4 is absorbed into DSP x4.
DSP Report: operator x4 is absorbed into DSP x4.
DSP Report: Generating DSP x4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x4 is absorbed into DSP x4.
DSP Report: operator x4 is absorbed into DSP x4.
DSP Report: Generating DSP x6, operation Mode is: A*B.
DSP Report: operator x6 is absorbed into DSP x6.
DSP Report: Generating DSP x5, operation Mode is: C-A*B.
DSP Report: operator x5 is absorbed into DSP x5.
DSP Report: operator x6 is absorbed into DSP x5.
DSP Report: Generating DSP x5, operation Mode is: A*B.
DSP Report: operator x5 is absorbed into DSP x5.
DSP Report: operator x5 is absorbed into DSP x5.
DSP Report: Generating DSP x3, operation Mode is: A*B.
DSP Report: operator x3 is absorbed into DSP x3.
DSP Report: operator x3 is absorbed into DSP x3.
DSP Report: Generating DSP x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x3 is absorbed into DSP x3.
DSP Report: operator x3 is absorbed into DSP x3.
DSP Report: Generating DSP impulse1_impulse_x3, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: Generating DSP impulse1_impulse_x3, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: Generating DSP impulse1_impulse_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: Generating DSP impulse1_impulse_x1, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x1 is absorbed into DSP impulse1_impulse_x1.
DSP Report: Generating DSP impulse1_impulse_y1, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_y1 is absorbed into DSP impulse1_impulse_y1.
DSP Report: Generating DSP impulse1_rotational_impulse1, operation Mode is: A*B.
DSP Report: operator impulse1_rotational_impulse1 is absorbed into DSP impulse1_rotational_impulse1.
DSP Report: operator impulse1_rotational_impulse1 is absorbed into DSP impulse1_rotational_impulse1.
DSP Report: Generating DSP impulse1_rotational_impulse1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator impulse1_rotational_impulse1 is absorbed into DSP impulse1_rotational_impulse1.
DSP Report: operator impulse1_rotational_impulse1 is absorbed into DSP impulse1_rotational_impulse1.
DSP Report: Generating DSP impulse2_rotational_impulse3, operation Mode is: A*B.
DSP Report: operator impulse2_rotational_impulse3 is absorbed into DSP impulse2_rotational_impulse3.
DSP Report: operator impulse2_rotational_impulse3 is absorbed into DSP impulse2_rotational_impulse3.
DSP Report: Generating DSP impulse2_rotational_impulse3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator impulse2_rotational_impulse3 is absorbed into DSP impulse2_rotational_impulse3.
DSP Report: operator impulse2_rotational_impulse3 is absorbed into DSP impulse2_rotational_impulse3.
DSP Report: Generating DSP n_vel_x2, operation Mode is: A*B.
DSP Report: operator n_vel_x2 is absorbed into DSP n_vel_x2.
DSP Report: Generating DSP n_vel_y2, operation Mode is: A*B.
DSP Report: operator n_vel_y2 is absorbed into DSP n_vel_y2.
DSP Report: Generating DSP n_vel_x2, operation Mode is: A*B.
DSP Report: operator n_vel_x2 is absorbed into DSP n_vel_x2.
DSP Report: Generating DSP n_vel_y2, operation Mode is: A*B.
DSP Report: operator n_vel_y2 is absorbed into DSP n_vel_y2.
DSP Report: Generating DSP opnet_367, operation Mode is: A*B.
DSP Report: operator opnet_367 is absorbed into DSP opnet_367.
DSP Report: Generating DSP opnet_370, operation Mode is: C+A*B.
DSP Report: operator opnet_370 is absorbed into DSP opnet_370.
DSP Report: operator opnet_369 is absorbed into DSP opnet_370.
DSP Report: Generating DSP opnet_372, operation Mode is: A*B.
DSP Report: operator opnet_372 is absorbed into DSP opnet_372.
DSP Report: Generating DSP opnet_375, operation Mode is: C+A*B.
DSP Report: operator opnet_375 is absorbed into DSP opnet_375.
DSP Report: operator opnet_374 is absorbed into DSP opnet_375.
DSP Report: Generating DSP opnet_379, operation Mode is: C+A*B.
DSP Report: operator opnet_379 is absorbed into DSP opnet_379.
DSP Report: operator opnet_378 is absorbed into DSP opnet_379.
DSP Report: Generating DSP opnet_383, operation Mode is: C+A*B.
DSP Report: operator opnet_383 is absorbed into DSP opnet_383.
DSP Report: operator opnet_382 is absorbed into DSP opnet_383.
DSP Report: Generating DSP opnet_367, operation Mode is: A*B.
DSP Report: operator opnet_367 is absorbed into DSP opnet_367.
DSP Report: Generating DSP opnet_370, operation Mode is: C+A*B.
DSP Report: operator opnet_370 is absorbed into DSP opnet_370.
DSP Report: operator opnet_369 is absorbed into DSP opnet_370.
DSP Report: Generating DSP opnet_372, operation Mode is: A*B.
DSP Report: operator opnet_372 is absorbed into DSP opnet_372.
DSP Report: Generating DSP opnet_375, operation Mode is: C+A*B.
DSP Report: operator opnet_375 is absorbed into DSP opnet_375.
DSP Report: operator opnet_374 is absorbed into DSP opnet_375.
DSP Report: Generating DSP opnet_379, operation Mode is: C+A*B.
DSP Report: operator opnet_379 is absorbed into DSP opnet_379.
DSP Report: operator opnet_378 is absorbed into DSP opnet_379.
DSP Report: Generating DSP opnet_383, operation Mode is: C+A*B.
DSP Report: operator opnet_383 is absorbed into DSP opnet_383.
DSP Report: operator opnet_382 is absorbed into DSP opnet_383.
DSP Report: Generating DSP opnet_50, operation Mode is: A*B.
DSP Report: operator opnet_50 is absorbed into DSP opnet_50.
DSP Report: Generating DSP opnet_52, operation Mode is: C+A*B.
DSP Report: operator opnet_52 is absorbed into DSP opnet_52.
DSP Report: operator opnet_51 is absorbed into DSP opnet_52.
DSP Report: Generating DSP opnet_58, operation Mode is: A*B.
DSP Report: operator opnet_58 is absorbed into DSP opnet_58.
DSP Report: Generating DSP opnet_60, operation Mode is: C+A*B.
DSP Report: operator opnet_60 is absorbed into DSP opnet_60.
DSP Report: operator opnet_59 is absorbed into DSP opnet_60.
DSP Report: Generating DSP opnet_66, operation Mode is: A*B.
DSP Report: operator opnet_66 is absorbed into DSP opnet_66.
DSP Report: Generating DSP opnet_68, operation Mode is: C+A*B.
DSP Report: operator opnet_68 is absorbed into DSP opnet_68.
DSP Report: operator opnet_67 is absorbed into DSP opnet_68.
DSP Report: Generating DSP opnet_74, operation Mode is: A*B.
DSP Report: operator opnet_74 is absorbed into DSP opnet_74.
DSP Report: Generating DSP opnet_76, operation Mode is: C+A*B.
DSP Report: operator opnet_76 is absorbed into DSP opnet_76.
DSP Report: operator opnet_75 is absorbed into DSP opnet_76.
DSP Report: Generating DSP opnet_82, operation Mode is: A*B.
DSP Report: operator opnet_82 is absorbed into DSP opnet_82.
DSP Report: Generating DSP opnet_84, operation Mode is: C+A*B.
DSP Report: operator opnet_84 is absorbed into DSP opnet_84.
DSP Report: operator opnet_83 is absorbed into DSP opnet_84.
DSP Report: Generating DSP opnet_90, operation Mode is: A*B.
DSP Report: operator opnet_90 is absorbed into DSP opnet_90.
DSP Report: Generating DSP opnet_92, operation Mode is: C+A*B.
DSP Report: operator opnet_92 is absorbed into DSP opnet_92.
DSP Report: operator opnet_91 is absorbed into DSP opnet_92.
DSP Report: Generating DSP opnet_98, operation Mode is: A*B.
DSP Report: operator opnet_98 is absorbed into DSP opnet_98.
DSP Report: Generating DSP opnet_100, operation Mode is: C+A*B.
DSP Report: operator opnet_100 is absorbed into DSP opnet_100.
DSP Report: operator opnet_99 is absorbed into DSP opnet_100.
DSP Report: Generating DSP opnet_106, operation Mode is: A*B.
DSP Report: operator opnet_106 is absorbed into DSP opnet_106.
DSP Report: Generating DSP opnet_108, operation Mode is: C+A*B.
DSP Report: operator opnet_108 is absorbed into DSP opnet_108.
DSP Report: operator opnet_107 is absorbed into DSP opnet_108.
DSP Report: Generating DSP opnet_53, operation Mode is: A*B.
DSP Report: operator opnet_53 is absorbed into DSP opnet_53.
DSP Report: Generating DSP opnet_55, operation Mode is: C+A*B.
DSP Report: operator opnet_55 is absorbed into DSP opnet_55.
DSP Report: operator opnet_54 is absorbed into DSP opnet_55.
DSP Report: Generating DSP opnet_61, operation Mode is: A*B.
DSP Report: operator opnet_61 is absorbed into DSP opnet_61.
DSP Report: Generating DSP opnet_63, operation Mode is: C+A*B.
DSP Report: operator opnet_63 is absorbed into DSP opnet_63.
DSP Report: operator opnet_62 is absorbed into DSP opnet_63.
DSP Report: Generating DSP opnet_69, operation Mode is: A*B.
DSP Report: operator opnet_69 is absorbed into DSP opnet_69.
DSP Report: Generating DSP opnet_71, operation Mode is: C+A*B.
DSP Report: operator opnet_71 is absorbed into DSP opnet_71.
DSP Report: operator opnet_70 is absorbed into DSP opnet_71.
DSP Report: Generating DSP opnet_77, operation Mode is: A*B.
DSP Report: operator opnet_77 is absorbed into DSP opnet_77.
DSP Report: Generating DSP opnet_79, operation Mode is: C+A*B.
DSP Report: operator opnet_79 is absorbed into DSP opnet_79.
DSP Report: operator opnet_78 is absorbed into DSP opnet_79.
DSP Report: Generating DSP opnet_85, operation Mode is: A*B.
DSP Report: operator opnet_85 is absorbed into DSP opnet_85.
DSP Report: Generating DSP opnet_87, operation Mode is: C+A*B.
DSP Report: operator opnet_87 is absorbed into DSP opnet_87.
DSP Report: operator opnet_86 is absorbed into DSP opnet_87.
DSP Report: Generating DSP opnet_93, operation Mode is: A*B.
DSP Report: operator opnet_93 is absorbed into DSP opnet_93.
DSP Report: Generating DSP opnet_95, operation Mode is: C+A*B.
DSP Report: operator opnet_95 is absorbed into DSP opnet_95.
DSP Report: operator opnet_94 is absorbed into DSP opnet_95.
DSP Report: Generating DSP opnet_101, operation Mode is: A*B.
DSP Report: operator opnet_101 is absorbed into DSP opnet_101.
DSP Report: Generating DSP opnet_103, operation Mode is: C+A*B.
DSP Report: operator opnet_103 is absorbed into DSP opnet_103.
DSP Report: operator opnet_102 is absorbed into DSP opnet_103.
DSP Report: Generating DSP opnet_109, operation Mode is: A*B.
DSP Report: operator opnet_109 is absorbed into DSP opnet_109.
DSP Report: Generating DSP opnet_111, operation Mode is: C+A*B.
DSP Report: operator opnet_111 is absorbed into DSP opnet_111.
DSP Report: operator opnet_110 is absorbed into DSP opnet_111.
DSP Report: Generating DSP opnet_50, operation Mode is: A*B.
DSP Report: operator opnet_50 is absorbed into DSP opnet_50.
DSP Report: Generating DSP opnet_52, operation Mode is: C+A*B.
DSP Report: operator opnet_52 is absorbed into DSP opnet_52.
DSP Report: operator opnet_51 is absorbed into DSP opnet_52.
DSP Report: Generating DSP opnet_58, operation Mode is: A*B.
DSP Report: operator opnet_58 is absorbed into DSP opnet_58.
DSP Report: Generating DSP opnet_60, operation Mode is: C+A*B.
DSP Report: operator opnet_60 is absorbed into DSP opnet_60.
DSP Report: operator opnet_59 is absorbed into DSP opnet_60.
DSP Report: Generating DSP opnet_66, operation Mode is: A*B.
DSP Report: operator opnet_66 is absorbed into DSP opnet_66.
DSP Report: Generating DSP opnet_68, operation Mode is: C+A*B.
DSP Report: operator opnet_68 is absorbed into DSP opnet_68.
DSP Report: operator opnet_67 is absorbed into DSP opnet_68.
DSP Report: Generating DSP opnet_74, operation Mode is: A*B.
DSP Report: operator opnet_74 is absorbed into DSP opnet_74.
DSP Report: Generating DSP opnet_76, operation Mode is: C+A*B.
DSP Report: operator opnet_76 is absorbed into DSP opnet_76.
DSP Report: operator opnet_75 is absorbed into DSP opnet_76.
DSP Report: Generating DSP opnet_82, operation Mode is: A*B.
DSP Report: operator opnet_82 is absorbed into DSP opnet_82.
DSP Report: Generating DSP opnet_84, operation Mode is: C+A*B.
DSP Report: operator opnet_84 is absorbed into DSP opnet_84.
DSP Report: operator opnet_83 is absorbed into DSP opnet_84.
DSP Report: Generating DSP opnet_90, operation Mode is: A*B.
DSP Report: operator opnet_90 is absorbed into DSP opnet_90.
DSP Report: Generating DSP opnet_92, operation Mode is: C+A*B.
DSP Report: operator opnet_92 is absorbed into DSP opnet_92.
DSP Report: operator opnet_91 is absorbed into DSP opnet_92.
DSP Report: Generating DSP opnet_98, operation Mode is: A*B.
DSP Report: operator opnet_98 is absorbed into DSP opnet_98.
DSP Report: Generating DSP opnet_100, operation Mode is: C+A*B.
DSP Report: operator opnet_100 is absorbed into DSP opnet_100.
DSP Report: operator opnet_99 is absorbed into DSP opnet_100.
DSP Report: Generating DSP opnet_106, operation Mode is: A*B.
DSP Report: operator opnet_106 is absorbed into DSP opnet_106.
DSP Report: Generating DSP opnet_108, operation Mode is: C+A*B.
DSP Report: operator opnet_108 is absorbed into DSP opnet_108.
DSP Report: operator opnet_107 is absorbed into DSP opnet_108.
DSP Report: Generating DSP opnet_53, operation Mode is: A*B.
DSP Report: operator opnet_53 is absorbed into DSP opnet_53.
DSP Report: Generating DSP opnet_55, operation Mode is: C+A*B.
DSP Report: operator opnet_55 is absorbed into DSP opnet_55.
DSP Report: operator opnet_54 is absorbed into DSP opnet_55.
DSP Report: Generating DSP opnet_61, operation Mode is: A*B.
DSP Report: operator opnet_61 is absorbed into DSP opnet_61.
DSP Report: Generating DSP opnet_63, operation Mode is: C+A*B.
DSP Report: operator opnet_63 is absorbed into DSP opnet_63.
DSP Report: operator opnet_62 is absorbed into DSP opnet_63.
DSP Report: Generating DSP opnet_69, operation Mode is: A*B.
DSP Report: operator opnet_69 is absorbed into DSP opnet_69.
DSP Report: Generating DSP opnet_71, operation Mode is: C+A*B.
DSP Report: operator opnet_71 is absorbed into DSP opnet_71.
DSP Report: operator opnet_70 is absorbed into DSP opnet_71.
DSP Report: Generating DSP opnet_77, operation Mode is: A*B.
DSP Report: operator opnet_77 is absorbed into DSP opnet_77.
DSP Report: Generating DSP opnet_79, operation Mode is: C+A*B.
DSP Report: operator opnet_79 is absorbed into DSP opnet_79.
DSP Report: operator opnet_78 is absorbed into DSP opnet_79.
DSP Report: Generating DSP opnet_85, operation Mode is: A*B.
DSP Report: operator opnet_85 is absorbed into DSP opnet_85.
DSP Report: Generating DSP opnet_87, operation Mode is: C+A*B.
DSP Report: operator opnet_87 is absorbed into DSP opnet_87.
DSP Report: operator opnet_86 is absorbed into DSP opnet_87.
DSP Report: Generating DSP opnet_93, operation Mode is: A*B.
DSP Report: operator opnet_93 is absorbed into DSP opnet_93.
DSP Report: Generating DSP opnet_95, operation Mode is: C+A*B.
DSP Report: operator opnet_95 is absorbed into DSP opnet_95.
DSP Report: operator opnet_94 is absorbed into DSP opnet_95.
DSP Report: Generating DSP opnet_101, operation Mode is: A*B.
DSP Report: operator opnet_101 is absorbed into DSP opnet_101.
DSP Report: Generating DSP opnet_103, operation Mode is: C+A*B.
DSP Report: operator opnet_103 is absorbed into DSP opnet_103.
DSP Report: operator opnet_102 is absorbed into DSP opnet_103.
DSP Report: Generating DSP opnet_109, operation Mode is: A*B.
DSP Report: operator opnet_109 is absorbed into DSP opnet_109.
DSP Report: Generating DSP opnet_111, operation Mode is: C+A*B.
DSP Report: operator opnet_111 is absorbed into DSP opnet_111.
DSP Report: operator opnet_110 is absorbed into DSP opnet_111.
DSP Report: Generating DSP Red8, operation Mode is: A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP Red7, operation Mode is: C+A*B.
DSP Report: operator Red7 is absorbed into DSP Red7.
DSP Report: operator Red8 is absorbed into DSP Red7.
DSP Report: Generating DSP Red7, operation Mode is: A*B.
DSP Report: operator Red7 is absorbed into DSP Red7.
DSP Report: Generating DSP Red6, operation Mode is: C+A*B.
DSP Report: operator Red6 is absorbed into DSP Red6.
DSP Report: operator Red7 is absorbed into DSP Red6.
DSP Report: Generating DSP Red8, operation Mode is: A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP Red7, operation Mode is: C+A*B.
DSP Report: operator Red7 is absorbed into DSP Red7.
DSP Report: operator Red8 is absorbed into DSP Red7.
DSP Report: Generating DSP Red7, operation Mode is: A*B.
DSP Report: operator Red7 is absorbed into DSP Red7.
DSP Report: Generating DSP Red6, operation Mode is: C+A*B.
DSP Report: operator Red6 is absorbed into DSP Red6.
DSP Report: operator Red7 is absorbed into DSP Red6.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1452.230 ; gain = 642.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+---------------------+---------------+----------------+
|Module Name      | RTL Object          | Depth x Width | Implemented As | 
+-----------------+---------------------+---------------+----------------+
|inverter         | ROM                 | 1024x16       | LUT            | 
|cos              | ROM                 | 1024x16       | LUT            | 
|sin              | ROM                 | 1024x15       | LUT            | 
|box_box_resolver | inverter_inst_1/ROM | 1024x16       | LUT            | 
|juicer           | sin_inst_1/ROM      | 1024x15       | LUT            | 
|juicer           | cos_inst_1/ROM      | 1024x16       | LUT            | 
|juicer           | sin_inst_1/ROM      | 1024x15       | LUT            | 
+-----------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | C-A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | C-A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | A*B            | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B            | 15     | 7      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B            | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B            | 15     | 7      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1452.230 ; gain = 642.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1452.230 ; gain = 642.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1525.344 ; gain = 715.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1538.367 ; gain = 728.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1538.367 ; gain = 728.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1538.367 ; gain = 728.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1538.367 ; gain = 728.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1538.367 ; gain = 728.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1538.367 ; gain = 728.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B'         | 30     | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B'         | 30     | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B'         | 30     | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B'         | 30     | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | not(C+A*B)   | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | not(C+A*B)   | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B          | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 18     | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B          | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 18     | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 3      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 3      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B          | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 18     | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B          | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 18     | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 2      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 2      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 30     | 13     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 30     | 13     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 30     | 13     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 30     | 13     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |mb_block_xbar_0                  |         1|
|2     |mb_block_axi_uartlite_0_0        |         1|
|3     |mb_block_clk_wiz_1_0             |         1|
|4     |mb_block_axi_gpio_0_2            |         1|
|5     |mb_block_axi_gpio_0_3            |         1|
|6     |mb_block_axi_gpio_0_1            |         1|
|7     |mb_block_mdm_1_0                 |         1|
|8     |mb_block_microblaze_0_0          |         1|
|9     |mb_block_microblaze_0_axi_intc_0 |         1|
|10    |mb_block_rst_clk_wiz_1_100M_0    |         1|
|11    |mb_block_axi_quad_spi_0_0        |         1|
|12    |mb_block_axi_timer_0_0           |         1|
|13    |mb_block_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_block_dlmb_v10_0              |         1|
|15    |mb_block_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_block_ilmb_v10_0              |         1|
|17    |mb_block_lmb_bram_0              |         1|
|18    |clk_wiz_0                        |         1|
|19    |hdmi_tx_0                        |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clk_wiz                        |     1|
|2     |hdmi_tx                        |     1|
|3     |mb_block_axi_gpio_0            |     3|
|6     |mb_block_axi_quad_spi_0        |     1|
|7     |mb_block_axi_timer_0           |     1|
|8     |mb_block_axi_uartlite_0        |     1|
|9     |mb_block_clk_wiz_1             |     1|
|10    |mb_block_dlmb_bram_if_cntlr    |     1|
|11    |mb_block_dlmb_v10              |     1|
|12    |mb_block_ilmb_bram_if_cntlr    |     1|
|13    |mb_block_ilmb_v10              |     1|
|14    |mb_block_lmb_bram              |     1|
|15    |mb_block_mdm_1                 |     1|
|16    |mb_block_microblaze_0          |     1|
|17    |mb_block_microblaze_0_axi_intc |     1|
|18    |mb_block_rst_clk_wiz_1_100M    |     1|
|19    |mb_block_xbar                  |     1|
|20    |BUFG                           |     1|
|21    |CARRY4                         |   946|
|22    |DSP48E1                        |   115|
|25    |LUT1                           |   503|
|26    |LUT2                           |  1562|
|27    |LUT3                           |  1047|
|28    |LUT4                           |  1293|
|29    |LUT5                           |   689|
|30    |LUT6                           |  2964|
|31    |MUXF7                          |   655|
|32    |MUXF8                          |   219|
|33    |FDCE                           |    22|
|34    |FDRE                           |   221|
|35    |FDSE                           |    53|
|36    |IBUF                           |     4|
|37    |OBUF                           |    29|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1538.367 ; gain = 728.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 526 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:57 . Memory (MB): peak = 1538.367 ; gain = 620.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1538.367 ; gain = 728.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1550.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1935 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1554.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 74a2ecc1
INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 239 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:05 . Memory (MB): peak = 1554.160 ; gain = 1120.234
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/kobes/OneDrive/Desktop/School/Fall_2024/ECE385/Vivado/Final Project/6_2_base_prototype/lab6_2.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 08:54:32 2024...
