<p>SW: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167311/2016-10-19+S+W+Post-Mortem" data-linked-resource-id="16167311" data-linked-resource-version="1" data-linked-resource-type="page">2016-10-19 S/W Post-Mortem</a></p><p>HW: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167329/v1.5+v1.6+HW+feedback" data-linked-resource-id="16167329" data-linked-resource-version="1" data-linked-resource-type="page">v1.5 &amp; v1.6 HW feedback</a></p><p>DV: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167249/2016-10-18+v1.5+and+v1.6+DV+retrospectives" data-linked-resource-id="16167249" data-linked-resource-version="2" data-linked-resource-type="page">2016-10-18 v1.5 and v1.6 DV retrospectives</a></p><p> </p><h2 id="CrossFunctionalRetrospectives-SW:">SW:</h2><ul style="list-style-type: square;"><li>Specs keep changing (HW/Params) (v1.5)<ul style="list-style-type: square;"><li>Parameter derivation formulas were not clear</li></ul></li><li>Last minute UI changes from architects (v1.5)</li><li>SystemC/TLM<ul style="list-style-type: square;"><li>No scoping of requirements, no scoping of what needs to be done and how it is tested, no tracking of work done.</li></ul></li><li>Flip-flopping on HW pipeline parameters.</li><li>Top down schedule for deliverables not present for v1.6.</li></ul><h2 id="CrossFunctionalRetrospectives-HW:">HW:</h2><ul style="list-style-type: square;"><li>Merging check-ins between branches lead to missed check-ins and was painful to do.</li><li>Eval config was ready late causing timing problems to be found later in the cycle.</li><li>Perf test was done late.</li><li>Lint license issues.</li><li>Codegen needs hw qualification for check-in.</li><li>Unit level regressions were never cleaned up (NCB/DMI) - always failing with known TB issues</li><li>ACHL warnings</li><li>DV related width mismatches in VCS</li><li>Profile regression runs to figure out speed issues.</li><li>Regression for library components</li><li>Improve regression result visibility.</li><li>Better error messages for run test failures, for easter egg and for lint/ACHL warnings.</li><li>Confluence clean up required.</li></ul><h2 id="CrossFunctionalRetrospectives-DV:">DV:</h2><ul style="list-style-type: square;"><li>Latency/throughput requirements need to be defined upfront.</li><li>Better way of doing cherry-picking across branches.</li><li>Codegen release should be gated.</li><li>RTL feature complete date should be earlier than DV completion date.</li></ul><h2 id="CrossFunctionalRetrospectives-Broadcategories">Broad categories</h2><h3 id="CrossFunctionalRetrospectives-SW/HW/DVandArchitecture(Joe)">SW/HW/DV and Architecture (Joe)</h3><ul style="list-style-type: square;"><li>Specs keep changing/finished in time -&gt; Enforcing PLC (Joe)</li><li>Parameter derivation formulas are not clear -&gt; <a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=UI%20-%3E%20CSPS&amp;linkCreation=true&amp;fromPageId=16166937">UI -&gt; CSPS</a> spec missing</li><li>Last minute UI changes from architects -&gt; Symptom of above</li><li>Eval config was ready late causing timing problems to be found later in the cycle. -&gt; Should be captured in PLC as one of the deliverables. </li><li>Latency/throughput requirements need to be defined upfront. -&gt; Throughput should always be 100%. Latency should be defined by Architecture and uarch should make sure that the design can meet this latency.</li></ul><h3 id="CrossFunctionalRetrospectives-SWandManagement">SW and Management</h3><ul style="list-style-type: square;"><li>Top down schedule for deliverables not present for v1.6</li><li>SystemC/TLM requirements not precisely defined.</li></ul><h3 id="CrossFunctionalRetrospectives-SWandHW/DV">SW and HW/DV</h3><ul style="list-style-type: square;"><li>Flip-flopping on HW pipeline parameters</li><li>Codegen needs hw qualification for check-in (Rohit and Steve - two way qualification. DavidC can add a regression every Sunday and then update hw codegen tag if it passes)</li></ul><h3 id="CrossFunctionalRetrospectives-HWandDV">HW and DV</h3><ul style="list-style-type: square;"><li>DV related width mismatches in VCS</li><li>Profile regression runs to figure out speed issues.</li><li>Regression for library components</li><li>Improve regression result visibility.</li><li>Better error messages for run test failures, for easter egg and for lint/ACHL warnings.</li><li>Perf test was done late.</li><li>RTL feature complete date should be earlier than DV completion date.</li><li>Unit level regressions were never cleaned up (NCB/DMI) - always failing with known TB issues<br/><br/></li></ul><h3 id="CrossFunctionalRetrospectives-Misc">Misc</h3><ul style="list-style-type: square;"><li>Confluence clean up required.</li><li>Better way of doing cherry-picking across branches. -&gt; file a bug per branch</li><li>ACHL warnings</li><li>Lint license issues.</li></ul>