################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2022/08/25 16:32:09)
# requested at line 3 in /home/e611hx/code/self_verification/git_axi_vip/axi-uvm/tb/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

-uvm

### AUTOCONFIG ERROR: Unresolved includes
# The following includes could not be resolved:
#`include "axi_uvm_pkg.sv" in testbench.sv (/home/e611hx/code/self_verification/git_axi_vip/axi-uvm/tb/testbench.sv)

axi_seq.svh
memory.svh
axi_pipelined_reads_seq.svh
axi_pipelined_writes_seq.svh
axi_responder_seq.svh
axi_sequential_reads_seq.svh
axi_sequential_writes_seq.svh
axi_agent.svh
axi_base_test.svh
axi_coveragecollector.svh
axi_driver.svh
axi_env.svh
axi_if_abstract.svh
axi_monitor.svh
axi_responder.svh
axi_scoreboard.svh
axi_seq_item.svh
testbench.sv
axi_agent_config.svh
axi_env_config.svh
axi_pipelined_reads_test.svh
axi_pipelined_writes_test.svh
axi_sequencer.svh
axi_sequential_reads_test.svh
axi_sequential_writes_test.svh
axi_slave_driver.svh

