# Ignore simulation files
*.log
*.vcd
*.sim
XilinxUnisimLibrary
*netlist.v
__pycache__
iverilog_dump.v
results.xml
sim_build