#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 11 13:41:37 2020
# Process ID: 30466
# Current directory: /home/joshua/Desktop/cpe487/code/practice/test/test.runs/synth_1
# Command line: vivado -log hexcount.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hexcount.tcl
# Log file: /home/joshua/Desktop/cpe487/code/practice/test/test.runs/synth_1/hexcount.vds
# Journal file: /home/joshua/Desktop/cpe487/code/practice/test/test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source hexcount.tcl -notrace
Command: synth_design -top hexcount -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.852 ; gain = 201.719 ; free physical = 2955 ; free virtual = 8045
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hexcount' [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/hexcount.vhd:12]
INFO: [Synth 8-3491] module 'counter' declared at '/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/counter.vhd:5' bound to instance 'C1' of component 'counter' [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/hexcount.vhd:29]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/counter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/counter.vhd:12]
INFO: [Synth 8-3491] module 'leddec' declared at '/home/joshua/Desktop/cpe487/dsd/Nexys-4-DDR/Lab-1/leddec.vhd:4' bound to instance 'L1' of component 'leddec' [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/hexcount.vhd:31]
INFO: [Synth 8-638] synthesizing module 'leddec' [/home/joshua/Desktop/cpe487/dsd/Nexys-4-DDR/Lab-1/leddec.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'leddec' (2#1) [/home/joshua/Desktop/cpe487/dsd/Nexys-4-DDR/Lab-1/leddec.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'hexcount' (3#1) [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/hexcount.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1907.602 ; gain = 263.469 ; free physical = 2989 ; free virtual = 8080
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1907.602 ; gain = 263.469 ; free physical = 2981 ; free virtual = 8072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1907.602 ; gain = 263.469 ; free physical = 2981 ; free virtual = 8072
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.602 ; gain = 0.000 ; free physical = 2975 ; free virtual = 8066
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc]
WARNING: [Vivado 12-584] No ports matched 'dig[0]'. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dig[1]'. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[0]'. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[1]'. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[2]'. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[3]'. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/leddec.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hexcount_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hexcount_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/hexcount.xdc]
Finished Parsing XDC File [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/hexcount.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joshua/Desktop/cpe487/code/practice/test/test.srcs/sources_1/new/hexcount.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hexcount_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hexcount_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.383 ; gain = 0.000 ; free physical = 2898 ; free virtual = 7989
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2056.383 ; gain = 0.000 ; free physical = 2898 ; free virtual = 7989
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2948 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2948 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2948 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2937 ; free virtual = 8029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module leddec 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2933 ; free virtual = 8028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2793 ; free virtual = 7890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2793 ; free virtual = 7890
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2811 ; free virtual = 7907
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2415 ; free virtual = 7832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2415 ; free virtual = 7832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2415 ; free virtual = 7831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2416 ; free virtual = 7833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2416 ; free virtual = 7833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2416 ; free virtual = 7832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT4   |     7|
|5     |FDRE   |    29|
|6     |IBUF   |     1|
|7     |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    58|
|2     |  C1     |counter |    45|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2414 ; free virtual = 7831
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2056.383 ; gain = 263.469 ; free physical = 2467 ; free virtual = 7884
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2056.383 ; gain = 412.250 ; free physical = 2467 ; free virtual = 7884
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.383 ; gain = 0.000 ; free physical = 2641 ; free virtual = 7954
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.352 ; gain = 0.000 ; free physical = 2660 ; free virtual = 7892
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2059.352 ; gain = 626.289 ; free physical = 2774 ; free virtual = 8021
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2059.352 ; gain = 0.000 ; free physical = 2774 ; free virtual = 8021
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/joshua/Desktop/cpe487/code/practice/test/test.runs/synth_1/hexcount.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hexcount_utilization_synth.rpt -pb hexcount_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 13:42:40 2020...
