

================================================================
== Vitis HLS Report for 'FIR_filter_392_s'
================================================================
* Date:           Wed Oct 15 22:30:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLS_FIR_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      795|      795|  7.950 us|  7.950 us|  795|  795|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_accu32_loc = alloca i64 1"   --->   Operation 7 'alloca' 'FIR_accu32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter<392>_Pipeline_VITIS_LOOP_32_1, i16 %H_filt_FIR"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 9 [1/2] (1.63ns)   --->   "%call_ln0 = call void @FIR_filter<392>_Pipeline_VITIS_LOOP_32_1, i16 %H_filt_FIR"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n"   --->   Operation 10 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln37 = store i16 %x_n_read, i16 391" [HLS_FIR.cpp:37]   --->   Operation 11 'store' 'store_ln37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter<392>_Pipeline_VITIS_LOOP_41_2, i31 %FIR_accu32_loc, i16 %H_filt_FIR, i14 %b_FIR"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter<392>_Pipeline_VITIS_LOOP_41_2, i31 %FIR_accu32_loc, i16 %H_filt_FIR, i14 %b_FIR"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%FIR_accu32_loc_load = load i31 %FIR_accu32_loc"   --->   Operation 14 'load' 'FIR_accu32_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %FIR_accu32_loc_load, i32 15, i32 30" [HLS_FIR.cpp:47]   --->   Operation 15 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln48 = ret i16 %y" [HLS_FIR.cpp:48]   --->   Operation 16 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.630ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'FIR_filter<392>_Pipeline_VITIS_LOOP_32_1' [6]  (1.630 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	wire read operation ('x_n') on port 'x_n' [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', HLS_FIR.cpp:37) of variable 'x_n' on array 'H_filt_FIR' [7]  (1.237 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
