onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider testbench
add wave -noupdate /wb_acq_core_tb/c_data_max
add wave -noupdate /wb_acq_core_tb/c_wait_acquisition_done
add wave -noupdate /wb_acq_core_tb/BANK_WIDTH
add wave -noupdate /wb_acq_core_tb/CK_WIDTH
add wave -noupdate /wb_acq_core_tb/COL_WIDTH
add wave -noupdate /wb_acq_core_tb/CS_WIDTH
add wave -noupdate /wb_acq_core_tb/nCS_PER_RANK
add wave -noupdate /wb_acq_core_tb/CKE_WIDTH
add wave -noupdate /wb_acq_core_tb/DATA_BUF_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/DQ_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/DQ_PER_DM
add wave -noupdate /wb_acq_core_tb/DM_WIDTH
add wave -noupdate /wb_acq_core_tb/DQ_WIDTH
add wave -noupdate /wb_acq_core_tb/DQS_WIDTH
add wave -noupdate /wb_acq_core_tb/DQS_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/DRAM_WIDTH
add wave -noupdate /wb_acq_core_tb/ECC
add wave -noupdate /wb_acq_core_tb/DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/PAYLOAD_WIDTH
add wave -noupdate /wb_acq_core_tb/MEM_ADDR_ORDER
add wave -noupdate /wb_acq_core_tb/nBANK_MACHS
add wave -noupdate /wb_acq_core_tb/RANKS
add wave -noupdate /wb_acq_core_tb/ODT_WIDTH
add wave -noupdate /wb_acq_core_tb/ROW_WIDTH
add wave -noupdate /wb_acq_core_tb/ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/USE_CS_PORT
add wave -noupdate /wb_acq_core_tb/USE_DM_PORT
add wave -noupdate /wb_acq_core_tb/USE_ODT_PORT
add wave -noupdate /wb_acq_core_tb/AL
add wave -noupdate /wb_acq_core_tb/nAL
add wave -noupdate /wb_acq_core_tb/BURST_MODE
add wave -noupdate /wb_acq_core_tb/BURST_TYPE
add wave -noupdate /wb_acq_core_tb/CL
add wave -noupdate /wb_acq_core_tb/CWL
add wave -noupdate /wb_acq_core_tb/OUTPUT_DRV
add wave -noupdate /wb_acq_core_tb/RTT_NOM
add wave -noupdate /wb_acq_core_tb/RTT_WR
add wave -noupdate /wb_acq_core_tb/ADDR_CMD_MODE
add wave -noupdate /wb_acq_core_tb/REG_CTRL
add wave -noupdate /wb_acq_core_tb/CA_MIRROR
add wave -noupdate /wb_acq_core_tb/CLKIN_PERIOD
add wave -noupdate /wb_acq_core_tb/CLKFBOUT_MULT
add wave -noupdate /wb_acq_core_tb/DIVCLK_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT0_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT1_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT2_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT3_DIVIDE
add wave -noupdate /wb_acq_core_tb/tCKE
add wave -noupdate /wb_acq_core_tb/tFAW
add wave -noupdate /wb_acq_core_tb/tRAS
add wave -noupdate /wb_acq_core_tb/tRCD
add wave -noupdate /wb_acq_core_tb/tREFI
add wave -noupdate /wb_acq_core_tb/tRFC
add wave -noupdate /wb_acq_core_tb/tRP
add wave -noupdate /wb_acq_core_tb/tRRD
add wave -noupdate /wb_acq_core_tb/tRTP
add wave -noupdate /wb_acq_core_tb/tWTR
add wave -noupdate /wb_acq_core_tb/tZQCS
add wave -noupdate /wb_acq_core_tb/SIM_BYPASS_INIT_CAL
add wave -noupdate /wb_acq_core_tb/SIMULATION
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B0
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B1
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B2
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B3
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B4
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B0
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B1
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B2
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B3
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B4
add wave -noupdate /wb_acq_core_tb/PHY_0_BITLANES
add wave -noupdate /wb_acq_core_tb/PHY_1_BITLANES
add wave -noupdate /wb_acq_core_tb/PHY_2_BITLANES
add wave -noupdate /wb_acq_core_tb/CK_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/ADDR_MAP
add wave -noupdate /wb_acq_core_tb/BANK_MAP
add wave -noupdate /wb_acq_core_tb/CAS_MAP
add wave -noupdate /wb_acq_core_tb/CKE_ODT_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/CKE_MAP
add wave -noupdate /wb_acq_core_tb/ODT_MAP
add wave -noupdate /wb_acq_core_tb/CS_MAP
add wave -noupdate /wb_acq_core_tb/PARITY_MAP
add wave -noupdate /wb_acq_core_tb/RAS_MAP
add wave -noupdate /wb_acq_core_tb/WE_MAP
add wave -noupdate /wb_acq_core_tb/DQS_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/DATA0_MAP
add wave -noupdate /wb_acq_core_tb/DATA1_MAP
add wave -noupdate /wb_acq_core_tb/DATA2_MAP
add wave -noupdate /wb_acq_core_tb/DATA3_MAP
add wave -noupdate /wb_acq_core_tb/DATA4_MAP
add wave -noupdate /wb_acq_core_tb/DATA5_MAP
add wave -noupdate /wb_acq_core_tb/DATA6_MAP
add wave -noupdate /wb_acq_core_tb/DATA7_MAP
add wave -noupdate /wb_acq_core_tb/DATA8_MAP
add wave -noupdate /wb_acq_core_tb/DATA9_MAP
add wave -noupdate /wb_acq_core_tb/DATA10_MAP
add wave -noupdate /wb_acq_core_tb/DATA11_MAP
add wave -noupdate /wb_acq_core_tb/DATA12_MAP
add wave -noupdate /wb_acq_core_tb/DATA13_MAP
add wave -noupdate /wb_acq_core_tb/DATA14_MAP
add wave -noupdate /wb_acq_core_tb/DATA15_MAP
add wave -noupdate /wb_acq_core_tb/DATA16_MAP
add wave -noupdate /wb_acq_core_tb/DATA17_MAP
add wave -noupdate /wb_acq_core_tb/MASK0_MAP
add wave -noupdate /wb_acq_core_tb/MASK1_MAP
add wave -noupdate /wb_acq_core_tb/SLOT_0_CONFIG
add wave -noupdate /wb_acq_core_tb/SLOT_1_CONFIG
add wave -noupdate /wb_acq_core_tb/IODELAY_HP_MODE
add wave -noupdate /wb_acq_core_tb/IBUF_LPWR_MODE
add wave -noupdate /wb_acq_core_tb/DATA_IO_IDLE_PWRDWN
add wave -noupdate /wb_acq_core_tb/DATA_IO_PRIM_TYPE
add wave -noupdate /wb_acq_core_tb/USER_REFRESH
add wave -noupdate /wb_acq_core_tb/WRLVL
add wave -noupdate /wb_acq_core_tb/ORDERING
add wave -noupdate /wb_acq_core_tb/CALIB_ROW_ADD
add wave -noupdate /wb_acq_core_tb/CALIB_COL_ADD
add wave -noupdate /wb_acq_core_tb/CALIB_BA_ADD
add wave -noupdate /wb_acq_core_tb/TCQ
add wave -noupdate /wb_acq_core_tb/IODELAY_GRP
add wave -noupdate /wb_acq_core_tb/SYSCLK_TYPE
add wave -noupdate /wb_acq_core_tb/REFCLK_TYPE
add wave -noupdate /wb_acq_core_tb/CAL_WIDTH
add wave -noupdate /wb_acq_core_tb/STARVE_LIMIT
add wave -noupdate /wb_acq_core_tb/REFCLK_FREQ
add wave -noupdate /wb_acq_core_tb/tCK
add wave -noupdate /wb_acq_core_tb/nCK_PER_CLK
add wave -noupdate /wb_acq_core_tb/DEBUG_PORT
add wave -noupdate /wb_acq_core_tb/RST_ACT_LOW
add wave -noupdate /wb_acq_core_tb/DRAM_TYPE
add wave -noupdate /wb_acq_core_tb/TPROP_DQS
add wave -noupdate /wb_acq_core_tb/TPROP_DQS_RD
add wave -noupdate /wb_acq_core_tb/TPROP_PCB_CTRL
add wave -noupdate /wb_acq_core_tb/TPROP_PCB_DATA
add wave -noupdate /wb_acq_core_tb/TPROP_PCB_DATA_RD
add wave -noupdate /wb_acq_core_tb/MEMORY_WIDTH
add wave -noupdate /wb_acq_core_tb/NUM_COMP
add wave -noupdate /wb_acq_core_tb/REFCLK_PERIOD
add wave -noupdate /wb_acq_core_tb/RESET_PERIOD
add wave -noupdate /wb_acq_core_tb/SYSCLK_PERIOD
add wave -noupdate /wb_acq_core_tb/DRAM_DEVICE
add wave -noupdate /wb_acq_core_tb/BURST_MODE_INTEGER
add wave -noupdate /wb_acq_core_tb/c_n_shots_width
add wave -noupdate /wb_acq_core_tb/c_n_pre_samples_width
add wave -noupdate /wb_acq_core_tb/c_n_post_samples_width
add wave -noupdate /wb_acq_core_tb/c_n_chan
add wave -noupdate /wb_acq_core_tb/c_n_width64
add wave -noupdate /wb_acq_core_tb/c_n_width128
add wave -noupdate /wb_acq_core_tb/ACQ_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/ACQ_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/DATA_CHECK_FIFO_SIZE
add wave -noupdate /wb_acq_core_tb/ACQ_FIFO_SIZE
add wave -noupdate /wb_acq_core_tb/data_test_low
add wave -noupdate /wb_acq_core_tb/data_test_low_0
add wave -noupdate /wb_acq_core_tb/data_test_high
add wave -noupdate /wb_acq_core_tb/data_test_dvalid
add wave -noupdate /wb_acq_core_tb/data_test_dvalid_t
add wave -noupdate /wb_acq_core_tb/data_test_trig
add wave -noupdate /wb_acq_core_tb/data_ext_stall_threshold
add wave -noupdate /wb_acq_core_tb/data_ext_rdy_threshold
add wave -noupdate /wb_acq_core_tb/data_valid_threshold
add wave -noupdate /wb_acq_core_tb/data_gen_start
add wave -noupdate /wb_acq_core_tb/test_in_progress
add wave -noupdate /wb_acq_core_tb/stop_on_error
add wave -noupdate /wb_acq_core_tb/test_id
add wave -noupdate /wb_acq_core_tb/n_shots
add wave -noupdate /wb_acq_core_tb/pre_trig_samples
add wave -noupdate /wb_acq_core_tb/post_trig_samples
add wave -noupdate /wb_acq_core_tb/ddr3_start_addr
add wave -noupdate /wb_acq_core_tb/acq_chan
add wave -noupdate /wb_acq_core_tb/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/skip_trig
add wave -noupdate /wb_acq_core_tb/wait_finish
add wave -noupdate /wb_acq_core_tb/data_valid_prob
add wave -noupdate /wb_acq_core_tb/min_wait_gnt
add wave -noupdate /wb_acq_core_tb/max_wait_gnt
add wave -noupdate /wb_acq_core_tb/min_wait_gnt_l
add wave -noupdate /wb_acq_core_tb/max_wait_gnt_l
add wave -noupdate /wb_acq_core_tb/acq_core_fsm_ctl_reg
add wave -noupdate /wb_acq_core_tb/acq_core_fsm_sta_reg
add wave -noupdate /wb_acq_core_tb/ddr3_reset_n
add wave -noupdate /wb_acq_core_tb/ddr3_dq_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_p_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_addr_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ba_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ras_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_cas_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_we_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_cke_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ck_p_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ck_n_fpga
add wave -noupdate /wb_acq_core_tb/init_calib_complete
add wave -noupdate /wb_acq_core_tb/tg_compare_error
add wave -noupdate /wb_acq_core_tb/ddr3_cs_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_dm_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_odt_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_cs_n_sdram_tmp
add wave -noupdate /wb_acq_core_tb/ddr3_dm_sdram_tmp
add wave -noupdate /wb_acq_core_tb/ddr3_odt_sdram_tmp
add wave -noupdate /wb_acq_core_tb/ddr3_dq_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_addr_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ba_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ras_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_cas_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_we_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_cs_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_odt_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_cke_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_dm_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_p_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ck_p_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ck_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr_sys_clk_i
add wave -noupdate /wb_acq_core_tb/clk_ref_i
add wave -noupdate /wb_acq_core_tb/ext_dout
add wave -noupdate /wb_acq_core_tb/ext_dout_conv
add wave -noupdate /wb_acq_core_tb/ext_addr
add wave -noupdate /wb_acq_core_tb/ext_addr_conv
add wave -noupdate /wb_acq_core_tb/ext_valid
add wave -noupdate /wb_acq_core_tb/ext_sof
add wave -noupdate /wb_acq_core_tb/ext_eof
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_wren
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_data
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_mask
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_end
add wave -noupdate /wb_acq_core_tb/ui_app_addr
add wave -noupdate /wb_acq_core_tb/ui_app_cmd
add wave -noupdate /wb_acq_core_tb/ui_app_en
add wave -noupdate /wb_acq_core_tb/ui_app_rdy
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_rdy
add wave -noupdate /wb_acq_core_tb/ui_app_rd_data
add wave -noupdate /wb_acq_core_tb/ui_app_rd_data_end
add wave -noupdate /wb_acq_core_tb/ui_app_rd_data_valid
add wave -noupdate /wb_acq_core_tb/ui_clk_sync_rst
add wave -noupdate /wb_acq_core_tb/ui_clk_sync_rst_n
add wave -noupdate /wb_acq_core_tb/ui_clk
add wave -noupdate /wb_acq_core_tb/ui_phy_init_done
add wave -noupdate /wb_acq_core_tb/ui_app_req
add wave -noupdate /wb_acq_core_tb/ui_app_gnt
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb_data
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb_data_conv
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb_addr
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb_valid
add wave -noupdate /wb_acq_core_tb/chk_data_err
add wave -noupdate /wb_acq_core_tb/chk_data_err_cnt
add wave -noupdate /wb_acq_core_tb/chk_addr_err
add wave -noupdate /wb_acq_core_tb/chk_addr_err_cnt
add wave -noupdate /wb_acq_core_tb/chk_end
add wave -noupdate /wb_acq_core_tb/chk_pass
add wave -noupdate /wb_acq_core_tb/sys_clk
add wave -noupdate /wb_acq_core_tb/sys_rstn
add wave -noupdate /wb_acq_core_tb/sys_rst
add wave -noupdate /wb_acq_core_tb/adc_clk
add wave -noupdate /wb_acq_core_tb/adc_rstn
add wave -noupdate /wb_acq_core_tb/clk_200mhz
add wave -noupdate /wb_acq_core_tb/clk200mhz_rstn
add wave -noupdate /wb_acq_core_tb/ddr3_sys_clk
add wave -noupdate /wb_acq_core_tb/ddr3_sys_rstn
add wave -noupdate /wb_acq_core_tb/clk_ref
add wave -noupdate /wb_acq_core_tb/sda
add wave -noupdate /wb_acq_core_tb/scl
add wave -noupdate /wb_acq_core_tb/ext_dreq
add wave -noupdate /wb_acq_core_tb/ext_stall
add wave -noupdate /wb_acq_core_tb/sys_rst_n
add wave -noupdate -divider wb_acq_core_plain
add wave -noupdate /wb_acq_core_tb/dut/g_interface_mode
add wave -noupdate /wb_acq_core_tb/dut/g_address_granularity
add wave -noupdate /wb_acq_core_tb/dut/g_acq_addr_width
add wave -noupdate /wb_acq_core_tb/dut/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/g_multishot_ram_size
add wave -noupdate /wb_acq_core_tb/dut/g_fifo_fc_size
add wave -noupdate /wb_acq_core_tb/dut/g_sim_readback
add wave -noupdate /wb_acq_core_tb/dut/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/sys_clk_i
add wave -noupdate /wb_acq_core_tb/dut/sys_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/wb_adr_i
add wave -noupdate /wb_acq_core_tb/dut/wb_dat_i
add wave -noupdate /wb_acq_core_tb/dut/wb_dat_o
add wave -noupdate /wb_acq_core_tb/dut/wb_sel_i
add wave -noupdate /wb_acq_core_tb/dut/wb_we_i
add wave -noupdate /wb_acq_core_tb/dut/wb_cyc_i
add wave -noupdate /wb_acq_core_tb/dut/wb_stb_i
add wave -noupdate /wb_acq_core_tb/dut/wb_ack_o
add wave -noupdate /wb_acq_core_tb/dut/wb_err_o
add wave -noupdate /wb_acq_core_tb/dut/wb_rty_o
add wave -noupdate /wb_acq_core_tb/dut/wb_stall_o
add wave -noupdate /wb_acq_core_tb/dut/acq_val_low_i
add wave -noupdate /wb_acq_core_tb/dut/acq_val_high_i
add wave -noupdate /wb_acq_core_tb/dut/acq_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/dpram_dout_o
add wave -noupdate /wb_acq_core_tb/dut/dpram_valid_o
add wave -noupdate /wb_acq_core_tb/dut/ext_dout_o
add wave -noupdate /wb_acq_core_tb/dut/ext_valid_o
add wave -noupdate /wb_acq_core_tb/dut/ext_addr_o
add wave -noupdate /wb_acq_core_tb/dut/ext_sof_o
add wave -noupdate /wb_acq_core_tb/dut/ext_eof_o
add wave -noupdate /wb_acq_core_tb/dut/ext_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/ext_stall_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_addr_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_cmd_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_en_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_data_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_end_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_mask_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_wren_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_rd_data_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_rd_data_end_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_rd_data_valid_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_req_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_gnt_i
add wave -noupdate /wb_acq_core_tb/dut/dbg_ddr_rb_data_o
add wave -noupdate /wb_acq_core_tb/dut/dbg_ddr_rb_addr_o
add wave -noupdate /wb_acq_core_tb/dut/dbg_ddr_rb_valid_o
add wave -noupdate /wb_acq_core_tb/dut/acq_val_low_array
add wave -noupdate /wb_acq_core_tb/dut/acq_val_high_array
add wave -noupdate /wb_acq_core_tb/dut/acq_dvalid_array
add wave -noupdate /wb_acq_core_tb/dut/acq_trig_array
add wave -noupdate -divider wb_acq_core
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_interface_mode
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_address_granularity
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_acq_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_multishot_ram_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_fifo_fc_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/g_sim_readback
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/sys_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/sys_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_adr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_dat_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_dat_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_we_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_cyc_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_stb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_ack_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_err_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_rty_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_val_low_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_val_high_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dpram_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dpram_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_cmd_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_data_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_end_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_mask_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_wren_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_rd_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_rd_data_end_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_rd_data_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_req_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_gnt_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dbg_ddr_rb_data_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dbg_ddr_rb_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dbg_ddr_rb_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/regs_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/regs_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_slv_adp_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/wb_slv_adp_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/resized_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_trig_a
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/int_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/int_trig_over_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/int_trig_over_thres_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/int_trig_sel
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/int_trig_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/int_trig_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/hw_trig_pol
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/hw_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/hw_trig_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/hw_trig_sel
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/hw_trig_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/sw_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/sw_trig_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/sw_trig_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/trig_delay
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/trig_delay_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/trig_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/trig_align
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_fsm_state
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_start
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_start_sync_ext
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_now
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_stop
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_end
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_in_pre_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_in_wait_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_in_post_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_data_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_trig_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_dvalid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/samples_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/pre_trig_samples_c
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/post_trig_samples_c
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/shots_nb_c
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_single_shot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_ddr3_start_addr_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_ddr3_start_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_pre_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_wait_trig_skip_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_post_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/samples_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/shots_decr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/multishot_buffer_sel
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/lmt_acq_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dpram_addra_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dpram_addra_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dpram_addra_post_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dpram_addrb_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dpram_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dpram_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/fifo_fc_req_rst_trans
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/fifo_fc_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/fifo_fc_all_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/fifo_fc_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/fifo_fc_full_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_sof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_eof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ext_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ddr3_wr_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ddr3_wr_all_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/sim_in_rb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ddr3_rb_lmt_rb_rst
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/acq_ddr3_rst_n
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dbg_ddr_rb_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dbg_ddr_rb_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/dbg_ddr_rb_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ddr3_rb_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ddr3_all_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ddr3_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ddr3_all_trans_done_p_fs
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_rb_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_rb_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_rb_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_rb_req
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_rb_gnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_req
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/ui_app_wdf_gnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/test_data_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/trig_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/c_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/c_acq_samples_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/c_dpram_depth
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/c_periph_addr_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/c_acq_data_width
add wave -noupdate -divider acq_fsm
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_now_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_stop_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/pre_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/post_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/samples_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_end_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_single_shot_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_in_pre_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_in_wait_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_in_post_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_pre_trig_done_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_wait_trig_skip_done_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_post_trig_done_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_fsm_state_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/shots_decr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/multishot_buffer_sel_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/samples_wr_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_fsm_state
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_start
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_stop
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_end
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_end_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_in_pre_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_in_wait_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/acq_in_post_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/samples_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/pre_trig_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/pre_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/wait_trig_skip_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/wait_trig_skip_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/post_trig_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/post_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/samples_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/shots_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/shots_decr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fsm/single_shot
add wave -noupdate -divider multishot_dpram
add wave -noupdate -divider fc_fifo
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/g_data_out_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/g_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/g_fifo_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/g_fc_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dpram_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dpram_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/pt_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/pt_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/pt_wr_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/req_rst_trans_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/passthrough_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/buffer_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_we_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_wr_count_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_re_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_fc_rd_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_rd_empty_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_wr_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_fc_valid_fwft_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_source_pl_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_source_pl_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_pkt_ct_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_shots_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_din
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dout_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_mux_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_fifo_idx_max
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_wr_full
add wave -noupdate -expand /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_wr_count
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_rd_count
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_rd_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_din
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_and
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_fwft
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_last_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_first_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/pl_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/pl_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/pl_pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/ext_stall_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_src_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_src_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_src_addr_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_sof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_eof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/req_rst_trans_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/rst_trans_fs_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/rst_trans_ext_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/rst_trans_ext_sync_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/pl_rst_trans
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/acq_cnt_rst_n
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_in_valid_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_in_valid_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent_ct_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_valid_ext
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/shots_sent_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/shots_sent_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done_lvl
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_narrowest_channel_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_widest_channel_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_num_acq_fifos
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_fc_data_zeros
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_fc_data_array_zeros
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_fc_dvalid_zeros
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_fc_dvalid_array_zeros
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_acq_chan_slice
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_fc_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/c_fc_payload_ratio_log2
add wave -noupdate -divider fc_source
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/g_data_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/g_pkt_size_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/g_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/g_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_pkt_sent_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_rst_trans_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_first_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_last_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_last_data_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_stall_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_valid_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_in_data_pending
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_data_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_addr_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_data_oob_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_dvalid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_read_next_pkt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_output_counter_wr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_counter_rd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_stall_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_stall_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_dreq_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_dreq_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_data_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_addr_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_valid_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_oob_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_in_pend_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fifo_diff_pnt_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_almost_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pipe_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pipe_almost_empty
add wave -noupdate -divider FIFO_id_async
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_data_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_show_ahead
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_rd_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_rd_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_rd_almost_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_rd_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_rd_count
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_wr_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_wr_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_wr_almost_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_wr_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_with_wr_count
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_almost_empty_threshold
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/g_almost_full_threshold
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/clk_wr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/d_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/we_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/clk_rd_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/rd_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/m
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/c_virtex_almost_full_thr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/wr_empty_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/wr_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/wr_almost_empty_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/wr_almost_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/wr_count_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/q_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/rd_empty_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/rd_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/rd_almost_empty_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/rd_almost_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_curr_chan_fwft_fifo/cmp_fwft_async_fifo/rd_count_o
add wave -noupdate -divider ddr3_iface
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_din_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_valid_i
add wave -noupdate -radix unsigned /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_sof_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_eof_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/wr_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/wr_init_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_valid_i
add wave -noupdate -radix unsigned /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_cmd_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_data_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_end_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_mask_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_wren_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_rd_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_rd_data_end_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_rd_data_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_req_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ui_app_gnt_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fc_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fc_valid_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fc_valid_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fc_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fc_stall_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fc_dreq_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fc_stall_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fc_dreq_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/valid_trans_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/valid_trans_app_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/valid_trans_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cnt_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/wr_init_addr_alig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_stall_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_dreq_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_stall_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_pkt_sent_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_dreq_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_stall_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_pkt_sent_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_rst_trans
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/pl_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/fc_ack
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ddr_data_in
add wave -noupdate -radix unsigned /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ddr_addr_cnt
add wave -noupdate -radix unsigned /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ddr_addr_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ddr_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ddr_mask_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ddr_data_mask_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ddr_rdy_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ddr_rdy_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/ddr_req
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/acq_cnt_rst_n
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_acq_chan_slice
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_max_ddr_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_ddr_mask_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_addr_ddr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_pkt_size_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_addr_cnt_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_ui_cmd_write
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_ui_cmd_read
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_mask_low
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_mask_high
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_data_low
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_data_high
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/c_ddr_align_shift
add wave -noupdate -divider ddr3_write_cpm_acq_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/cnt_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/lmt_valid_i
add wave -noupdate -radix decimal /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/pkt_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/pkt_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/pkt_ct_cnt_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/shots_cnt_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/cnt_all_pkts_ct_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/cnt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/dbg_pkt_ct_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt/dbg_shots_cnt_o
add wave -noupdate -divider fc_source_ddr3
add wave -noupdate -divider fc_ddr3_readback
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_acq_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/rb_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/rb_init_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rd_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rd_data_end_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rd_data_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_gnt_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_din_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_cmd_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_req_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_read_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_recv_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/valid_trans_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/valid_trans_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_recv_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_recv_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_req_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_req_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/issue_rb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_req
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_chan_curr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_cnt_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_cnt_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_cnt_in_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_ui_rdy_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_max_ddr_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_max_ddr_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_acq_chan_slice
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ddr_fc_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ddr_fc_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_addr_ddr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ui_cmd_write
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ui_cmd_read
add wave -noupdate -divider read_ddr3_cnt_recv
add wave -noupdate -divider data_checker
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/g_data_width
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/g_addr_width
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/g_fifo_size
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/ext_clk_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/exp_din_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/exp_valid_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/exp_addr_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/act_din_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/act_valid_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/act_addr_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/chk_data_err_o
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/chk_data_err_cnt_o
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/chk_end_o
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/chk_pass_o
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_exp_din
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_exp_we
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_exp_dout
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_exp_rd
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_exp_empty
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_exp_full
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_exp_valid
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_act_din
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_act_we
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_act_dout
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_act_rd
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_act_empty
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_act_full
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/fifo_act_valid
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/data_cmp_in_progress
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/lmt_valid
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/data_chk_en
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/data_chk_done_p
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/data_chk_done_l
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/data_cmp_match
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/data_cmp_err
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/data_cmp_err_r
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/data_cmp_err_cnt
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/c_addr_lsb
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/c_addr_msb
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/c_data_lsb
add wave -noupdate /wb_acq_core_tb/cmp_data_checker/c_data_msb
add wave -noupdate -divider ddr_v3
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BANK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/COL_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CS_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/nCS_PER_RANK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CKE_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_BUF_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQ_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQ_PER_DM
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DM_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQ_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQS_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQS_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DRAM_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ECC
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ECC_TEST
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PAYLOAD_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ECC_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MC_ERR_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MEM_ADDR_ORDER
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/nBANK_MACHS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RANKS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ODT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ROW_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/USE_CS_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/USE_DM_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/USE_ODT_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PHY_CONTROL_MASTER_BANK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MEM_DENSITY
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MEM_SPEEDGRADE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MEM_DEVICE_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/AL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/nAL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BURST_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BURST_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CWL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/OUTPUT_DRV
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RTT_NOM
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RTT_WR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ADDR_CMD_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/REG_CTRL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CA_MIRROR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKIN_PERIOD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKFBOUT_MULT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DIVCLK_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT0_PHASE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT0_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT1_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT2_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT3_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tCKE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tFAW
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tPRDI
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRAS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRCD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tREFI
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRFC
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRRD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRTP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tWTR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tZQI
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tZQCS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SIM_BYPASS_INIT_CAL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SIMULATION
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B0
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B3
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B4
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B0
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B3
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B4
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PHY_0_BITLANES
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PHY_1_BITLANES
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PHY_2_BITLANES
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CK_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ADDR_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BANK_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CAS_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CKE_ODT_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CKE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ODT_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CS_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PARITY_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RAS_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/WE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQS_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA0_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA1_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA2_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA3_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA4_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA5_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA6_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA7_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA8_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA9_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA10_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA11_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA12_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA13_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA14_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA15_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA16_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA17_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MASK0_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MASK1_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SLOT_0_CONFIG
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SLOT_1_CONFIG
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/IODELAY_HP_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/IBUF_LPWR_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_IO_IDLE_PWRDWN
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BANK_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_IO_PRIM_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CKE_ODT_AUX
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/USER_REFRESH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/WRLVL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ORDERING
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CALIB_ROW_ADD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CALIB_COL_ADD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CALIB_BA_ADD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/TCQ
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/IODELAY_GRP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SYSCLK_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/REFCLK_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SYS_RST_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CMD_PIPE_PLUS1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DRAM_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CAL_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/STARVE_LIMIT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/REFCLK_FREQ
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DIFF_TERM_REFCLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tCK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/nCK_PER_CLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DIFF_TERM_SYSCLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DEBUG_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/TEMP_MON_CONTROL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RST_ACT_LOW
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_dq
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_dqs_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_dqs_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_addr
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_ba
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_ras_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_cas_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_we_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_reset_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_ck_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_ck_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_cke
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_cs_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_dm
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_odt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_clk_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_addr
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_cmd
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_en
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_data
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_end
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_mask
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_wren
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_rd_data
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_rd_data_end
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_rd_data_valid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_rdy
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_rdy
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_sr_req
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_sr_active
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_ref_req
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_ref_ack
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_zq_req
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_zq_ack
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ui_clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ui_clk_sync_rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/init_calib_complete
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/bank_mach_next
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/iodelay_ctrl_rdy
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref_in
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_rst_o
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/freq_refclk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/mem_refclk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/pll_locked
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sync_pulse
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ref_dll_lock
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/rst_phaser_ref
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_ecc_multiple_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_parity
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/init_calib_complete_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_clk_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_clk_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/mmcm_clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/device_temp
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/device_temp_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_idel_down_all
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_idel_down_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_idel_up_all
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_idel_up_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_sel_all_idel_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_sel_idel_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_po_f_stg23_sel
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_sel_pi_incdec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_sel_po_incdec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_byte_sel
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_f_inc
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_po_f_inc
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_f_dec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_po_f_dec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_counter_read_val
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_po_counter_read_val
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_cpt_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_dq_idelay_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_calib_top
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_cpt_first_edge_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_cpt_second_edge_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rd_data_offset
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_rdlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_wrcal
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_final_po_fine_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_final_po_coarse_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_wrlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_init
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_prbs_rdlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_dqs_found_cal
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_phaselock_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_phaselocked_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_phaselock_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_dqsfound_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_dqsfound_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_dqsfound_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrcal_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrcal_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrcal_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_dqs_found_lanes_phy4lanes
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_phase_locked_phy4lanes
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_oclkdelay_calib_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_oclkdelay_calib_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_oclkdelay_cal
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_oclkdelay_rd_data
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rd_data_edge_detect
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rddata
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rddata_valid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rdlvl_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rdlvl_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rdlvl_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_fine_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_coarse_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_tap_cnt_during_wrlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wl_edge_detect_valid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rddata_r
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rddata_valid_r
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ocal_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_dqs
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_bit
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/rd_data_edge_detect_r
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/wl_po_fine_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/wl_po_coarse_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_calib_rd_data_offset_1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_calib_rd_data_offset_2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_data_offset
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_data_offset_1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_data_offset_2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/all_zeros
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BM_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RANK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/APP_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/APP_MASK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/TEMP_MON_EN
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tTEMPSAMPLE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/XADC_CLK_PERIOD
add wave -noupdate -divider ddr3_phy_init
add wave -noupdate -divider ddr3_model_3
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCK_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TJIT_PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TJIT_CC}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_2PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_3PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_4PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_5PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_6PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_7PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_8PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_9PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_10PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_11PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TERR_12PER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDH}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDQSQ}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDQSS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDSS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDSH}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDQSCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TQSH}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TQSL}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDIPW}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TIPW}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TIS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TIH}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRAS_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRC}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRCD}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRP}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TXP}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCKE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TAON}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWLS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWLH}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWLO}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TAA_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/CL_TIME}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRRD}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TFAW}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/CL_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/CL_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/AL_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/AL_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/WR_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/WR_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/BL_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/BL_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/CWL_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/CWL_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCK_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCH_AVG_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCL_AVG_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCH_AVG_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCL_AVG_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCH_ABS_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCL_ABS_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCKE_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TAA_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TQH}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRPRE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRPST}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDQSH}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDQSL}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWPRE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWPST}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TZQCS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TZQINIT}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TZQOPER}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCCD}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCCD_DG}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRAS_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWR}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TMRD}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TMOD}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TMOD_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRRD_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRRD_DG}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRRD_DG_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRTP}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRTP_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWTR}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWTR_DG}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWTR_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWTR_DG_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TDLLK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRFC_MIN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TRFC_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TXP_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TXPDLL}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TXPDLL_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TACTPDEN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TPRPDEN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TREFPDEN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCPDED}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TPD_MAX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TXPR}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TXPR_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TXS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TXS_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TXSDLL}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TISXR}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCKSRE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCKSRE_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCKSRX}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCKSRX_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TCKESR_TCK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TAOF}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TAONPD}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TAOFPD}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ODTH4}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ODTH8}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TADC}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWLMRD}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWLDQSEN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/TWLOE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/DM_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ADDR_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ROW_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/COL_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/DQ_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/DQS_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/BA_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/MEM_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/AP}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/BC}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/BL_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/BO_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/CS_BITS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RANKS}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RZQ}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/PRE_DEF_PAT}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/STOP_ON_ERROR}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/DEBUG}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/BUS_DELAY}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RANDOM_OUT_DELAY}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RANDOM_SEED}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RDQSEN_PRE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RDQSEN_PST}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RDQS_PRE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RDQS_PST}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RDQEN_PRE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/RDQEN_PST}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/WDQS_PRE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/WDQS_PST}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/check_strict_mrbits}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/check_strict_timing}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/feature_pasr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/feature_truebl4}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/LOAD_MODE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/REFRESH}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/PRECHARGE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ACTIVATE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/WRITE}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/READ}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ZQ}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/NOP}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/PWR_DOWN}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/SELF_REF}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/SAME_BANK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/DIFF_BANK}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/DIFF_GROUP}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/rst_n}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_n}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cke}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cs_n}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ras_n}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cas_n}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/we_n}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dm_tdqs}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ba}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/addr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_n}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tdqs_n}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odt}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tck_avg}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tck_sample}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tch_sample}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tcl_sample}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tck_i}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tch_i}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tcl_i}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tch_avg}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tcl_avg}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_ck_pos}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_ck_neg}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tjit_per_rtime}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tjit_cc_time}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/terr_nper_rtime}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tjit_ch_rtime}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/duty_cycle}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/out_delay}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqsck}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqsck_min}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqsck_max}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqsq_min}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqsq_max}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/seed}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/mode_reg}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/burst_order}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/burst_length}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/blotf}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/truebl4}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cas_latency}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dll_reset}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dll_locked}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/write_recovery}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/low_power}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dll_en}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odt_rtt_nom}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odt_rtt_wr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odt_en}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dyn_odt_en}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/al}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/additive_latency}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/write_levelization}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/duty_cycle_corrector}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tdqs_en}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/out_en}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/pasr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cas_write_latency}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/asr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/srt}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/mpr_select}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/mpr_en}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odts_readout}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/read_latency}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/write_latency}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cmd_string}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/active_bank}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/auto_precharge_bank}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/write_precharge_bank}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/read_precharge_bank}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/active_row}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/in_power_down}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/in_self_refresh}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/init_mode_reg}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/init_dll_reset}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/init_done}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/init_step}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/zq_set}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/er_trfc_max}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odt_state}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odt_state_dly}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dyn_odt_state}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dyn_odt_state_dly}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/prev_odt}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/calibration_pattern}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/temp_sensor}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/mr_chk}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/rd_bc}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/banki}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ref_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odt_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_txpr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_load_mode}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_refresh}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_precharge}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_activate}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_write}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_read}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_zqinit}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_zqoper}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_zqcs}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_power_down}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_slow_exit_pd}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_self_refresh}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_freq_change}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_odt}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_odth8}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_dll_reset}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_cke_cmd}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_bank_write}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_bank_read}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_group_activate}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_group_write}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_group_read}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_txpr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_load_mode}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_refresh}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_precharge}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_activate}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_write_end}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_power_down}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_slow_exit_pd}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_self_refresh}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_freq_change}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_cke_cmd}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_ttsinit}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_bank_precharge}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_bank_activate}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_bank_write_end}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_bank_read_end}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_group_activate}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_group_write_end}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/al_pipeline}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/wr_pipeline}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/rd_pipeline}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odt_pipeline}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dyn_odt_pipeline}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/bl_pipeline}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ba_pipeline}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/row_pipeline}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/col_pipeline}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/prev_cke}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/memory_data}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/bit_mask}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/burst_position}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/burst_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq_temp}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/check_write_postamble}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/check_write_preamble}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/check_write_dqs_high}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/check_write_dqs_low}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/check_dm_tdipw}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/check_dq_tdipw}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_rst_n}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_cke}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_odt}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_tdqss}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_dm}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_dqs}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_dqs_pos}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_dqss_pos}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_dqs_neg}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_dq}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/tm_cmd_addr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cmd_addr_string}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_string}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/memory_index}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/memory_used}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/rst_n_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ck_n_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cke_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cs_n_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ras_n_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cas_n_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/we_n_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dm_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/ba_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/addr_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/odt_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dm_in_pos}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dm_in_neg}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq_in_pos}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq_in_neg}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq_in_valid}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_in_valid}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/wdqs_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/wdq_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/wdqs_pos_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/b2b_write}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/wr_burst_length}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/prev_dqs_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/diff_ck}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_even}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_odd}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/cmd_n_in}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_out_en}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_out_en_dly}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_out}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dqs_out_dly}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq_out_en}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq_out_en_dly}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq_out}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/dq_out_dly}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/rdqsen_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/rdqs_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/rdqen_cntr}
add wave -noupdate {/wb_acq_core_tb/mem_rnk[0]/gen_mem[3]/u_comp_ddr3/rdq_cntr}
add wave -noupdate -divider ddr3_model_2
add wave -noupdate -divider ddr3_model_1
add wave -noupdate -divider ddr3_model_0
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {155081928863 fs} 0}
quietly wave cursor active 1
configure wave -namecolwidth 234
configure wave -valuecolwidth 111
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {155051022351 fs} {155503140469 fs}
