 
set ::env(PROJECT_NAME) uart
set ::env(DESIGN_TOP) uart
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/opentitan/ip/uart/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/opentitan/ip/uart/rtl/uart.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
