{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 19:51:26 2007 " "Info: Processing started: Fri Aug 17 19:51:26 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usb_blaster -c usb_blaster " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off usb_blaster -c usb_blaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_blaster.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file usb_blaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_blaster " "Info: Found entity 1: usb_blaster" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "usb_blaster " "Info: Elaborating entity \"usb_blaster\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Info: Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Allocated 129 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 19:51:28 2007 " "Info: Processing ended: Fri Aug 17 19:51:28 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 19:51:29 2007 " "Info: Processing started: Fri Aug 17 19:51:29 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off usb_blaster -c usb_blaster " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off usb_blaster -c usb_blaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "usb_blaster EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"usb_blaster\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "60 Top " "Info: Previous placement does not exist for 60 of 60 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IFCLK (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node IFCLK (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 25 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.884 ns register register " "Info: Estimated most critical path is register to register delay of 3.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LAB_X1_Y18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y18; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.596 ns) 1.271 ns counter\[1\]~122 2 COMB LAB_X1_Y18 2 " "Info: 2: + IC(0.675 ns) + CELL(0.596 ns) = 1.271 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[1\]~122'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { counter[0] counter[1]~122 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.357 ns counter\[2\]~123 3 COMB LAB_X1_Y18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.357 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[2\]~123'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[1]~122 counter[2]~123 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.443 ns counter\[3\]~124 4 COMB LAB_X1_Y18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.443 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[3\]~124'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[2]~123 counter[3]~124 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.529 ns counter\[4\]~125 5 COMB LAB_X1_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.529 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[4\]~125'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[3]~124 counter[4]~125 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.615 ns counter\[5\]~126 6 COMB LAB_X1_Y18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.615 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[5\]~126'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[4]~125 counter[5]~126 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.701 ns counter\[6\]~127 7 COMB LAB_X1_Y18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.701 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[6\]~127'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[5]~126 counter[6]~127 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.787 ns counter\[7\]~128 8 COMB LAB_X1_Y18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.787 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[7\]~128'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[6]~127 counter[7]~128 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.873 ns counter\[8\]~129 9 COMB LAB_X1_Y18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.873 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[8\]~129'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[7]~128 counter[8]~129 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.959 ns counter\[9\]~130 10 COMB LAB_X1_Y18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.959 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[9\]~130'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[8]~129 counter[9]~130 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.045 ns counter\[10\]~131 11 COMB LAB_X1_Y18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.045 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[10\]~131'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[9]~130 counter[10]~131 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.131 ns counter\[11\]~132 12 COMB LAB_X1_Y18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.131 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[11\]~132'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[10]~131 counter[11]~132 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.217 ns counter\[12\]~133 13 COMB LAB_X1_Y18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.217 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'counter\[12\]~133'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[11]~132 counter[12]~133 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 2.410 ns counter\[13\]~134 14 COMB LAB_X1_Y17 2 " "Info: 14: + IC(0.107 ns) + CELL(0.086 ns) = 2.410 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[13\]~134'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { counter[12]~133 counter[13]~134 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.496 ns counter\[14\]~135 15 COMB LAB_X1_Y17 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.496 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[14\]~135'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[13]~134 counter[14]~135 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.582 ns counter\[15\]~136 16 COMB LAB_X1_Y17 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.582 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[15\]~136'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[14]~135 counter[15]~136 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.668 ns counter\[16\]~137 17 COMB LAB_X1_Y17 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.668 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[16\]~137'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[15]~136 counter[16]~137 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.754 ns counter\[17\]~138 18 COMB LAB_X1_Y17 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.754 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[17\]~138'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[16]~137 counter[17]~138 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.840 ns counter\[18\]~139 19 COMB LAB_X1_Y17 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.840 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[18\]~139'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[17]~138 counter[18]~139 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.926 ns counter\[19\]~140 20 COMB LAB_X1_Y17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.926 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[19\]~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[18]~139 counter[19]~140 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.012 ns counter\[20\]~141 21 COMB LAB_X1_Y17 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.012 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[20\]~141'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[19]~140 counter[20]~141 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.098 ns counter\[21\]~142 22 COMB LAB_X1_Y17 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.098 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[21\]~142'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[20]~141 counter[21]~142 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.184 ns counter\[22\]~143 23 COMB LAB_X1_Y17 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.184 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'counter\[22\]~143'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[21]~142 counter[22]~143 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.270 ns counter\[23\]~144 24 COMB LAB_X1_Y17 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.270 ns; Loc. = LAB_X1_Y17; Fanout = 1; COMB Node = 'counter\[23\]~144'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[22]~143 counter[23]~144 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.776 ns counter\[24\]~98 25 COMB LAB_X1_Y17 1 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 3.776 ns; Loc. = LAB_X1_Y17; Fanout = 1; COMB Node = 'counter\[24\]~98'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { counter[23]~144 counter[24]~98 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.884 ns counter\[24\] 26 REG LAB_X1_Y17 2 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 3.884 ns; Loc. = LAB_X1_Y17; Fanout = 2; REG Node = 'counter\[24\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter[24]~98 counter[24] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.102 ns ( 79.87 % ) " "Info: Total cell delay = 3.102 ns ( 79.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 20.13 % ) " "Info: Total interconnect delay = 0.782 ns ( 20.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.884 ns" { counter[0] counter[1]~122 counter[2]~123 counter[3]~124 counter[4]~125 counter[5]~126 counter[6]~127 counter[7]~128 counter[8]~129 counter[9]~130 counter[10]~131 counter[11]~132 counter[12]~133 counter[13]~134 counter[14]~135 counter[15]~136 counter[16]~137 counter[17]~138 counter[18]~139 counter[19]~140 counter[20]~141 counter[21]~142 counter[22]~143 counter[23]~144 counter[24]~98 counter[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X23_Y0 X34_Y9 " "Info: The peak interconnect region extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Warning: Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1 0 " "Info: Pin \"B1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A23 0 " "Info: Pin \"A23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A24 0 " "Info: Pin \"A24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A29 0 " "Info: Pin \"A29\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0 0 " "Info: Pin \"LED0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Allocated 185 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 19:51:34 2007 " "Info: Processing ended: Fri Aug 17 19:51:34 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 19:51:35 2007 " "Info: Processing started: Fri Aug 17 19:51:35 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off usb_blaster -c usb_blaster " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off usb_blaster -c usb_blaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Allocated 136 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 19:51:43 2007 " "Info: Processing ended: Fri Aug 17 19:51:43 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 19:51:44 2007 " "Info: Processing started: Fri Aug 17 19:51:44 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off usb_blaster -c usb_blaster --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usb_blaster -c usb_blaster --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 25 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register counter\[0\] register counter\[24\] 240.73 MHz 4.154 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 240.73 MHz between source register \"counter\[0\]\" and destination register \"counter\[24\]\" (period= 4.154 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.889 ns + Longest register register " "Info: + Longest register to register delay is 3.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X1_Y18_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.621 ns) 1.086 ns counter\[1\]~122 2 COMB LCCOMB_X1_Y18_N8 2 " "Info: 2: + IC(0.465 ns) + CELL(0.621 ns) = 1.086 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 2; COMB Node = 'counter\[1\]~122'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { counter[0] counter[1]~122 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.172 ns counter\[2\]~123 3 COMB LCCOMB_X1_Y18_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.172 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 2; COMB Node = 'counter\[2\]~123'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[1]~122 counter[2]~123 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.258 ns counter\[3\]~124 4 COMB LCCOMB_X1_Y18_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.258 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 2; COMB Node = 'counter\[3\]~124'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[2]~123 counter[3]~124 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.448 ns counter\[4\]~125 5 COMB LCCOMB_X1_Y18_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 1.448 ns; Loc. = LCCOMB_X1_Y18_N14; Fanout = 2; COMB Node = 'counter\[4\]~125'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { counter[3]~124 counter[4]~125 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.534 ns counter\[5\]~126 6 COMB LCCOMB_X1_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.534 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'counter\[5\]~126'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[4]~125 counter[5]~126 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.620 ns counter\[6\]~127 7 COMB LCCOMB_X1_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.620 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 2; COMB Node = 'counter\[6\]~127'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[5]~126 counter[6]~127 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.706 ns counter\[7\]~128 8 COMB LCCOMB_X1_Y18_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.706 ns; Loc. = LCCOMB_X1_Y18_N20; Fanout = 2; COMB Node = 'counter\[7\]~128'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[6]~127 counter[7]~128 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.792 ns counter\[8\]~129 9 COMB LCCOMB_X1_Y18_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.792 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 2; COMB Node = 'counter\[8\]~129'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[7]~128 counter[8]~129 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.878 ns counter\[9\]~130 10 COMB LCCOMB_X1_Y18_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.878 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; COMB Node = 'counter\[9\]~130'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[8]~129 counter[9]~130 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.964 ns counter\[10\]~131 11 COMB LCCOMB_X1_Y18_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.964 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 2; COMB Node = 'counter\[10\]~131'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[9]~130 counter[10]~131 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.050 ns counter\[11\]~132 12 COMB LCCOMB_X1_Y18_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.050 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 2; COMB Node = 'counter\[11\]~132'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[10]~131 counter[11]~132 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.225 ns counter\[12\]~133 13 COMB LCCOMB_X1_Y18_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.175 ns) = 2.225 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 2; COMB Node = 'counter\[12\]~133'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { counter[11]~132 counter[12]~133 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.311 ns counter\[13\]~134 14 COMB LCCOMB_X1_Y17_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.311 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 2; COMB Node = 'counter\[13\]~134'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[12]~133 counter[13]~134 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.397 ns counter\[14\]~135 15 COMB LCCOMB_X1_Y17_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.397 ns; Loc. = LCCOMB_X1_Y17_N2; Fanout = 2; COMB Node = 'counter\[14\]~135'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[13]~134 counter[14]~135 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.483 ns counter\[15\]~136 16 COMB LCCOMB_X1_Y17_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.483 ns; Loc. = LCCOMB_X1_Y17_N4; Fanout = 2; COMB Node = 'counter\[15\]~136'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[14]~135 counter[15]~136 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.569 ns counter\[16\]~137 17 COMB LCCOMB_X1_Y17_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.569 ns; Loc. = LCCOMB_X1_Y17_N6; Fanout = 2; COMB Node = 'counter\[16\]~137'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[15]~136 counter[16]~137 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.655 ns counter\[17\]~138 18 COMB LCCOMB_X1_Y17_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.655 ns; Loc. = LCCOMB_X1_Y17_N8; Fanout = 2; COMB Node = 'counter\[17\]~138'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[16]~137 counter[17]~138 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.741 ns counter\[18\]~139 19 COMB LCCOMB_X1_Y17_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.741 ns; Loc. = LCCOMB_X1_Y17_N10; Fanout = 2; COMB Node = 'counter\[18\]~139'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[17]~138 counter[18]~139 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.827 ns counter\[19\]~140 20 COMB LCCOMB_X1_Y17_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.827 ns; Loc. = LCCOMB_X1_Y17_N12; Fanout = 2; COMB Node = 'counter\[19\]~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[18]~139 counter[19]~140 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.017 ns counter\[20\]~141 21 COMB LCCOMB_X1_Y17_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.190 ns) = 3.017 ns; Loc. = LCCOMB_X1_Y17_N14; Fanout = 2; COMB Node = 'counter\[20\]~141'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { counter[19]~140 counter[20]~141 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.103 ns counter\[21\]~142 22 COMB LCCOMB_X1_Y17_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.103 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 2; COMB Node = 'counter\[21\]~142'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[20]~141 counter[21]~142 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.189 ns counter\[22\]~143 23 COMB LCCOMB_X1_Y17_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.189 ns; Loc. = LCCOMB_X1_Y17_N18; Fanout = 2; COMB Node = 'counter\[22\]~143'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[21]~142 counter[22]~143 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.275 ns counter\[23\]~144 24 COMB LCCOMB_X1_Y17_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.275 ns; Loc. = LCCOMB_X1_Y17_N20; Fanout = 1; COMB Node = 'counter\[23\]~144'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[22]~143 counter[23]~144 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.781 ns counter\[24\]~98 25 COMB LCCOMB_X1_Y17_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 3.781 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = 'counter\[24\]~98'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { counter[23]~144 counter[24]~98 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.889 ns counter\[24\] 26 REG LCFF_X1_Y17_N23 2 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 3.889 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 2; REG Node = 'counter\[24\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter[24]~98 counter[24] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.424 ns ( 88.04 % ) " "Info: Total cell delay = 3.424 ns ( 88.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 11.96 % ) " "Info: Total interconnect delay = 0.465 ns ( 11.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.889 ns" { counter[0] counter[1]~122 counter[2]~123 counter[3]~124 counter[4]~125 counter[5]~126 counter[6]~127 counter[7]~128 counter[8]~129 counter[9]~130 counter[10]~131 counter[11]~132 counter[12]~133 counter[13]~134 counter[14]~135 counter[15]~136 counter[16]~137 counter[17]~138 counter[18]~139 counter[19]~140 counter[20]~141 counter[21]~142 counter[22]~143 counter[23]~144 counter[24]~98 counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.889 ns" { counter[0] counter[1]~122 counter[2]~123 counter[3]~124 counter[4]~125 counter[5]~126 counter[6]~127 counter[7]~128 counter[8]~129 counter[9]~130 counter[10]~131 counter[11]~132 counter[12]~133 counter[13]~134 counter[14]~135 counter[15]~136 counter[16]~137 counter[17]~138 counter[18]~139 counter[19]~140 counter[20]~141 counter[21]~142 counter[22]~143 counter[23]~144 counter[24]~98 counter[24] } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.851 ns counter\[24\] 3 REG LCFF_X1_Y17_N23 2 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 2; REG Node = 'counter\[24\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.00 % ) " "Info: Total cell delay = 1.796 ns ( 63.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 37.00 % ) " "Info: Total interconnect delay = 1.055 ns ( 37.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.852 ns counter\[0\] 3 REG LCFF_X1_Y18_N7 3 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.97 % ) " "Info: Total cell delay = 1.796 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.056 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.889 ns" { counter[0] counter[1]~122 counter[2]~123 counter[3]~124 counter[4]~125 counter[5]~126 counter[6]~127 counter[7]~128 counter[8]~129 counter[9]~130 counter[10]~131 counter[11]~132 counter[12]~133 counter[13]~134 counter[14]~135 counter[15]~136 counter[16]~137 counter[17]~138 counter[18]~139 counter[19]~140 counter[20]~141 counter[21]~142 counter[22]~143 counter[23]~144 counter[24]~98 counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.889 ns" { counter[0] counter[1]~122 counter[2]~123 counter[3]~124 counter[4]~125 counter[5]~126 counter[6]~127 counter[7]~128 counter[8]~129 counter[9]~130 counter[10]~131 counter[11]~132 counter[12]~133 counter[13]~134 counter[14]~135 counter[15]~136 counter[16]~137 counter[17]~138 counter[18]~139 counter[19]~140 counter[20]~141 counter[21]~142 counter[22]~143 counter[23]~144 counter[24]~98 counter[24] } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK LED0 counter\[24\] 7.361 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"LED0\" through register \"counter\[24\]\" is 7.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.851 ns counter\[24\] 3 REG LCFF_X1_Y17_N23 2 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 2; REG Node = 'counter\[24\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.00 % ) " "Info: Total cell delay = 1.796 ns ( 63.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 37.00 % ) " "Info: Total interconnect delay = 1.055 ns ( 37.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.206 ns + Longest register pin " "Info: + Longest register to pin delay is 4.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[24\] 1 REG LCFF_X1_Y17_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 2; REG Node = 'counter\[24\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[24] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(3.126 ns) 4.206 ns LED0 2 PIN PIN_4 0 " "Info: 2: + IC(1.080 ns) + CELL(3.126 ns) = 4.206 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'LED0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { counter[24] LED0 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 74.32 % ) " "Info: Total cell delay = 3.126 ns ( 74.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 25.68 % ) " "Info: Total interconnect delay = 1.080 ns ( 25.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { counter[24] LED0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { counter[24] LED0 } { 0.000ns 1.080ns } { 0.000ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { counter[24] LED0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { counter[24] LED0 } { 0.000ns 1.080ns } { 0.000ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B0 A29 11.840 ns Longest " "Info: Longest tpd from source pin \"B0\" to destination pin \"A29\" is 11.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns B0 1 PIN PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 1; PIN Node = 'B0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.570 ns) + CELL(3.286 ns) 11.840 ns A29 2 PIN PIN_104 0 " "Info: 2: + IC(7.570 ns) + CELL(3.286 ns) = 11.840 ns; Loc. = PIN_104; Fanout = 0; PIN Node = 'A29'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.856 ns" { B0 A29 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/Mine/usb_blaster.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.270 ns ( 36.06 % ) " "Info: Total cell delay = 4.270 ns ( 36.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.570 ns ( 63.94 % ) " "Info: Total interconnect delay = 7.570 ns ( 63.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.840 ns" { B0 A29 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.840 ns" { B0 B0~combout A29 } { 0.000ns 0.000ns 7.570ns } { 0.000ns 0.984ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "107 " "Info: Allocated 107 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 19:51:45 2007 " "Info: Processing ended: Fri Aug 17 19:51:45 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2 s " "Info: Quartus II Full Compilation was successful. 0 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
