//systemVerilog HDL for "top_level_DAC", "rsync_latch" "systemVerilog"


module rsync_latch ( );

endmodule
