D:/faculty/arch/Project/Arch-Project/stages/fetch-circuit.vhdl {0 {vcom -work work -2002 -explicit -stats=none D:/faculty/arch/Project/Arch-Project/stages/fetch-circuit.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): D:/faculty/arch/Project/Arch-Project/stages/fetch-circuit.vhdl(1): (vcom-1491) Empty source files.

} {} {}} D:/faculty/arch/Project/Arch-Project/alu/full-adder.vhdl {0 {vcom -work work -2002 -explicit -stats=none D:/faculty/arch/Project/Arch-Project/alu/full-adder.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): D:/faculty/arch/Project/Arch-Project/alu/full-adder.vhdl(1): (vcom-1491) Empty source files.

} {} {}} D:/faculty/arch/Project/Arch-Project/stages/execute-circuit.vhdl {0 {vcom -work work -2002 -explicit -stats=none D:/faculty/arch/Project/Arch-Project/stages/execute-circuit.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): D:/faculty/arch/Project/Arch-Project/stages/execute-circuit.vhdl(1): (vcom-1491) Empty source files.

} {} {}} D:/faculty/arch/Project/Arch-Project/standard-cells/mux.vhdl {0 {vcom -work work -2002 -explicit -stats=none D:/faculty/arch/Project/Arch-Project/standard-cells/mux.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): D:/faculty/arch/Project/Arch-Project/standard-cells/mux.vhdl(1): (vcom-1491) Empty source files.

} {} {}} D:/faculty/arch/Project/Arch-Project/stages/writeback-circuit.vhdl {0 {vcom -work work -2002 -explicit -stats=none D:/faculty/arch/Project/Arch-Project/stages/writeback-circuit.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): D:/faculty/arch/Project/Arch-Project/stages/writeback-circuit.vhdl(1): (vcom-1491) Empty source files.

} {} {}} D:/faculty/arch/Project/Arch-Project/stages/decode-circuit.vhdl {0 {vcom -work work -2002 -explicit -stats=none D:/faculty/arch/Project/Arch-Project/stages/decode-circuit.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): D:/faculty/arch/Project/Arch-Project/stages/decode-circuit.vhdl(1): (vcom-1491) Empty source files.

} {} {}} {C:/Study/3rd Year/1st Term/CMP 25/Arch/Arch-Project/counter/counter.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Study/3rd Year/1st Term/CMP 25/Arch/Arch-Project/counter/counter.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity counter
-- Compiling architecture counter_archticture of counter

} {} {}} {C:/Study/3rd Year/1st Term/CMP 25/Arch/Arch-Project/memory-elements/register.vhdl} {1 {vcom -work work -2002 -explicit -stats=none {C:/Study/3rd Year/1st Term/CMP 25/Arch/Arch-Project/memory-elements/register.vhdl}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling entity genReg
-- Compiling architecture Behavioral of genReg

} {} {}} D:/faculty/arch/Project/Arch-Project/alu/alu.vhdl {0 {vcom -work work -2002 -explicit -stats=none D:/faculty/arch/Project/Arch-Project/alu/alu.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): D:/faculty/arch/Project/Arch-Project/alu/alu.vhdl(1): (vcom-1491) Empty source files.

} {} {}} D:/faculty/arch/Project/Arch-Project/control-unit/control-unit.vhdl {0 {vcom -work work -2002 -explicit -stats=none D:/faculty/arch/Project/Arch-Project/control-unit/control-unit.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): D:/faculty/arch/Project/Arch-Project/control-unit/control-unit.vhdl(1): (vcom-1491) Empty source files.

} {} {}}
