Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/user/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 8 for port 'EX_reg' [/home/user/CIS4900/8-bit-RISC-RNS/processor_top.v:171]
WARNING: [VRFC 10-5021] port 'IO_read_data' is not connected on this instance [/home/user/CIS4900/8-bit-RISC-RNS/tb_rns.v:6]
WARNING: [VRFC 10-3705] select index 8 into 'EX_reg' is out of bounds [/home/user/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v:47]
WARNING: [VRFC 10-3705] select index 9 into 'EX_reg' is out of bounds [/home/user/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl_ProgCtr
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Reg_File(NUM_DOMAINS=2)
Compiling module xil_defaultlib.PL_IFID(NUM_DOMAINS=2)
Compiling module xil_defaultlib.RNS_complement
Compiling module xil_defaultlib.RNS_adder
Compiling module xil_defaultlib.RNS_sub
Compiling module xil_defaultlib.RNS_multiplier
Compiling module xil_defaultlib.RNS_fit_129
Compiling module xil_defaultlib.PL_ALU_RNS_default
Compiling module xil_defaultlib.RNS_fit_256
Compiling module xil_defaultlib.PL_ALU_RNS(modulus=9'b100000000)
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.logical
Compiling module xil_defaultlib.PL_ALU
Compiling module xil_defaultlib.PL_EX(NUM_DOMAINS=2)
Compiling module xil_defaultlib.PL_MEMWB(NUM_DOMAINS=2)
Compiling module xil_defaultlib.Forwarding(NUM_DOMAINS=2)
Compiling module xil_defaultlib.ctrl_BranchPred
Compiling module xil_defaultlib.processor_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
