Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 291113a8dffe48f39476dcbb5ebb9721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dff_tb_behav xil_defaultlib.dff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rstn_i' is not connected on this instance [A:/github/lab22/tb/dff_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.dff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dff_tb_behav
