Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 20:48:34 2024
| Host         : DESKTOP-VLIJTU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file string_transmitter_timing_summary_routed.rpt -pb string_transmitter_timing_summary_routed.pb -rpx string_transmitter_timing_summary_routed.rpx -warn_on_violation
| Design       : string_transmitter
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.264        0.000                      0                   82        0.155        0.000                      0                   82        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.264        0.000                      0                   82        0.155        0.000                      0                   82        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.885ns (22.440%)  route 3.059ns (77.560%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.785     9.118    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y58          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y58          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[12]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.732    14.382    trans_sys_inst/baud_rate_generator_inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.885ns (23.284%)  route 2.916ns (76.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.642     8.975    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[4]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.732    14.383    trans_sys_inst/baud_rate_generator_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.885ns (23.284%)  route 2.916ns (76.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.642     8.975    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[5]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.732    14.383    trans_sys_inst/baud_rate_generator_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.885ns (23.284%)  route 2.916ns (76.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.642     8.975    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[6]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.732    14.383    trans_sys_inst/baud_rate_generator_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.885ns (23.284%)  route 2.916ns (76.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.642     8.975    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[7]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.732    14.383    trans_sys_inst/baud_rate_generator_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.885ns (23.256%)  route 2.921ns (76.744%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.647     8.980    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.732    14.407    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.885ns (23.256%)  route 2.921ns (76.744%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.647     8.980    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[11]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.732    14.407    trans_sys_inst/baud_rate_generator_inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.885ns (23.256%)  route 2.921ns (76.744%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.647     8.980    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[8]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.732    14.407    trans_sys_inst/baud_rate_generator_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.885ns (23.256%)  route 2.921ns (76.744%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.647     8.980    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[9]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.732    14.407    trans_sys_inst/baud_rate_generator_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.885ns (24.164%)  route 2.777ns (75.836%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623     5.174    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           1.090     6.783    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.907 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.554     7.461    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.629     8.214    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.119     8.333 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.504     8.837    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[0]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.732    14.383    trans_sys_inst/baud_rate_generator_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 symbol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.502    clock_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  symbol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  symbol_reg[1]/Q
                         net (fo=1, routed)           0.086     1.729    trans_sys_inst/uart_fsm_inst/Q[1]
    SLICE_X5Y55          LUT3 (Prop_lut3_I2_O)        0.048     1.777 r  trans_sys_inst/uart_fsm_inst/b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    trans_sys_inst/uart_fsm_inst/b_reg_next[1]
    SLICE_X5Y55          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X5Y55          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[1]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.107     1.622    trans_sys_inst/uart_fsm_inst/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 symbol_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbol_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.504    clock_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  symbol_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.668 f  symbol_counter_reg[0]/Q
                         net (fo=14, routed)          0.105     1.774    symbol_counter_reg[0]
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.048     1.822 r  symbol[6]_i_1/O
                         net (fo=1, routed)           0.000     1.822    symbol[6]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  symbol_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    clock_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  symbol_reg[6]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.107     1.624    symbol_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 symbol_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbol_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.504    clock_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  symbol_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  symbol_counter_reg[0]/Q
                         net (fo=14, routed)          0.105     1.774    symbol_counter_reg[0]
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.045     1.819 r  symbol[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    symbol[0]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  symbol_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    clock_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  symbol_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091     1.608    symbol_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/tx_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.502    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X5Y55          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.136     1.780    trans_sys_inst/uart_fsm_inst/b_reg_reg_n_0_[0]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.825 r  trans_sys_inst/uart_fsm_inst/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.825    trans_sys_inst/uart_fsm_inst/tx_reg_next
    SLICE_X5Y54          FDSE                                         r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X5Y54          FDSE                                         r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
                         clock pessimism             -0.499     1.518    
    SLICE_X5Y54          FDSE (Hold_fdse_C_D)         0.091     1.609    trans_sys_inst/uart_fsm_inst/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 symbol_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.190ns (56.509%)  route 0.146ns (43.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.502    clock_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  symbol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  symbol_reg[3]/Q
                         net (fo=1, routed)           0.146     1.790    trans_sys_inst/uart_fsm_inst/Q[3]
    SLICE_X5Y55          LUT3 (Prop_lut3_I2_O)        0.049     1.839 r  trans_sys_inst/uart_fsm_inst/b_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    trans_sys_inst/uart_fsm_inst/b_reg_next[3]
    SLICE_X5Y55          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X5Y55          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[3]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.107     1.622    trans_sys_inst/uart_fsm_inst/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 trans_sys_inst/uart_fsm_inst/tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.504    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  trans_sys_inst/uart_fsm_inst/tx_done_reg/Q
                         net (fo=3, routed)           0.164     1.810    trans_sys_inst/uart_fsm_inst/tx_done
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  trans_sys_inst/uart_fsm_inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.855    trans_sys_inst_n_3
    SLICE_X2Y53          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    clock_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  state_reg/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.120     1.637    state_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.145%)  route 0.151ns (47.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.504    clock_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  state_reg/Q
                         net (fo=12, routed)          0.151     1.819    state
    SLICE_X3Y53          FDRE                                         r  tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    clock_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  tx_start_reg/C
                         clock pessimism             -0.502     1.517    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.070     1.587    tx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.504    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.168     1.814    trans_sys_inst/uart_fsm_inst/state_1[0]
    SLICE_X3Y53          LUT3 (Prop_lut3_I1_O)        0.042     1.856 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    trans_sys_inst/uart_fsm_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.107     1.611    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 symbol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.227ns (61.721%)  route 0.141ns (38.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.504    clock_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  symbol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128     1.632 r  symbol_reg[6]/Q
                         net (fo=1, routed)           0.141     1.773    trans_sys_inst/uart_fsm_inst/Q[6]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.099     1.872 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.872    trans_sys_inst/uart_fsm_inst/b_reg[6]_i_2_n_0
    SLICE_X3Y55          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X3Y55          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[6]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.092     1.612    trans_sys_inst/uart_fsm_inst/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 symbol_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbol_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.504    clock_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  symbol_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  symbol_counter_reg[0]/Q
                         net (fo=14, routed)          0.186     1.855    symbol_counter_reg[0]
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.043     1.898 r  symbol_counter[1]_i_3/O
                         net (fo=1, routed)           0.000     1.898    symbol_counter[1]_i_3_n_0
    SLICE_X2Y54          FDRE                                         r  symbol_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    clock_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  symbol_counter_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.131     1.635    symbol_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56     done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53     state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     symbol_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     symbol_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     symbol_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     symbol_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y54     symbol_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55     symbol_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55     symbol_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53     state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53     state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53     state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53     state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     symbol_counter_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 4.002ns (49.740%)  route 4.044ns (50.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.172    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X5Y54          FDSE                                         r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDSE (Prop_fdse_C_Q)         0.456     5.628 r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/Q
                         net (fo=1, routed)           4.044     9.673    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    13.219 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.219    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 3.980ns (67.582%)  route 1.909ns (32.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.175    clock_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  done_reg/Q
                         net (fo=1, routed)           1.909     7.541    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524    11.065 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    11.065    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.366ns (75.714%)  route 0.438ns (24.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.504    clock_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  done_reg/Q
                         net (fo=1, routed)           0.438     2.084    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.225     3.309 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.309    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.388ns (48.547%)  route 1.471ns (51.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.502    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X5Y54          FDSE                                         r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDSE (Prop_fdse_C_Q)         0.141     1.643 r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/Q
                         net (fo=1, routed)           1.471     3.115    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.247     4.362 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.362    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.622ns (35.562%)  route 2.940ns (64.438%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.785     4.562    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y58          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505     4.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y58          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 1.622ns (36.675%)  route 2.801ns (63.325%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.647     4.424    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505     4.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 1.622ns (36.675%)  route 2.801ns (63.325%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.647     4.424    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505     4.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 1.622ns (36.675%)  route 2.801ns (63.325%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.647     4.424    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505     4.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 1.622ns (36.675%)  route 2.801ns (63.325%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.647     4.424    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505     4.876    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.622ns (36.713%)  route 2.797ns (63.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.642     4.419    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506     4.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.622ns (36.713%)  route 2.797ns (63.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.642     4.419    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506     4.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.622ns (36.713%)  route 2.797ns (63.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.642     4.419    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506     4.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.622ns (36.713%)  route 2.797ns (63.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.642     4.419    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506     4.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 1.622ns (37.900%)  route 2.658ns (62.100%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.154     3.625    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.152     3.777 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.504     4.281    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X2Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506     4.877    trans_sys_inst/baud_rate_generator_inst/CLK
    SLICE_X2Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.238ns (24.971%)  route 0.716ns (75.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.716     0.955    reset_IBUF
    SLICE_X2Y53          FDRE                                         r  state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    clock_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  state_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.238ns (24.971%)  route 0.716ns (75.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.716     0.955    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.238ns (24.971%)  route 0.716ns (75.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.716     0.955    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/uart_fsm_inst/tx_done_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.238ns (24.971%)  route 0.716ns (75.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.716     0.955    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/tx_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X3Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/tx_done_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_start_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.238ns (24.971%)  route 0.716ns (75.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.716     0.955    reset_IBUF
    SLICE_X3Y53          FDRE                                         r  tx_start_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    clock_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  tx_start_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            symbol_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.238ns (23.836%)  route 0.762ns (76.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.762     1.000    reset_IBUF
    SLICE_X3Y54          FDRE                                         r  symbol_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    clock_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  symbol_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            symbol_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.238ns (23.836%)  route 0.762ns (76.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.762     1.000    reset_IBUF
    SLICE_X3Y54          FDRE                                         r  symbol_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    clock_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  symbol_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/uart_fsm_inst/n_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.238ns (23.648%)  route 0.770ns (76.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.770     1.008    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X4Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/n_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X4Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/n_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/uart_fsm_inst/n_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.238ns (23.648%)  route 0.770ns (76.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.770     1.008    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X4Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/n_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X4Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/n_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/uart_fsm_inst/n_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.238ns (23.648%)  route 0.770ns (76.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.770     1.008    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X4Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/n_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/CLK
    SLICE_X4Y53          FDRE                                         r  trans_sys_inst/uart_fsm_inst/n_counter_reg[2]/C





