
STMCAN_transceiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000139c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001560  08001560  00011560  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001578  08001578  00011578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800157c  0800157c  0001157c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001580  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d8  20000004  08001584  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000dc  08001584  000200dc  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00013a00  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002664  00000000  00000000  00033a34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006b6e  00000000  00000000  00036098  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000890  00000000  00000000  0003cc08  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000de8  00000000  00000000  0003d498  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000052ea  00000000  00000000  0003e280  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000039f9  00000000  00000000  0004356a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00046f63  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000189c  00000000  00000000  00046fe0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08001548 	.word	0x08001548

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08001548 	.word	0x08001548

08000204 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000204:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000206:	4b08      	ldr	r3, [pc, #32]	; (8000228 <HAL_InitTick+0x24>)
{
 8000208:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800020a:	6818      	ldr	r0, [r3, #0]
 800020c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000210:	fbb0 f0f3 	udiv	r0, r0, r3
 8000214:	f000 f884 	bl	8000320 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000218:	2200      	movs	r2, #0
 800021a:	4621      	mov	r1, r4
 800021c:	f04f 30ff 	mov.w	r0, #4294967295
 8000220:	f000 f83e 	bl	80002a0 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000224:	2000      	movs	r0, #0
 8000226:	bd10      	pop	{r4, pc}
 8000228:	20000000 	.word	0x20000000

0800022c <HAL_Init>:
{
 800022c:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800022e:	4b0b      	ldr	r3, [pc, #44]	; (800025c <HAL_Init+0x30>)
 8000230:	681a      	ldr	r2, [r3, #0]
 8000232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000236:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000238:	681a      	ldr	r2, [r3, #0]
 800023a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800023e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000240:	681a      	ldr	r2, [r3, #0]
 8000242:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000246:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000248:	2003      	movs	r0, #3
 800024a:	f000 f817 	bl	800027c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800024e:	2000      	movs	r0, #0
 8000250:	f7ff ffd8 	bl	8000204 <HAL_InitTick>
  HAL_MspInit();
 8000254:	f001 f872 	bl	800133c <HAL_MspInit>
}
 8000258:	2000      	movs	r0, #0
 800025a:	bd08      	pop	{r3, pc}
 800025c:	40023c00 	.word	0x40023c00

08000260 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000260:	4a02      	ldr	r2, [pc, #8]	; (800026c <HAL_IncTick+0xc>)
 8000262:	6813      	ldr	r3, [r2, #0]
 8000264:	3301      	adds	r3, #1
 8000266:	6013      	str	r3, [r2, #0]
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop
 800026c:	20000020 	.word	0x20000020

08000270 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000270:	4b01      	ldr	r3, [pc, #4]	; (8000278 <HAL_GetTick+0x8>)
 8000272:	6818      	ldr	r0, [r3, #0]
}
 8000274:	4770      	bx	lr
 8000276:	bf00      	nop
 8000278:	20000020 	.word	0x20000020

0800027c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800027c:	4a07      	ldr	r2, [pc, #28]	; (800029c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800027e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000280:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000284:	041b      	lsls	r3, r3, #16
 8000286:	0c1b      	lsrs	r3, r3, #16
 8000288:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800028c:	0200      	lsls	r0, r0, #8
 800028e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000292:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000296:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000298:	60d3      	str	r3, [r2, #12]
 800029a:	4770      	bx	lr
 800029c:	e000ed00 	.word	0xe000ed00

080002a0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a0:	4b17      	ldr	r3, [pc, #92]	; (8000300 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002a2:	b530      	push	{r4, r5, lr}
 80002a4:	68dc      	ldr	r4, [r3, #12]
 80002a6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002aa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ae:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002b0:	2b04      	cmp	r3, #4
 80002b2:	bf28      	it	cs
 80002b4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002b6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002b8:	f04f 0501 	mov.w	r5, #1
 80002bc:	fa05 f303 	lsl.w	r3, r5, r3
 80002c0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002c4:	bf8c      	ite	hi
 80002c6:	3c03      	subhi	r4, #3
 80002c8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002ca:	4019      	ands	r1, r3
 80002cc:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002ce:	fa05 f404 	lsl.w	r4, r5, r4
 80002d2:	3c01      	subs	r4, #1
 80002d4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80002d6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002d8:	ea42 0201 	orr.w	r2, r2, r1
 80002dc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e0:	bfaf      	iteee	ge
 80002e2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e6:	f000 000f 	andlt.w	r0, r0, #15
 80002ea:	4b06      	ldrlt	r3, [pc, #24]	; (8000304 <HAL_NVIC_SetPriority+0x64>)
 80002ec:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ee:	bfa5      	ittet	ge
 80002f0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80002f4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f6:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80002fc:	bd30      	pop	{r4, r5, pc}
 80002fe:	bf00      	nop
 8000300:	e000ed00 	.word	0xe000ed00
 8000304:	e000ed14 	.word	0xe000ed14

08000308 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000308:	0942      	lsrs	r2, r0, #5
 800030a:	2301      	movs	r3, #1
 800030c:	f000 001f 	and.w	r0, r0, #31
 8000310:	fa03 f000 	lsl.w	r0, r3, r0
 8000314:	4b01      	ldr	r3, [pc, #4]	; (800031c <HAL_NVIC_EnableIRQ+0x14>)
 8000316:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800031a:	4770      	bx	lr
 800031c:	e000e100 	.word	0xe000e100

08000320 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000320:	3801      	subs	r0, #1
 8000322:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000326:	d20a      	bcs.n	800033e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000328:	4b06      	ldr	r3, [pc, #24]	; (8000344 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800032a:	4a07      	ldr	r2, [pc, #28]	; (8000348 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800032c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800032e:	21f0      	movs	r1, #240	; 0xf0
 8000330:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000334:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000336:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000338:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800033a:	601a      	str	r2, [r3, #0]
 800033c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800033e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	e000e010 	.word	0xe000e010
 8000348:	e000ed00 	.word	0xe000ed00

0800034c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800034c:	4b04      	ldr	r3, [pc, #16]	; (8000360 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800034e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000350:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000352:	bf0c      	ite	eq
 8000354:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000358:	f022 0204 	bicne.w	r2, r2, #4
 800035c:	601a      	str	r2, [r3, #0]
 800035e:	4770      	bx	lr
 8000360:	e000e010 	.word	0xe000e010

08000364 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000364:	4770      	bx	lr

08000366 <HAL_SYSTICK_IRQHandler>:
{
 8000366:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000368:	f7ff fffc 	bl	8000364 <HAL_SYSTICK_Callback>
 800036c:	bd08      	pop	{r3, pc}
	...

08000370 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000374:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000376:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000378:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800051c <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800037c:	4a65      	ldr	r2, [pc, #404]	; (8000514 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800037e:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8000520 <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000382:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000384:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000386:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800038a:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 800038c:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000390:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000394:	45b6      	cmp	lr, r6
 8000396:	f040 80aa 	bne.w	80004ee <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800039a:	684c      	ldr	r4, [r1, #4]
 800039c:	f024 0710 	bic.w	r7, r4, #16
 80003a0:	2f02      	cmp	r7, #2
 80003a2:	d116      	bne.n	80003d2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80003a4:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80003a8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80003ac:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80003b0:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80003b4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80003b8:	f04f 0c0f 	mov.w	ip, #15
 80003bc:	fa0c fc0b 	lsl.w	ip, ip, fp
 80003c0:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80003c4:	690d      	ldr	r5, [r1, #16]
 80003c6:	fa05 f50b 	lsl.w	r5, r5, fp
 80003ca:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80003ce:	f8ca 5020 	str.w	r5, [sl, #32]
 80003d2:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80003d6:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80003d8:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80003dc:	fa05 f50a 	lsl.w	r5, r5, sl
 80003e0:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003e2:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80003e6:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003ea:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003ee:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003f0:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003f4:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80003f6:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003fa:	d811      	bhi.n	8000420 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80003fc:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003fe:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000402:	68cf      	ldr	r7, [r1, #12]
 8000404:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000408:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 800040c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800040e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000410:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000414:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000418:	409f      	lsls	r7, r3
 800041a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800041e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000420:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000422:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000424:	688f      	ldr	r7, [r1, #8]
 8000426:	fa07 f70a 	lsl.w	r7, r7, sl
 800042a:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800042c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800042e:	00e5      	lsls	r5, r4, #3
 8000430:	d55d      	bpl.n	80004ee <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000432:	f04f 0b00 	mov.w	fp, #0
 8000436:	f8cd b00c 	str.w	fp, [sp, #12]
 800043a:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800043e:	4d36      	ldr	r5, [pc, #216]	; (8000518 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000440:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000444:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000448:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800044c:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000450:	9703      	str	r7, [sp, #12]
 8000452:	9f03      	ldr	r7, [sp, #12]
 8000454:	f023 0703 	bic.w	r7, r3, #3
 8000458:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800045c:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000460:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000464:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000468:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800046c:	f04f 0e0f 	mov.w	lr, #15
 8000470:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000474:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000476:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800047a:	d03f      	beq.n	80004fc <HAL_GPIO_Init+0x18c>
 800047c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000480:	42a8      	cmp	r0, r5
 8000482:	d03d      	beq.n	8000500 <HAL_GPIO_Init+0x190>
 8000484:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000488:	42a8      	cmp	r0, r5
 800048a:	d03b      	beq.n	8000504 <HAL_GPIO_Init+0x194>
 800048c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000490:	42a8      	cmp	r0, r5
 8000492:	d039      	beq.n	8000508 <HAL_GPIO_Init+0x198>
 8000494:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000498:	42a8      	cmp	r0, r5
 800049a:	d037      	beq.n	800050c <HAL_GPIO_Init+0x19c>
 800049c:	4548      	cmp	r0, r9
 800049e:	d037      	beq.n	8000510 <HAL_GPIO_Init+0x1a0>
 80004a0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80004a4:	42a8      	cmp	r0, r5
 80004a6:	bf14      	ite	ne
 80004a8:	2507      	movne	r5, #7
 80004aa:	2506      	moveq	r5, #6
 80004ac:	fa05 f50c 	lsl.w	r5, r5, ip
 80004b0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80004b4:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80004b6:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80004b8:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004ba:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80004be:	bf0c      	ite	eq
 80004c0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80004c2:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80004c4:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80004c6:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004c8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80004cc:	bf0c      	ite	eq
 80004ce:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80004d0:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80004d2:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80004d4:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004d6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80004da:	bf0c      	ite	eq
 80004dc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80004de:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80004e0:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80004e2:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004e4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80004e6:	bf54      	ite	pl
 80004e8:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80004ea:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80004ec:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80004ee:	3301      	adds	r3, #1
 80004f0:	2b10      	cmp	r3, #16
 80004f2:	f47f af48 	bne.w	8000386 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80004f6:	b005      	add	sp, #20
 80004f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004fc:	465d      	mov	r5, fp
 80004fe:	e7d5      	b.n	80004ac <HAL_GPIO_Init+0x13c>
 8000500:	2501      	movs	r5, #1
 8000502:	e7d3      	b.n	80004ac <HAL_GPIO_Init+0x13c>
 8000504:	2502      	movs	r5, #2
 8000506:	e7d1      	b.n	80004ac <HAL_GPIO_Init+0x13c>
 8000508:	2503      	movs	r5, #3
 800050a:	e7cf      	b.n	80004ac <HAL_GPIO_Init+0x13c>
 800050c:	2504      	movs	r5, #4
 800050e:	e7cd      	b.n	80004ac <HAL_GPIO_Init+0x13c>
 8000510:	2505      	movs	r5, #5
 8000512:	e7cb      	b.n	80004ac <HAL_GPIO_Init+0x13c>
 8000514:	40013c00 	.word	0x40013c00
 8000518:	40020000 	.word	0x40020000
 800051c:	40023800 	.word	0x40023800
 8000520:	40021400 	.word	0x40021400

08000524 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000524:	b10a      	cbz	r2, 800052a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000526:	6181      	str	r1, [r0, #24]
 8000528:	4770      	bx	lr
 800052a:	0409      	lsls	r1, r1, #16
 800052c:	e7fb      	b.n	8000526 <HAL_GPIO_WritePin+0x2>
	...

08000530 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000530:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000532:	2300      	movs	r3, #0
 8000534:	9301      	str	r3, [sp, #4]
 8000536:	4b22      	ldr	r3, [pc, #136]	; (80005c0 <HAL_PWREx_EnableOverDrive+0x90>)
 8000538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800053a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800053e:	641a      	str	r2, [r3, #64]	; 0x40
 8000540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000546:	9301      	str	r3, [sp, #4]
 8000548:	9b01      	ldr	r3, [sp, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800054a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800054e:	fa93 f3a3 	rbit	r3, r3
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000552:	fab3 f383 	clz	r3, r3
 8000556:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800055a:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 800055e:	009b      	lsls	r3, r3, #2
 8000560:	2201      	movs	r2, #1
 8000562:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000564:	f7ff fe84 	bl	8000270 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000568:	4c16      	ldr	r4, [pc, #88]	; (80005c4 <HAL_PWREx_EnableOverDrive+0x94>)
  tickstart = HAL_GetTick();
 800056a:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800056c:	6863      	ldr	r3, [r4, #4]
 800056e:	03da      	lsls	r2, r3, #15
 8000570:	d515      	bpl.n	800059e <HAL_PWREx_EnableOverDrive+0x6e>
 8000572:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000576:	fa93 f3a3 	rbit	r3, r3
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800057a:	fab3 f383 	clz	r3, r3
 800057e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000582:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8000586:	009b      	lsls	r3, r3, #2
 8000588:	2201      	movs	r2, #1
 800058a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800058c:	f7ff fe70 	bl	8000270 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000590:	4c0c      	ldr	r4, [pc, #48]	; (80005c4 <HAL_PWREx_EnableOverDrive+0x94>)
  tickstart = HAL_GetTick();
 8000592:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000594:	6863      	ldr	r3, [r4, #4]
 8000596:	039b      	lsls	r3, r3, #14
 8000598:	d50a      	bpl.n	80005b0 <HAL_PWREx_EnableOverDrive+0x80>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800059a:	2000      	movs	r0, #0
 800059c:	e006      	b.n	80005ac <HAL_PWREx_EnableOverDrive+0x7c>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800059e:	f7ff fe67 	bl	8000270 <HAL_GetTick>
 80005a2:	1b40      	subs	r0, r0, r5
 80005a4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80005a8:	d9e0      	bls.n	800056c <HAL_PWREx_EnableOverDrive+0x3c>
      return HAL_TIMEOUT;
 80005aa:	2003      	movs	r0, #3
}
 80005ac:	b003      	add	sp, #12
 80005ae:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80005b0:	f7ff fe5e 	bl	8000270 <HAL_GetTick>
 80005b4:	1b40      	subs	r0, r0, r5
 80005b6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80005ba:	d9eb      	bls.n	8000594 <HAL_PWREx_EnableOverDrive+0x64>
 80005bc:	e7f5      	b.n	80005aa <HAL_PWREx_EnableOverDrive+0x7a>
 80005be:	bf00      	nop
 80005c0:	40023800 	.word	0x40023800
 80005c4:	40007000 	.word	0x40007000

080005c8 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80005c8:	4b56      	ldr	r3, [pc, #344]	; (8000724 <HAL_RCC_ClockConfig+0x15c>)
 80005ca:	681a      	ldr	r2, [r3, #0]
 80005cc:	f002 020f 	and.w	r2, r2, #15
 80005d0:	428a      	cmp	r2, r1
{
 80005d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80005d6:	4605      	mov	r5, r0
 80005d8:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80005da:	d330      	bcc.n	800063e <HAL_RCC_ClockConfig+0x76>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80005dc:	682a      	ldr	r2, [r5, #0]
 80005de:	0794      	lsls	r4, r2, #30
 80005e0:	d437      	bmi.n	8000652 <HAL_RCC_ClockConfig+0x8a>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80005e2:	07d0      	lsls	r0, r2, #31
 80005e4:	d43d      	bmi.n	8000662 <HAL_RCC_ClockConfig+0x9a>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80005e6:	4b4f      	ldr	r3, [pc, #316]	; (8000724 <HAL_RCC_ClockConfig+0x15c>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	f002 020f 	and.w	r2, r2, #15
 80005ee:	4296      	cmp	r6, r2
 80005f0:	f0c0 8088 	bcc.w	8000704 <HAL_RCC_ClockConfig+0x13c>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80005f4:	682a      	ldr	r2, [r5, #0]
 80005f6:	0751      	lsls	r1, r2, #29
 80005f8:	f100 808c 	bmi.w	8000714 <HAL_RCC_ClockConfig+0x14c>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80005fc:	0713      	lsls	r3, r2, #28
 80005fe:	d507      	bpl.n	8000610 <HAL_RCC_ClockConfig+0x48>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000600:	4a49      	ldr	r2, [pc, #292]	; (8000728 <HAL_RCC_ClockConfig+0x160>)
 8000602:	6929      	ldr	r1, [r5, #16]
 8000604:	6893      	ldr	r3, [r2, #8]
 8000606:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800060a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800060e:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8000610:	f000 f8c6 	bl	80007a0 <HAL_RCC_GetSysClockFreq>
 8000614:	4b44      	ldr	r3, [pc, #272]	; (8000728 <HAL_RCC_ClockConfig+0x160>)
 8000616:	22f0      	movs	r2, #240	; 0xf0
 8000618:	689b      	ldr	r3, [r3, #8]
 800061a:	fa92 f2a2 	rbit	r2, r2
 800061e:	fab2 f282 	clz	r2, r2
 8000622:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000626:	40d3      	lsrs	r3, r2
 8000628:	4a40      	ldr	r2, [pc, #256]	; (800072c <HAL_RCC_ClockConfig+0x164>)
 800062a:	5cd3      	ldrb	r3, [r2, r3]
 800062c:	40d8      	lsrs	r0, r3
 800062e:	4b40      	ldr	r3, [pc, #256]	; (8000730 <HAL_RCC_ClockConfig+0x168>)
 8000630:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000632:	2000      	movs	r0, #0
 8000634:	f7ff fde6 	bl	8000204 <HAL_InitTick>
  
  return HAL_OK;
 8000638:	2000      	movs	r0, #0
}
 800063a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800063e:	b2ca      	uxtb	r2, r1
 8000640:	701a      	strb	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f003 030f 	and.w	r3, r3, #15
 8000648:	4299      	cmp	r1, r3
 800064a:	d0c7      	beq.n	80005dc <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800064c:	2001      	movs	r0, #1
 800064e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000652:	4935      	ldr	r1, [pc, #212]	; (8000728 <HAL_RCC_ClockConfig+0x160>)
 8000654:	68a8      	ldr	r0, [r5, #8]
 8000656:	688b      	ldr	r3, [r1, #8]
 8000658:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800065c:	4303      	orrs	r3, r0
 800065e:	608b      	str	r3, [r1, #8]
 8000660:	e7bf      	b.n	80005e2 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000662:	686a      	ldr	r2, [r5, #4]
 8000664:	4b30      	ldr	r3, [pc, #192]	; (8000728 <HAL_RCC_ClockConfig+0x160>)
 8000666:	2a01      	cmp	r2, #1
 8000668:	d11e      	bne.n	80006a8 <HAL_RCC_ClockConfig+0xe0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000670:	d0ec      	beq.n	800064c <HAL_RCC_ClockConfig+0x84>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000672:	4c2d      	ldr	r4, [pc, #180]	; (8000728 <HAL_RCC_ClockConfig+0x160>)
 8000674:	68a3      	ldr	r3, [r4, #8]
 8000676:	f023 0303 	bic.w	r3, r3, #3
 800067a:	4313      	orrs	r3, r2
 800067c:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800067e:	f7ff fdf7 	bl	8000270 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000682:	686b      	ldr	r3, [r5, #4]
 8000684:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8000686:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000688:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800068c:	d116      	bne.n	80006bc <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800068e:	68a3      	ldr	r3, [r4, #8]
 8000690:	f003 030c 	and.w	r3, r3, #12
 8000694:	2b04      	cmp	r3, #4
 8000696:	d0a6      	beq.n	80005e6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000698:	f7ff fdea 	bl	8000270 <HAL_GetTick>
 800069c:	1bc0      	subs	r0, r0, r7
 800069e:	4540      	cmp	r0, r8
 80006a0:	d9f5      	bls.n	800068e <HAL_RCC_ClockConfig+0xc6>
          return HAL_TIMEOUT;
 80006a2:	2003      	movs	r0, #3
 80006a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80006a8:	1e91      	subs	r1, r2, #2
 80006aa:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80006ac:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80006ae:	d802      	bhi.n	80006b6 <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80006b0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80006b4:	e7dc      	b.n	8000670 <HAL_RCC_ClockConfig+0xa8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006b6:	f013 0f02 	tst.w	r3, #2
 80006ba:	e7d9      	b.n	8000670 <HAL_RCC_ClockConfig+0xa8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80006bc:	2b02      	cmp	r3, #2
 80006be:	d10a      	bne.n	80006d6 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80006c0:	68a3      	ldr	r3, [r4, #8]
 80006c2:	f003 030c 	and.w	r3, r3, #12
 80006c6:	2b08      	cmp	r3, #8
 80006c8:	d08d      	beq.n	80005e6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80006ca:	f7ff fdd1 	bl	8000270 <HAL_GetTick>
 80006ce:	1bc0      	subs	r0, r0, r7
 80006d0:	4540      	cmp	r0, r8
 80006d2:	d9f5      	bls.n	80006c0 <HAL_RCC_ClockConfig+0xf8>
 80006d4:	e7e5      	b.n	80006a2 <HAL_RCC_ClockConfig+0xda>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 80006d6:	2b03      	cmp	r3, #3
 80006d8:	d10f      	bne.n	80006fa <HAL_RCC_ClockConfig+0x132>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80006da:	68a3      	ldr	r3, [r4, #8]
 80006dc:	f003 030c 	and.w	r3, r3, #12
 80006e0:	2b0c      	cmp	r3, #12
 80006e2:	d080      	beq.n	80005e6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80006e4:	f7ff fdc4 	bl	8000270 <HAL_GetTick>
 80006e8:	1bc0      	subs	r0, r0, r7
 80006ea:	4540      	cmp	r0, r8
 80006ec:	d9f5      	bls.n	80006da <HAL_RCC_ClockConfig+0x112>
 80006ee:	e7d8      	b.n	80006a2 <HAL_RCC_ClockConfig+0xda>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80006f0:	f7ff fdbe 	bl	8000270 <HAL_GetTick>
 80006f4:	1bc0      	subs	r0, r0, r7
 80006f6:	4540      	cmp	r0, r8
 80006f8:	d8d3      	bhi.n	80006a2 <HAL_RCC_ClockConfig+0xda>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80006fa:	68a3      	ldr	r3, [r4, #8]
 80006fc:	f013 0f0c 	tst.w	r3, #12
 8000700:	d1f6      	bne.n	80006f0 <HAL_RCC_ClockConfig+0x128>
 8000702:	e770      	b.n	80005e6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000704:	b2f2      	uxtb	r2, r6
 8000706:	701a      	strb	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f003 030f 	and.w	r3, r3, #15
 800070e:	429e      	cmp	r6, r3
 8000710:	d19c      	bne.n	800064c <HAL_RCC_ClockConfig+0x84>
 8000712:	e76f      	b.n	80005f4 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000714:	4904      	ldr	r1, [pc, #16]	; (8000728 <HAL_RCC_ClockConfig+0x160>)
 8000716:	68e8      	ldr	r0, [r5, #12]
 8000718:	688b      	ldr	r3, [r1, #8]
 800071a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800071e:	4303      	orrs	r3, r0
 8000720:	608b      	str	r3, [r1, #8]
 8000722:	e76b      	b.n	80005fc <HAL_RCC_ClockConfig+0x34>
 8000724:	40023c00 	.word	0x40023c00
 8000728:	40023800 	.word	0x40023800
 800072c:	08001560 	.word	0x08001560
 8000730:	20000000 	.word	0x20000000

08000734 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000734:	4b01      	ldr	r3, [pc, #4]	; (800073c <HAL_RCC_GetHCLKFreq+0x8>)
 8000736:	6818      	ldr	r0, [r3, #0]
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	20000000 	.word	0x20000000

08000740 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8000740:	4b08      	ldr	r3, [pc, #32]	; (8000764 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000742:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000746:	689b      	ldr	r3, [r3, #8]
 8000748:	fa92 f2a2 	rbit	r2, r2
 800074c:	fab2 f282 	clz	r2, r2
 8000750:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000754:	40d3      	lsrs	r3, r2
 8000756:	4a04      	ldr	r2, [pc, #16]	; (8000768 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000758:	5cd3      	ldrb	r3, [r2, r3]
 800075a:	4a04      	ldr	r2, [pc, #16]	; (800076c <HAL_RCC_GetPCLK1Freq+0x2c>)
 800075c:	6810      	ldr	r0, [r2, #0]
}
 800075e:	40d8      	lsrs	r0, r3
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800
 8000768:	08001570 	.word	0x08001570
 800076c:	20000000 	.word	0x20000000

08000770 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8000770:	4b08      	ldr	r3, [pc, #32]	; (8000794 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000772:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8000776:	689b      	ldr	r3, [r3, #8]
 8000778:	fa92 f2a2 	rbit	r2, r2
 800077c:	fab2 f282 	clz	r2, r2
 8000780:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000784:	40d3      	lsrs	r3, r2
 8000786:	4a04      	ldr	r2, [pc, #16]	; (8000798 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000788:	5cd3      	ldrb	r3, [r2, r3]
 800078a:	4a04      	ldr	r2, [pc, #16]	; (800079c <HAL_RCC_GetPCLK2Freq+0x2c>)
 800078c:	6810      	ldr	r0, [r2, #0]
} 
 800078e:	40d8      	lsrs	r0, r3
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	40023800 	.word	0x40023800
 8000798:	08001570 	.word	0x08001570
 800079c:	20000000 	.word	0x20000000

080007a0 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80007a0:	4b2b      	ldr	r3, [pc, #172]	; (8000850 <HAL_RCC_GetSysClockFreq+0xb0>)
 80007a2:	689a      	ldr	r2, [r3, #8]
 80007a4:	f002 020c 	and.w	r2, r2, #12
 80007a8:	2a08      	cmp	r2, #8
 80007aa:	d007      	beq.n	80007bc <HAL_RCC_GetSysClockFreq+0x1c>
 80007ac:	2a0c      	cmp	r2, #12
 80007ae:	d02c      	beq.n	800080a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80007b0:	4b28      	ldr	r3, [pc, #160]	; (8000854 <HAL_RCC_GetSysClockFreq+0xb4>)
 80007b2:	4829      	ldr	r0, [pc, #164]	; (8000858 <HAL_RCC_GetSysClockFreq+0xb8>)
 80007b4:	2a04      	cmp	r2, #4
 80007b6:	bf18      	it	ne
 80007b8:	4618      	movne	r0, r3
 80007ba:	4770      	bx	lr
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80007bc:	685a      	ldr	r2, [r3, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80007be:	6859      	ldr	r1, [r3, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80007c0:	685b      	ldr	r3, [r3, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80007c2:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80007c6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80007ca:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80007ce:	fa91 f0a1 	rbit	r0, r1
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80007d2:	fab0 f080 	clz	r0, r0
 80007d6:	ea03 0301 	and.w	r3, r3, r1
 80007da:	fa23 f300 	lsr.w	r3, r3, r0
 80007de:	bf14      	ite	ne
 80007e0:	481d      	ldrne	r0, [pc, #116]	; (8000858 <HAL_RCC_GetSysClockFreq+0xb8>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80007e2:	481c      	ldreq	r0, [pc, #112]	; (8000854 <HAL_RCC_GetSysClockFreq+0xb4>)
 80007e4:	fbb0 f0f2 	udiv	r0, r0, r2
 80007e8:	4358      	muls	r0, r3
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 80007ea:	4b19      	ldr	r3, [pc, #100]	; (8000850 <HAL_RCC_GetSysClockFreq+0xb0>)
 80007ec:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	fa92 f2a2 	rbit	r2, r2
 80007f6:	fab2 f282 	clz	r2, r2
 80007fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80007fe:	40d3      	lsrs	r3, r2
 8000800:	3301      	adds	r3, #1
 8000802:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
      
      sysclockfreq = pllvco/pllr;
 8000804:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000808:	4770      	bx	lr
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800080a:	685a      	ldr	r2, [r3, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800080c:	6859      	ldr	r1, [r3, #4]
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800080e:	685b      	ldr	r3, [r3, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000810:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000814:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000818:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800081c:	fa91 f0a1 	rbit	r0, r1
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000820:	fab0 f080 	clz	r0, r0
 8000824:	ea03 0301 	and.w	r3, r3, r1
 8000828:	fa23 f300 	lsr.w	r3, r3, r0
 800082c:	bf14      	ite	ne
 800082e:	480a      	ldrne	r0, [pc, #40]	; (8000858 <HAL_RCC_GetSysClockFreq+0xb8>)
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000830:	4808      	ldreq	r0, [pc, #32]	; (8000854 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000832:	fbb0 f0f2 	udiv	r0, r0, r2
 8000836:	4358      	muls	r0, r3
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8000838:	4b05      	ldr	r3, [pc, #20]	; (8000850 <HAL_RCC_GetSysClockFreq+0xb0>)
 800083a:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	fa92 f2a2 	rbit	r2, r2
 8000844:	fab2 f282 	clz	r2, r2
 8000848:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800084c:	40d3      	lsrs	r3, r2
 800084e:	e7d9      	b.n	8000804 <HAL_RCC_GetSysClockFreq+0x64>
 8000850:	40023800 	.word	0x40023800
 8000854:	00f42400 	.word	0x00f42400
 8000858:	007a1200 	.word	0x007a1200

0800085c <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800085c:	6803      	ldr	r3, [r0, #0]
{
 800085e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000860:	07de      	lsls	r6, r3, #31
{
 8000862:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000864:	d43b      	bmi.n	80008de <HAL_RCC_OscConfig+0x82>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000866:	6823      	ldr	r3, [r4, #0]
 8000868:	079d      	lsls	r5, r3, #30
 800086a:	f100 8092 	bmi.w	8000992 <HAL_RCC_OscConfig+0x136>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800086e:	6823      	ldr	r3, [r4, #0]
 8000870:	071e      	lsls	r6, r3, #28
 8000872:	f100 80e6 	bmi.w	8000a42 <HAL_RCC_OscConfig+0x1e6>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000876:	6823      	ldr	r3, [r4, #0]
 8000878:	075d      	lsls	r5, r3, #29
 800087a:	d52a      	bpl.n	80008d2 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800087c:	2300      	movs	r3, #0
 800087e:	9301      	str	r3, [sp, #4]
 8000880:	4b98      	ldr	r3, [pc, #608]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000882:	4d99      	ldr	r5, [pc, #612]	; (8000ae8 <HAL_RCC_OscConfig+0x28c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8000884:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000886:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800088a:	641a      	str	r2, [r3, #64]	; 0x40
 800088c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000892:	9301      	str	r3, [sp, #4]
 8000894:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8000896:	682b      	ldr	r3, [r5, #0]
 8000898:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800089c:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800089e:	f7ff fce7 	bl	8000270 <HAL_GetTick>
 80008a2:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80008a4:	682b      	ldr	r3, [r5, #0]
 80008a6:	05da      	lsls	r2, r3, #23
 80008a8:	f140 80ed 	bpl.w	8000a86 <HAL_RCC_OscConfig+0x22a>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008ac:	68a3      	ldr	r3, [r4, #8]
 80008ae:	4d8d      	ldr	r5, [pc, #564]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	f040 80ef 	bne.w	8000a94 <HAL_RCC_OscConfig+0x238>
 80008b6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80008b8:	f043 0301 	orr.w	r3, r3, #1
 80008bc:	672b      	str	r3, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80008be:	f7ff fcd7 	bl	8000270 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008c2:	4d88      	ldr	r5, [pc, #544]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 80008c4:	4606      	mov	r6, r0
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008c6:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008ca:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80008cc:	079b      	lsls	r3, r3, #30
 80008ce:	f140 8102 	bpl.w	8000ad6 <HAL_RCC_OscConfig+0x27a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80008d2:	69a2      	ldr	r2, [r4, #24]
 80008d4:	2a00      	cmp	r2, #0
 80008d6:	f040 810d 	bne.w	8000af4 <HAL_RCC_OscConfig+0x298>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80008da:	2000      	movs	r0, #0
 80008dc:	e01e      	b.n	800091c <HAL_RCC_OscConfig+0xc0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80008de:	4b81      	ldr	r3, [pc, #516]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
 80008e0:	689a      	ldr	r2, [r3, #8]
 80008e2:	f002 020c 	and.w	r2, r2, #12
 80008e6:	2a04      	cmp	r2, #4
 80008e8:	d010      	beq.n	800090c <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80008ea:	689a      	ldr	r2, [r3, #8]
 80008ec:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80008f0:	2a08      	cmp	r2, #8
 80008f2:	d102      	bne.n	80008fa <HAL_RCC_OscConfig+0x9e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	0258      	lsls	r0, r3, #9
 80008f8:	d408      	bmi.n	800090c <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80008fa:	4b7a      	ldr	r3, [pc, #488]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
 80008fc:	689a      	ldr	r2, [r3, #8]
 80008fe:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000902:	2a0c      	cmp	r2, #12
 8000904:	d10c      	bne.n	8000920 <HAL_RCC_OscConfig+0xc4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000906:	685a      	ldr	r2, [r3, #4]
 8000908:	0251      	lsls	r1, r2, #9
 800090a:	d509      	bpl.n	8000920 <HAL_RCC_OscConfig+0xc4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800090c:	4b75      	ldr	r3, [pc, #468]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	039a      	lsls	r2, r3, #14
 8000912:	d5a8      	bpl.n	8000866 <HAL_RCC_OscConfig+0xa>
 8000914:	6863      	ldr	r3, [r4, #4]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d1a5      	bne.n	8000866 <HAL_RCC_OscConfig+0xa>
        return HAL_ERROR;
 800091a:	2001      	movs	r0, #1
}
 800091c:	b003      	add	sp, #12
 800091e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000920:	6862      	ldr	r2, [r4, #4]
 8000922:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000926:	d111      	bne.n	800094c <HAL_RCC_OscConfig+0xf0>
 8000928:	681a      	ldr	r2, [r3, #0]
 800092a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800092e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000930:	f7ff fc9e 	bl	8000270 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000934:	4d6b      	ldr	r5, [pc, #428]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8000936:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000938:	682b      	ldr	r3, [r5, #0]
 800093a:	039b      	lsls	r3, r3, #14
 800093c:	d493      	bmi.n	8000866 <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800093e:	f7ff fc97 	bl	8000270 <HAL_GetTick>
 8000942:	1b80      	subs	r0, r0, r6
 8000944:	2864      	cmp	r0, #100	; 0x64
 8000946:	d9f7      	bls.n	8000938 <HAL_RCC_OscConfig+0xdc>
            return HAL_TIMEOUT;
 8000948:	2003      	movs	r0, #3
 800094a:	e7e7      	b.n	800091c <HAL_RCC_OscConfig+0xc0>
 800094c:	4d65      	ldr	r5, [pc, #404]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800094e:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000952:	682b      	ldr	r3, [r5, #0]
 8000954:	d107      	bne.n	8000966 <HAL_RCC_OscConfig+0x10a>
 8000956:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800095a:	602b      	str	r3, [r5, #0]
 800095c:	682b      	ldr	r3, [r5, #0]
 800095e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000962:	602b      	str	r3, [r5, #0]
 8000964:	e7e4      	b.n	8000930 <HAL_RCC_OscConfig+0xd4>
 8000966:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800096a:	602b      	str	r3, [r5, #0]
 800096c:	682b      	ldr	r3, [r5, #0]
 800096e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000972:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000974:	2a00      	cmp	r2, #0
 8000976:	d1db      	bne.n	8000930 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8000978:	f7ff fc7a 	bl	8000270 <HAL_GetTick>
 800097c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800097e:	682b      	ldr	r3, [r5, #0]
 8000980:	039f      	lsls	r7, r3, #14
 8000982:	f57f af70 	bpl.w	8000866 <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000986:	f7ff fc73 	bl	8000270 <HAL_GetTick>
 800098a:	1b80      	subs	r0, r0, r6
 800098c:	2864      	cmp	r0, #100	; 0x64
 800098e:	d9f6      	bls.n	800097e <HAL_RCC_OscConfig+0x122>
 8000990:	e7da      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000992:	4b54      	ldr	r3, [pc, #336]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
 8000994:	689a      	ldr	r2, [r3, #8]
 8000996:	f012 0f0c 	tst.w	r2, #12
 800099a:	d010      	beq.n	80009be <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800099c:	689a      	ldr	r2, [r3, #8]
 800099e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80009a2:	2a08      	cmp	r2, #8
 80009a4:	d102      	bne.n	80009ac <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	0258      	lsls	r0, r3, #9
 80009aa:	d508      	bpl.n	80009be <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009ac:	4a4d      	ldr	r2, [pc, #308]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
 80009ae:	6893      	ldr	r3, [r2, #8]
 80009b0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80009b4:	2b0c      	cmp	r3, #12
 80009b6:	d116      	bne.n	80009e6 <HAL_RCC_OscConfig+0x18a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009b8:	6853      	ldr	r3, [r2, #4]
 80009ba:	0259      	lsls	r1, r3, #9
 80009bc:	d413      	bmi.n	80009e6 <HAL_RCC_OscConfig+0x18a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009be:	4b49      	ldr	r3, [pc, #292]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	0792      	lsls	r2, r2, #30
 80009c4:	d502      	bpl.n	80009cc <HAL_RCC_OscConfig+0x170>
 80009c6:	68e2      	ldr	r2, [r4, #12]
 80009c8:	2a01      	cmp	r2, #1
 80009ca:	d1a6      	bne.n	800091a <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009cc:	6818      	ldr	r0, [r3, #0]
 80009ce:	22f8      	movs	r2, #248	; 0xf8
 80009d0:	fa92 f2a2 	rbit	r2, r2
 80009d4:	fab2 f182 	clz	r1, r2
 80009d8:	6922      	ldr	r2, [r4, #16]
 80009da:	408a      	lsls	r2, r1
 80009dc:	f020 01f8 	bic.w	r1, r0, #248	; 0xf8
 80009e0:	430a      	orrs	r2, r1
 80009e2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009e4:	e743      	b.n	800086e <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009e6:	68e2      	ldr	r2, [r4, #12]
 80009e8:	4b40      	ldr	r3, [pc, #256]	; (8000aec <HAL_RCC_OscConfig+0x290>)
 80009ea:	b1da      	cbz	r2, 8000a24 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_ENABLE();
 80009ec:	2201      	movs	r2, #1
 80009ee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009f0:	f7ff fc3e 	bl	8000270 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009f4:	4d3b      	ldr	r5, [pc, #236]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 80009f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009f8:	682b      	ldr	r3, [r5, #0]
 80009fa:	079b      	lsls	r3, r3, #30
 80009fc:	d50c      	bpl.n	8000a18 <HAL_RCC_OscConfig+0x1bc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009fe:	6829      	ldr	r1, [r5, #0]
 8000a00:	23f8      	movs	r3, #248	; 0xf8
 8000a02:	fa93 f3a3 	rbit	r3, r3
 8000a06:	fab3 f283 	clz	r2, r3
 8000a0a:	6923      	ldr	r3, [r4, #16]
 8000a0c:	4093      	lsls	r3, r2
 8000a0e:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8000a12:	4313      	orrs	r3, r2
 8000a14:	602b      	str	r3, [r5, #0]
 8000a16:	e72a      	b.n	800086e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a18:	f7ff fc2a 	bl	8000270 <HAL_GetTick>
 8000a1c:	1b80      	subs	r0, r0, r6
 8000a1e:	2802      	cmp	r0, #2
 8000a20:	d9ea      	bls.n	80009f8 <HAL_RCC_OscConfig+0x19c>
 8000a22:	e791      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 8000a24:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a26:	f7ff fc23 	bl	8000270 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a2a:	4d2e      	ldr	r5, [pc, #184]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8000a2c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a2e:	682b      	ldr	r3, [r5, #0]
 8000a30:	079f      	lsls	r7, r3, #30
 8000a32:	f57f af1c 	bpl.w	800086e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a36:	f7ff fc1b 	bl	8000270 <HAL_GetTick>
 8000a3a:	1b80      	subs	r0, r0, r6
 8000a3c:	2802      	cmp	r0, #2
 8000a3e:	d9f6      	bls.n	8000a2e <HAL_RCC_OscConfig+0x1d2>
 8000a40:	e782      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a42:	6962      	ldr	r2, [r4, #20]
 8000a44:	4b2a      	ldr	r3, [pc, #168]	; (8000af0 <HAL_RCC_OscConfig+0x294>)
 8000a46:	b17a      	cbz	r2, 8000a68 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_LSI_ENABLE();
 8000a48:	2201      	movs	r2, #1
 8000a4a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a4c:	f7ff fc10 	bl	8000270 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a50:	4d24      	ldr	r5, [pc, #144]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8000a52:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a54:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a56:	0798      	lsls	r0, r3, #30
 8000a58:	f53f af0d 	bmi.w	8000876 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a5c:	f7ff fc08 	bl	8000270 <HAL_GetTick>
 8000a60:	1b80      	subs	r0, r0, r6
 8000a62:	2802      	cmp	r0, #2
 8000a64:	d9f6      	bls.n	8000a54 <HAL_RCC_OscConfig+0x1f8>
 8000a66:	e76f      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_LSI_DISABLE();
 8000a68:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a6a:	f7ff fc01 	bl	8000270 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a6e:	4d1d      	ldr	r5, [pc, #116]	; (8000ae4 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8000a70:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a72:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a74:	0799      	lsls	r1, r3, #30
 8000a76:	f57f aefe 	bpl.w	8000876 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a7a:	f7ff fbf9 	bl	8000270 <HAL_GetTick>
 8000a7e:	1b80      	subs	r0, r0, r6
 8000a80:	2802      	cmp	r0, #2
 8000a82:	d9f6      	bls.n	8000a72 <HAL_RCC_OscConfig+0x216>
 8000a84:	e760      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000a86:	f7ff fbf3 	bl	8000270 <HAL_GetTick>
 8000a8a:	1b80      	subs	r0, r0, r6
 8000a8c:	2802      	cmp	r0, #2
 8000a8e:	f67f af09 	bls.w	80008a4 <HAL_RCC_OscConfig+0x48>
 8000a92:	e759      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a94:	2b05      	cmp	r3, #5
 8000a96:	d104      	bne.n	8000aa2 <HAL_RCC_OscConfig+0x246>
 8000a98:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a9a:	f043 0304 	orr.w	r3, r3, #4
 8000a9e:	672b      	str	r3, [r5, #112]	; 0x70
 8000aa0:	e709      	b.n	80008b6 <HAL_RCC_OscConfig+0x5a>
 8000aa2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000aa4:	f022 0201 	bic.w	r2, r2, #1
 8000aa8:	672a      	str	r2, [r5, #112]	; 0x70
 8000aaa:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000aac:	f022 0204 	bic.w	r2, r2, #4
 8000ab0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	f47f af03 	bne.w	80008be <HAL_RCC_OscConfig+0x62>
      tickstart = HAL_GetTick();
 8000ab8:	f7ff fbda 	bl	8000270 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000abc:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000ac0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ac2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ac4:	0798      	lsls	r0, r3, #30
 8000ac6:	f57f af04 	bpl.w	80008d2 <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000aca:	f7ff fbd1 	bl	8000270 <HAL_GetTick>
 8000ace:	1b80      	subs	r0, r0, r6
 8000ad0:	42b8      	cmp	r0, r7
 8000ad2:	d9f6      	bls.n	8000ac2 <HAL_RCC_OscConfig+0x266>
 8000ad4:	e738      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ad6:	f7ff fbcb 	bl	8000270 <HAL_GetTick>
 8000ada:	1b80      	subs	r0, r0, r6
 8000adc:	42b8      	cmp	r0, r7
 8000ade:	f67f aef4 	bls.w	80008ca <HAL_RCC_OscConfig+0x6e>
 8000ae2:	e731      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40007000 	.word	0x40007000
 8000aec:	42470000 	.word	0x42470000
 8000af0:	42470e80 	.word	0x42470e80
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000af4:	4d30      	ldr	r5, [pc, #192]	; (8000bb8 <HAL_RCC_OscConfig+0x35c>)
 8000af6:	68ab      	ldr	r3, [r5, #8]
 8000af8:	f003 030c 	and.w	r3, r3, #12
 8000afc:	2b08      	cmp	r3, #8
 8000afe:	f43f af0c 	beq.w	800091a <HAL_RCC_OscConfig+0xbe>
 8000b02:	4e2e      	ldr	r6, [pc, #184]	; (8000bbc <HAL_RCC_OscConfig+0x360>)
 8000b04:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b06:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000b08:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b0a:	d148      	bne.n	8000b9e <HAL_RCC_OscConfig+0x342>
        tickstart = HAL_GetTick();
 8000b0c:	f7ff fbb0 	bl	8000270 <HAL_GetTick>
 8000b10:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b12:	682b      	ldr	r3, [r5, #0]
 8000b14:	0199      	lsls	r1, r3, #6
 8000b16:	d43c      	bmi.n	8000b92 <HAL_RCC_OscConfig+0x336>
 8000b18:	f647 7ec0 	movw	lr, #32704	; 0x7fc0
 8000b1c:	fa9e feae 	rbit	lr, lr
 8000b20:	f44f 3240 	mov.w	r2, #196608	; 0x30000
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b24:	fabe fe8e 	clz	lr, lr
 8000b28:	fa92 f2a2 	rbit	r2, r2
 8000b2c:	f04f 6070 	mov.w	r0, #251658240	; 0xf000000
 8000b30:	fab2 f782 	clz	r7, r2
 8000b34:	fa90 f0a0 	rbit	r0, r0
 8000b38:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8000b3c:	fab0 f080 	clz	r0, r0
 8000b40:	fa91 f1a1 	rbit	r1, r1
 8000b44:	6a22      	ldr	r2, [r4, #32]
 8000b46:	69e3      	ldr	r3, [r4, #28]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b4c:	fa02 f20e 	lsl.w	r2, r2, lr
 8000b50:	4313      	orrs	r3, r2
 8000b52:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000b54:	0852      	lsrs	r2, r2, #1
 8000b56:	3a01      	subs	r2, #1
 8000b58:	40ba      	lsls	r2, r7
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b5e:	fa02 f000 	lsl.w	r0, r2, r0
 8000b62:	6b22      	ldr	r2, [r4, #48]	; 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b64:	4c14      	ldr	r4, [pc, #80]	; (8000bb8 <HAL_RCC_OscConfig+0x35c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b66:	fab1 f181 	clz	r1, r1
 8000b6a:	4303      	orrs	r3, r0
 8000b6c:	fa02 f101 	lsl.w	r1, r2, r1
 8000b70:	430b      	orrs	r3, r1
 8000b72:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b74:	2301      	movs	r3, #1
 8000b76:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b78:	f7ff fb7a 	bl	8000270 <HAL_GetTick>
 8000b7c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b7e:	6823      	ldr	r3, [r4, #0]
 8000b80:	019a      	lsls	r2, r3, #6
 8000b82:	f53f aeaa 	bmi.w	80008da <HAL_RCC_OscConfig+0x7e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b86:	f7ff fb73 	bl	8000270 <HAL_GetTick>
 8000b8a:	1b40      	subs	r0, r0, r5
 8000b8c:	2802      	cmp	r0, #2
 8000b8e:	d9f6      	bls.n	8000b7e <HAL_RCC_OscConfig+0x322>
 8000b90:	e6da      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b92:	f7ff fb6d 	bl	8000270 <HAL_GetTick>
 8000b96:	1bc0      	subs	r0, r0, r7
 8000b98:	2802      	cmp	r0, #2
 8000b9a:	d9ba      	bls.n	8000b12 <HAL_RCC_OscConfig+0x2b6>
 8000b9c:	e6d4      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
        tickstart = HAL_GetTick();
 8000b9e:	f7ff fb67 	bl	8000270 <HAL_GetTick>
 8000ba2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ba4:	682b      	ldr	r3, [r5, #0]
 8000ba6:	019b      	lsls	r3, r3, #6
 8000ba8:	f57f ae97 	bpl.w	80008da <HAL_RCC_OscConfig+0x7e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bac:	f7ff fb60 	bl	8000270 <HAL_GetTick>
 8000bb0:	1b00      	subs	r0, r0, r4
 8000bb2:	2802      	cmp	r0, #2
 8000bb4:	d9f6      	bls.n	8000ba4 <HAL_RCC_OscConfig+0x348>
 8000bb6:	e6c7      	b.n	8000948 <HAL_RCC_OscConfig+0xec>
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	42470060 	.word	0x42470060

08000bc0 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8000bc0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000bc4:	2b01      	cmp	r3, #1
{
 8000bc6:	b570      	push	{r4, r5, r6, lr}
 8000bc8:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8000bcc:	d01c      	beq.n	8000c08 <HAL_TIM_ConfigClockSource+0x48>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8000bce:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8000bd2:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8000bda:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000bdc:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000be0:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8000be4:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8000be6:	680a      	ldr	r2, [r1, #0]
 8000be8:	2a40      	cmp	r2, #64	; 0x40
 8000bea:	d079      	beq.n	8000ce0 <HAL_TIM_ConfigClockSource+0x120>
 8000bec:	d819      	bhi.n	8000c22 <HAL_TIM_ConfigClockSource+0x62>
 8000bee:	2a10      	cmp	r2, #16
 8000bf0:	f000 8093 	beq.w	8000d1a <HAL_TIM_ConfigClockSource+0x15a>
 8000bf4:	d80a      	bhi.n	8000c0c <HAL_TIM_ConfigClockSource+0x4c>
 8000bf6:	2a00      	cmp	r2, #0
 8000bf8:	f000 8089 	beq.w	8000d0e <HAL_TIM_ConfigClockSource+0x14e>
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8000c02:	2300      	movs	r3, #0
 8000c04:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8000c08:	4618      	mov	r0, r3
  
  return HAL_OK;
}
 8000c0a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8000c0c:	2a20      	cmp	r2, #32
 8000c0e:	f000 808a 	beq.w	8000d26 <HAL_TIM_ConfigClockSource+0x166>
 8000c12:	2a30      	cmp	r2, #48	; 0x30
 8000c14:	d1f2      	bne.n	8000bfc <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000c16:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000c18:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000c1c:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8000c20:	e036      	b.n	8000c90 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000c22:	2a70      	cmp	r2, #112	; 0x70
 8000c24:	d036      	beq.n	8000c94 <HAL_TIM_ConfigClockSource+0xd4>
 8000c26:	d81b      	bhi.n	8000c60 <HAL_TIM_ConfigClockSource+0xa0>
 8000c28:	2a50      	cmp	r2, #80	; 0x50
 8000c2a:	d042      	beq.n	8000cb2 <HAL_TIM_ConfigClockSource+0xf2>
 8000c2c:	2a60      	cmp	r2, #96	; 0x60
 8000c2e:	d1e5      	bne.n	8000bfc <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000c30:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8000c32:	684d      	ldr	r5, [r1, #4]
 8000c34:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000c36:	f024 0410 	bic.w	r4, r4, #16
 8000c3a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000c3c:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8000c3e:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000c40:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000c44:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8000c48:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000c4c:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8000c50:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000c52:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000c54:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000c56:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000c5a:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8000c5e:	e017      	b.n	8000c90 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000c60:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000c64:	d011      	beq.n	8000c8a <HAL_TIM_ConfigClockSource+0xca>
 8000c66:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000c6a:	d1c7      	bne.n	8000bfc <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000c6c:	688a      	ldr	r2, [r1, #8]
 8000c6e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000c70:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000c72:	68c9      	ldr	r1, [r1, #12]
 8000c74:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c76:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000c7a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000c7e:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000c80:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000c82:	689a      	ldr	r2, [r3, #8]
 8000c84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000c88:	e002      	b.n	8000c90 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000c8a:	689a      	ldr	r2, [r3, #8]
 8000c8c:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8000c90:	609a      	str	r2, [r3, #8]
 8000c92:	e7b3      	b.n	8000bfc <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000c94:	688a      	ldr	r2, [r1, #8]
 8000c96:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000c98:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000c9a:	68c9      	ldr	r1, [r1, #12]
 8000c9c:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c9e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000ca2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ca6:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8000ca8:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8000caa:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000cac:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8000cb0:	e7ee      	b.n	8000c90 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8000cb2:	684c      	ldr	r4, [r1, #4]
 8000cb4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000cb6:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000cb8:	6a1d      	ldr	r5, [r3, #32]
 8000cba:	f025 0501 	bic.w	r5, r5, #1
 8000cbe:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8000cc0:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000cc2:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000cc6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000cca:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8000cce:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8000cd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000cd2:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000cd4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cd6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000cda:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8000cde:	e7d7      	b.n	8000c90 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8000ce0:	684c      	ldr	r4, [r1, #4]
 8000ce2:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000ce4:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ce6:	6a1d      	ldr	r5, [r3, #32]
 8000ce8:	f025 0501 	bic.w	r5, r5, #1
 8000cec:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8000cee:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000cf0:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000cf4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000cf8:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8000cfc:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8000cfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000d00:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000d02:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d04:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000d08:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8000d0c:	e7c0      	b.n	8000c90 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000d0e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000d14:	f042 0207 	orr.w	r2, r2, #7
 8000d18:	e7ba      	b.n	8000c90 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000d1a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d1c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000d20:	f042 0217 	orr.w	r2, r2, #23
 8000d24:	e7b4      	b.n	8000c90 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000d26:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d28:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000d2c:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8000d30:	e7ae      	b.n	8000c90 <HAL_TIM_ConfigClockSource+0xd0>
	...

08000d34 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000d34:	4a2e      	ldr	r2, [pc, #184]	; (8000df0 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8000d36:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000d38:	4290      	cmp	r0, r2
 8000d3a:	d012      	beq.n	8000d62 <TIM_Base_SetConfig+0x2e>
 8000d3c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000d40:	d00f      	beq.n	8000d62 <TIM_Base_SetConfig+0x2e>
 8000d42:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000d46:	4290      	cmp	r0, r2
 8000d48:	d00b      	beq.n	8000d62 <TIM_Base_SetConfig+0x2e>
 8000d4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	d007      	beq.n	8000d62 <TIM_Base_SetConfig+0x2e>
 8000d52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d56:	4290      	cmp	r0, r2
 8000d58:	d003      	beq.n	8000d62 <TIM_Base_SetConfig+0x2e>
 8000d5a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000d5e:	4290      	cmp	r0, r2
 8000d60:	d11d      	bne.n	8000d9e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8000d62:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000d64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000d68:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000d6a:	4a21      	ldr	r2, [pc, #132]	; (8000df0 <TIM_Base_SetConfig+0xbc>)
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d104      	bne.n	8000d7a <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d70:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000d72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d76:	4313      	orrs	r3, r2
 8000d78:	e028      	b.n	8000dcc <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000d7a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000d7e:	d0f7      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000d80:	4a1c      	ldr	r2, [pc, #112]	; (8000df4 <TIM_Base_SetConfig+0xc0>)
 8000d82:	4290      	cmp	r0, r2
 8000d84:	d0f4      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000d86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d8a:	4290      	cmp	r0, r2
 8000d8c:	d0f0      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000d8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d92:	4290      	cmp	r0, r2
 8000d94:	d0ec      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000d96:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000d9a:	4290      	cmp	r0, r2
 8000d9c:	d0e8      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000d9e:	4a16      	ldr	r2, [pc, #88]	; (8000df8 <TIM_Base_SetConfig+0xc4>)
 8000da0:	4290      	cmp	r0, r2
 8000da2:	d0e5      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000da4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000da8:	4290      	cmp	r0, r2
 8000daa:	d0e1      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000dac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000db0:	4290      	cmp	r0, r2
 8000db2:	d0dd      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000db4:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000db8:	4290      	cmp	r0, r2
 8000dba:	d0d9      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000dbc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000dc0:	4290      	cmp	r0, r2
 8000dc2:	d0d5      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
 8000dc4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000dc8:	4290      	cmp	r0, r2
 8000dca:	d0d1      	beq.n	8000d70 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8000dcc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000dce:	688b      	ldr	r3, [r1, #8]
 8000dd0:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000dd2:	680b      	ldr	r3, [r1, #0]
 8000dd4:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <TIM_Base_SetConfig+0xbc>)
 8000dd8:	4298      	cmp	r0, r3
 8000dda:	d006      	beq.n	8000dea <TIM_Base_SetConfig+0xb6>
 8000ddc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000de0:	4298      	cmp	r0, r3
 8000de2:	d002      	beq.n	8000dea <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8000de4:	2301      	movs	r3, #1
 8000de6:	6143      	str	r3, [r0, #20]
}
 8000de8:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8000dea:	690b      	ldr	r3, [r1, #16]
 8000dec:	6303      	str	r3, [r0, #48]	; 0x30
 8000dee:	e7f9      	b.n	8000de4 <TIM_Base_SetConfig+0xb0>
 8000df0:	40010000 	.word	0x40010000
 8000df4:	40000400 	.word	0x40000400
 8000df8:	40014000 	.word	0x40014000

08000dfc <HAL_TIM_Base_Init>:
{ 
 8000dfc:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000dfe:	4604      	mov	r4, r0
 8000e00:	b1a0      	cbz	r0, 8000e2c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000e02:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000e06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e0a:	b91b      	cbnz	r3, 8000e14 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000e0c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8000e10:	f000 facc 	bl	80013ac <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000e14:	2302      	movs	r3, #2
 8000e16:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000e1a:	6820      	ldr	r0, [r4, #0]
 8000e1c:	1d21      	adds	r1, r4, #4
 8000e1e:	f7ff ff89 	bl	8000d34 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000e22:	2301      	movs	r3, #1
 8000e24:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8000e28:	2000      	movs	r0, #0
 8000e2a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000e2c:	2001      	movs	r0, #1
}
 8000e2e:	bd10      	pop	{r4, pc}

08000e30 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8000e30:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000e34:	2b01      	cmp	r3, #1
{
 8000e36:	b510      	push	{r4, lr}
 8000e38:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8000e3c:	d018      	beq.n	8000e70 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8000e3e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000e42:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8000e44:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000e46:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000e48:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000e4a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000e4e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8000e50:	685a      	ldr	r2, [r3, #4]
 8000e52:	4322      	orrs	r2, r4
 8000e54:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e5c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000e5e:	689a      	ldr	r2, [r3, #8]
 8000e60:	430a      	orrs	r2, r1
 8000e62:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8000e64:	2301      	movs	r3, #1
 8000e66:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8000e70:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8000e72:	bd10      	pop	{r4, pc}

08000e74 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8000e78:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000e7a:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8000e7c:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e7e:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000e80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000e84:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8000e86:	6133      	str	r3, [r6, #16]
{
 8000e88:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e8a:	6883      	ldr	r3, [r0, #8]
 8000e8c:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8000e8e:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e90:	4303      	orrs	r3, r0
 8000e92:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000e94:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e98:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000e9a:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e9e:	430b      	orrs	r3, r1
 8000ea0:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8000ea2:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8000ea4:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8000ea6:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8000ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8000eac:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000eae:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8000eb2:	6173      	str	r3, [r6, #20]
 8000eb4:	4b7a      	ldr	r3, [pc, #488]	; (80010a0 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000eb6:	d17c      	bne.n	8000fb2 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8000eb8:	429e      	cmp	r6, r3
 8000eba:	d003      	beq.n	8000ec4 <UART_SetConfig+0x50>
 8000ebc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000ec0:	429e      	cmp	r6, r3
 8000ec2:	d144      	bne.n	8000f4e <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000ec4:	f7ff fc54 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
 8000ec8:	2519      	movs	r5, #25
 8000eca:	fb05 f300 	mul.w	r3, r5, r0
 8000ece:	6860      	ldr	r0, [r4, #4]
 8000ed0:	f04f 0964 	mov.w	r9, #100	; 0x64
 8000ed4:	0040      	lsls	r0, r0, #1
 8000ed6:	fbb3 f3f0 	udiv	r3, r3, r0
 8000eda:	fbb3 f3f9 	udiv	r3, r3, r9
 8000ede:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8000ee2:	f7ff fc45 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
 8000ee6:	6863      	ldr	r3, [r4, #4]
 8000ee8:	4368      	muls	r0, r5
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	fbb0 f7f3 	udiv	r7, r0, r3
 8000ef0:	f7ff fc3e 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
 8000ef4:	6863      	ldr	r3, [r4, #4]
 8000ef6:	4368      	muls	r0, r5
 8000ef8:	005b      	lsls	r3, r3, #1
 8000efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8000efe:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f02:	fb09 7313 	mls	r3, r9, r3, r7
 8000f06:	00db      	lsls	r3, r3, #3
 8000f08:	3332      	adds	r3, #50	; 0x32
 8000f0a:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f0e:	005b      	lsls	r3, r3, #1
 8000f10:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8000f14:	f7ff fc2c 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
 8000f18:	6862      	ldr	r2, [r4, #4]
 8000f1a:	4368      	muls	r0, r5
 8000f1c:	0052      	lsls	r2, r2, #1
 8000f1e:	fbb0 faf2 	udiv	sl, r0, r2
 8000f22:	f7ff fc25 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000f26:	6863      	ldr	r3, [r4, #4]
 8000f28:	4368      	muls	r0, r5
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f30:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f34:	fb09 a313 	mls	r3, r9, r3, sl
 8000f38:	00db      	lsls	r3, r3, #3
 8000f3a:	3332      	adds	r3, #50	; 0x32
 8000f3c:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f40:	f003 0307 	and.w	r3, r3, #7
 8000f44:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000f46:	443b      	add	r3, r7
 8000f48:	60b3      	str	r3, [r6, #8]
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000f4e:	f7ff fbf7 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 8000f52:	2519      	movs	r5, #25
 8000f54:	fb05 f300 	mul.w	r3, r5, r0
 8000f58:	6860      	ldr	r0, [r4, #4]
 8000f5a:	f04f 0964 	mov.w	r9, #100	; 0x64
 8000f5e:	0040      	lsls	r0, r0, #1
 8000f60:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f64:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f68:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8000f6c:	f7ff fbe8 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 8000f70:	6863      	ldr	r3, [r4, #4]
 8000f72:	4368      	muls	r0, r5
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	fbb0 f7f3 	udiv	r7, r0, r3
 8000f7a:	f7ff fbe1 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 8000f7e:	6863      	ldr	r3, [r4, #4]
 8000f80:	4368      	muls	r0, r5
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f88:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f8c:	fb09 7313 	mls	r3, r9, r3, r7
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	3332      	adds	r3, #50	; 0x32
 8000f94:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8000f9e:	f7ff fbcf 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 8000fa2:	6862      	ldr	r2, [r4, #4]
 8000fa4:	4368      	muls	r0, r5
 8000fa6:	0052      	lsls	r2, r2, #1
 8000fa8:	fbb0 faf2 	udiv	sl, r0, r2
 8000fac:	f7ff fbc8 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 8000fb0:	e7b9      	b.n	8000f26 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8000fb2:	429e      	cmp	r6, r3
 8000fb4:	d002      	beq.n	8000fbc <UART_SetConfig+0x148>
 8000fb6:	4b3b      	ldr	r3, [pc, #236]	; (80010a4 <UART_SetConfig+0x230>)
 8000fb8:	429e      	cmp	r6, r3
 8000fba:	d140      	bne.n	800103e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000fbc:	f7ff fbd8 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
 8000fc0:	6867      	ldr	r7, [r4, #4]
 8000fc2:	2519      	movs	r5, #25
 8000fc4:	f04f 0964 	mov.w	r9, #100	; 0x64
 8000fc8:	fb05 f300 	mul.w	r3, r5, r0
 8000fcc:	00bf      	lsls	r7, r7, #2
 8000fce:	fbb3 f3f7 	udiv	r3, r3, r7
 8000fd2:	fbb3 f3f9 	udiv	r3, r3, r9
 8000fd6:	011f      	lsls	r7, r3, #4
 8000fd8:	f7ff fbca 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
 8000fdc:	6863      	ldr	r3, [r4, #4]
 8000fde:	4368      	muls	r0, r5
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	fbb0 f8f3 	udiv	r8, r0, r3
 8000fe6:	f7ff fbc3 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
 8000fea:	6863      	ldr	r3, [r4, #4]
 8000fec:	4368      	muls	r0, r5
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ff4:	fbb3 f3f9 	udiv	r3, r3, r9
 8000ff8:	fb09 8313 	mls	r3, r9, r3, r8
 8000ffc:	011b      	lsls	r3, r3, #4
 8000ffe:	3332      	adds	r3, #50	; 0x32
 8001000:	fbb3 f3f9 	udiv	r3, r3, r9
 8001004:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001008:	f7ff fbb2 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
 800100c:	6862      	ldr	r2, [r4, #4]
 800100e:	4368      	muls	r0, r5
 8001010:	0092      	lsls	r2, r2, #2
 8001012:	fbb0 faf2 	udiv	sl, r0, r2
 8001016:	f7ff fbab 	bl	8000770 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800101a:	6863      	ldr	r3, [r4, #4]
 800101c:	4368      	muls	r0, r5
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	fbb0 f3f3 	udiv	r3, r0, r3
 8001024:	fbb3 f3f9 	udiv	r3, r3, r9
 8001028:	fb09 a313 	mls	r3, r9, r3, sl
 800102c:	011b      	lsls	r3, r3, #4
 800102e:	3332      	adds	r3, #50	; 0x32
 8001030:	fbb3 f3f9 	udiv	r3, r3, r9
 8001034:	f003 030f 	and.w	r3, r3, #15
 8001038:	ea43 0308 	orr.w	r3, r3, r8
 800103c:	e783      	b.n	8000f46 <UART_SetConfig+0xd2>
 800103e:	f7ff fb7f 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 8001042:	6867      	ldr	r7, [r4, #4]
 8001044:	2519      	movs	r5, #25
 8001046:	f04f 0964 	mov.w	r9, #100	; 0x64
 800104a:	fb05 f300 	mul.w	r3, r5, r0
 800104e:	00bf      	lsls	r7, r7, #2
 8001050:	fbb3 f3f7 	udiv	r3, r3, r7
 8001054:	fbb3 f3f9 	udiv	r3, r3, r9
 8001058:	011f      	lsls	r7, r3, #4
 800105a:	f7ff fb71 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 800105e:	6863      	ldr	r3, [r4, #4]
 8001060:	4368      	muls	r0, r5
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	fbb0 f8f3 	udiv	r8, r0, r3
 8001068:	f7ff fb6a 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 800106c:	6863      	ldr	r3, [r4, #4]
 800106e:	4368      	muls	r0, r5
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	fbb0 f3f3 	udiv	r3, r0, r3
 8001076:	fbb3 f3f9 	udiv	r3, r3, r9
 800107a:	fb09 8313 	mls	r3, r9, r3, r8
 800107e:	011b      	lsls	r3, r3, #4
 8001080:	3332      	adds	r3, #50	; 0x32
 8001082:	fbb3 f3f9 	udiv	r3, r3, r9
 8001086:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800108a:	f7ff fb59 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 800108e:	6862      	ldr	r2, [r4, #4]
 8001090:	4368      	muls	r0, r5
 8001092:	0092      	lsls	r2, r2, #2
 8001094:	fbb0 faf2 	udiv	sl, r0, r2
 8001098:	f7ff fb52 	bl	8000740 <HAL_RCC_GetPCLK1Freq>
 800109c:	e7bd      	b.n	800101a <UART_SetConfig+0x1a6>
 800109e:	bf00      	nop
 80010a0:	40011000 	.word	0x40011000
 80010a4:	40011400 	.word	0x40011400

080010a8 <HAL_UART_Init>:
{
 80010a8:	b510      	push	{r4, lr}
  if(huart == NULL)
 80010aa:	4604      	mov	r4, r0
 80010ac:	b340      	cbz	r0, 8001100 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80010ae:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80010b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80010b6:	b91b      	cbnz	r3, 80010c0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80010b8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80010bc:	f000 f99e 	bl	80013fc <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80010c0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80010c2:	2324      	movs	r3, #36	; 0x24
 80010c4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80010c8:	68d3      	ldr	r3, [r2, #12]
 80010ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80010ce:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80010d0:	4620      	mov	r0, r4
 80010d2:	f7ff fecf 	bl	8000e74 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80010d6:	6823      	ldr	r3, [r4, #0]
 80010d8:	691a      	ldr	r2, [r3, #16]
 80010da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80010de:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80010e0:	695a      	ldr	r2, [r3, #20]
 80010e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80010e6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80010e8:	68da      	ldr	r2, [r3, #12]
 80010ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80010ee:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010f0:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80010f2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010f4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80010f6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80010fa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80010fe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001100:	2001      	movs	r0, #1
}
 8001102:	bd10      	pop	{r4, pc}

08001104 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8001104:	b530      	push	{r4, r5, lr}
 8001106:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001108:	4b2a      	ldr	r3, [pc, #168]	; (80011b4 <SystemClock_Config+0xb0>)
 800110a:	2100      	movs	r1, #0
 800110c:	9100      	str	r1, [sp, #0]
 800110e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001110:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001114:	641a      	str	r2, [r3, #64]	; 0x40
 8001116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001118:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001120:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <SystemClock_Config+0xb4>)
 8001122:	9101      	str	r1, [sp, #4]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001132:	9301      	str	r3, [sp, #4]
 8001134:	9b01      	ldr	r3, [sp, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001136:	2301      	movs	r3, #1
 8001138:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800113a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800113e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001140:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001144:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001146:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001148:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 180;
 800114a:	23b4      	movs	r3, #180	; 0xb4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114c:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114e:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001150:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001152:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001154:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001156:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001158:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115a:	f7ff fb7f 	bl	800085c <HAL_RCC_OscConfig>
 800115e:	b100      	cbz	r0, 8001162 <SystemClock_Config+0x5e>
 8001160:	e7fe      	b.n	8001160 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001162:	f7ff f9e5 	bl	8000530 <HAL_PWREx_EnableOverDrive>
 8001166:	b100      	cbz	r0, 800116a <SystemClock_Config+0x66>
 8001168:	e7fe      	b.n	8001168 <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800116a:	230f      	movs	r3, #15
 800116c:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800116e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001172:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001174:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001176:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001178:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800117c:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800117e:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001180:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001182:	f7ff fa21 	bl	80005c8 <HAL_RCC_ClockConfig>
 8001186:	4604      	mov	r4, r0
 8001188:	b100      	cbz	r0, 800118c <SystemClock_Config+0x88>
 800118a:	e7fe      	b.n	800118a <SystemClock_Config+0x86>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800118c:	f7ff fad2 	bl	8000734 <HAL_RCC_GetHCLKFreq>
 8001190:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001194:	fbb0 f0f3 	udiv	r0, r0, r3
 8001198:	f7ff f8c2 	bl	8000320 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800119c:	4628      	mov	r0, r5
 800119e:	f7ff f8d5 	bl	800034c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80011a2:	4622      	mov	r2, r4
 80011a4:	4621      	mov	r1, r4
 80011a6:	f04f 30ff 	mov.w	r0, #4294967295
 80011aa:	f7ff f879 	bl	80002a0 <HAL_NVIC_SetPriority>
}
 80011ae:	b015      	add	sp, #84	; 0x54
 80011b0:	bd30      	pop	{r4, r5, pc}
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40007000 	.word	0x40007000

080011bc <main>:
{
 80011bc:	b500      	push	{lr}
 80011be:	b08d      	sub	sp, #52	; 0x34
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c0:	2400      	movs	r4, #0
  HAL_Init();
 80011c2:	f7ff f833 	bl	800022c <HAL_Init>
  SystemClock_Config();
 80011c6:	f7ff ff9d 	bl	8001104 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ca:	4b52      	ldr	r3, [pc, #328]	; (8001314 <main+0x158>)
 80011cc:	9401      	str	r4, [sp, #4]
 80011ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011d0:	4851      	ldr	r0, [pc, #324]	; (8001318 <main+0x15c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d2:	f042 0204 	orr.w	r2, r2, #4
 80011d6:	631a      	str	r2, [r3, #48]	; 0x30
 80011d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011da:	f002 0204 	and.w	r2, r2, #4
 80011de:	9201      	str	r2, [sp, #4]
 80011e0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011e2:	9402      	str	r4, [sp, #8]
 80011e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80011ea:	631a      	str	r2, [r3, #48]	; 0x30
 80011ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011ee:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80011f2:	9202      	str	r2, [sp, #8]
 80011f4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f6:	9403      	str	r4, [sp, #12]
 80011f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011fa:	f042 0201 	orr.w	r2, r2, #1
 80011fe:	631a      	str	r2, [r3, #48]	; 0x30
 8001200:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001202:	f002 0201 	and.w	r2, r2, #1
 8001206:	9203      	str	r2, [sp, #12]
 8001208:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120a:	9404      	str	r4, [sp, #16]
 800120c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800120e:	f042 0202 	orr.w	r2, r2, #2
 8001212:	631a      	str	r2, [r3, #48]	; 0x30
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800121c:	4622      	mov	r2, r4
 800121e:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001220:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001222:	f7ff f97f 	bl	8000524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Output_GPIO_Port, Output_Pin, GPIO_PIN_RESET);
 8001226:	4622      	mov	r2, r4
 8001228:	2120      	movs	r1, #32
 800122a:	483c      	ldr	r0, [pc, #240]	; (800131c <main+0x160>)
 800122c:	f7ff f97a 	bl	8000524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001230:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001234:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001236:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001238:	4b39      	ldr	r3, [pc, #228]	; (8001320 <main+0x164>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800123a:	4838      	ldr	r0, [pc, #224]	; (800131c <main+0x160>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800123c:	9308      	str	r3, [sp, #32]

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123e:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = LD2_Pin;
 8001240:	2620      	movs	r6, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001244:	f7ff f894 	bl	8000370 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001248:	a907      	add	r1, sp, #28
 800124a:	4833      	ldr	r0, [pc, #204]	; (8001318 <main+0x15c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pin = LD2_Pin;
 800124e:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001252:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001254:	f7ff f88c 	bl	8000370 <HAL_GPIO_Init>
  /*Configure GPIO pin : Output_Pin */
  GPIO_InitStruct.Pin = Output_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(Output_GPIO_Port, &GPIO_InitStruct);
 8001258:	a907      	add	r1, sp, #28
 800125a:	4830      	ldr	r0, [pc, #192]	; (800131c <main+0x160>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pin = Output_Pin;
 800125e:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001262:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(Output_GPIO_Port, &GPIO_InitStruct);
 8001264:	f7ff f884 	bl	8000370 <HAL_GPIO_Init>

  /*Configure GPIO pin : Input_Pin */
  GPIO_InitStruct.Pin = Input_Pin;
 8001268:	2340      	movs	r3, #64	; 0x40
  htim1.Instance = TIM1;
 800126a:	4d2e      	ldr	r5, [pc, #184]	; (8001324 <main+0x168>)
  GPIO_InitStruct.Pin = Input_Pin;
 800126c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Input_GPIO_Port, &GPIO_InitStruct);
 800126e:	482b      	ldr	r0, [pc, #172]	; (800131c <main+0x160>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001270:	4b2d      	ldr	r3, [pc, #180]	; (8001328 <main+0x16c>)
 8001272:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(Input_GPIO_Port, &GPIO_InitStruct);
 8001274:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(Input_GPIO_Port, &GPIO_InitStruct);
 8001278:	f7ff f87a 	bl	8000370 <HAL_GPIO_Init>
  htim1.Instance = TIM1;
 800127c:	4b2b      	ldr	r3, [pc, #172]	; (800132c <main+0x170>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800127e:	60ac      	str	r4, [r5, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001280:	4628      	mov	r0, r5
  htim1.Init.Prescaler = 0;
 8001282:	e885 0018 	stmia.w	r5, {r3, r4}
  htim1.Init.Period = 0;
 8001286:	60ec      	str	r4, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001288:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 800128a:	616c      	str	r4, [r5, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800128c:	f7ff fdb6 	bl	8000dfc <HAL_TIM_Base_Init>
 8001290:	b100      	cbz	r0, 8001294 <main+0xd8>
 8001292:	e7fe      	b.n	8001292 <main+0xd6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001294:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001298:	a907      	add	r1, sp, #28
 800129a:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800129c:	9607      	str	r6, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800129e:	f7ff fc8f 	bl	8000bc0 <HAL_TIM_ConfigClockSource>
 80012a2:	b100      	cbz	r0, 80012a6 <main+0xea>
 80012a4:	e7fe      	b.n	80012a4 <main+0xe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a6:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a8:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012aa:	a905      	add	r1, sp, #20
 80012ac:	4628      	mov	r0, r5
 80012ae:	f7ff fdbf 	bl	8000e30 <HAL_TIMEx_MasterConfigSynchronization>
 80012b2:	b100      	cbz	r0, 80012b6 <main+0xfa>
 80012b4:	e7fe      	b.n	80012b4 <main+0xf8>
  htim2.Instance = TIM2;
 80012b6:	4c1e      	ldr	r4, [pc, #120]	; (8001330 <main+0x174>)
 80012b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 80012bc:	6060      	str	r0, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012be:	60a0      	str	r0, [r4, #8]
  htim2.Init.Period = 0;
 80012c0:	60e0      	str	r0, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c2:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012c4:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 80012c6:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012c8:	f7ff fd98 	bl	8000dfc <HAL_TIM_Base_Init>
 80012cc:	b100      	cbz	r0, 80012d0 <main+0x114>
 80012ce:	e7fe      	b.n	80012ce <main+0x112>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012d0:	a907      	add	r1, sp, #28
 80012d2:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012d4:	9607      	str	r6, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012d6:	f7ff fc73 	bl	8000bc0 <HAL_TIM_ConfigClockSource>
 80012da:	b100      	cbz	r0, 80012de <main+0x122>
 80012dc:	e7fe      	b.n	80012dc <main+0x120>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012de:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e0:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012e2:	a905      	add	r1, sp, #20
 80012e4:	4620      	mov	r0, r4
 80012e6:	f7ff fda3 	bl	8000e30 <HAL_TIMEx_MasterConfigSynchronization>
 80012ea:	b100      	cbz	r0, 80012ee <main+0x132>
 80012ec:	e7fe      	b.n	80012ec <main+0x130>
  huart2.Instance = USART2;
 80012ee:	4b11      	ldr	r3, [pc, #68]	; (8001334 <main+0x178>)
  huart2.Init.BaudRate = 115200;
 80012f0:	4911      	ldr	r1, [pc, #68]	; (8001338 <main+0x17c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012f2:	6098      	str	r0, [r3, #8]
  huart2.Init.BaudRate = 115200;
 80012f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012f8:	e883 0006 	stmia.w	r3, {r1, r2}
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012fc:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012fe:	6118      	str	r0, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001300:	220c      	movs	r2, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001302:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001304:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001306:	4618      	mov	r0, r3
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001308:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800130a:	f7ff fecd 	bl	80010a8 <HAL_UART_Init>
 800130e:	b100      	cbz	r0, 8001312 <main+0x156>
 8001310:	e7fe      	b.n	8001310 <main+0x154>
 8001312:	e7fe      	b.n	8001312 <main+0x156>
 8001314:	40023800 	.word	0x40023800
 8001318:	40020000 	.word	0x40020000
 800131c:	40020800 	.word	0x40020800
 8001320:	10210000 	.word	0x10210000
 8001324:	20000024 	.word	0x20000024
 8001328:	10110000 	.word	0x10110000
 800132c:	40010000 	.word	0x40010000
 8001330:	20000060 	.word	0x20000060
 8001334:	2000009c 	.word	0x2000009c
 8001338:	40004400 	.word	0x40004400

0800133c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800133c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800133e:	2003      	movs	r0, #3
 8001340:	f7fe ff9c 	bl	800027c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001344:	2200      	movs	r2, #0
 8001346:	4611      	mov	r1, r2
 8001348:	f06f 000b 	mvn.w	r0, #11
 800134c:	f7fe ffa8 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	4611      	mov	r1, r2
 8001354:	f06f 000a 	mvn.w	r0, #10
 8001358:	f7fe ffa2 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800135c:	2200      	movs	r2, #0
 800135e:	4611      	mov	r1, r2
 8001360:	f06f 0009 	mvn.w	r0, #9
 8001364:	f7fe ff9c 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001368:	2200      	movs	r2, #0
 800136a:	4611      	mov	r1, r2
 800136c:	f06f 0004 	mvn.w	r0, #4
 8001370:	f7fe ff96 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001374:	2200      	movs	r2, #0
 8001376:	4611      	mov	r1, r2
 8001378:	f06f 0003 	mvn.w	r0, #3
 800137c:	f7fe ff90 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001380:	2200      	movs	r2, #0
 8001382:	4611      	mov	r1, r2
 8001384:	f06f 0001 	mvn.w	r0, #1
 8001388:	f7fe ff8a 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800138c:	2200      	movs	r2, #0
 800138e:	4611      	mov	r1, r2
 8001390:	f04f 30ff 	mov.w	r0, #4294967295
 8001394:	f7fe ff84 	bl	80002a0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001398:	2200      	movs	r2, #0
 800139a:	2005      	movs	r0, #5
 800139c:	4611      	mov	r1, r2
 800139e:	f7fe ff7f 	bl	80002a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80013a2:	2005      	movs	r0, #5

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80013a8:	f7fe bfae 	b.w	8000308 <HAL_NVIC_EnableIRQ>

080013ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM1)
 80013ac:	6803      	ldr	r3, [r0, #0]
 80013ae:	4a11      	ldr	r2, [pc, #68]	; (80013f4 <HAL_TIM_Base_MspInit+0x48>)
 80013b0:	4293      	cmp	r3, r2
{
 80013b2:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 80013b4:	d10d      	bne.n	80013d2 <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <HAL_TIM_Base_MspInit+0x4c>)
 80013bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013be:	f042 0201 	orr.w	r2, r2, #1
 80013c2:	645a      	str	r2, [r3, #68]	; 0x44
 80013c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013ce:	b002      	add	sp, #8
 80013d0:	4770      	bx	lr
  else if(htim_base->Instance==TIM2)
 80013d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013d6:	d1fa      	bne.n	80013ce <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013d8:	2300      	movs	r3, #0
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <HAL_TIM_Base_MspInit+0x4c>)
 80013de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013e0:	f042 0201 	orr.w	r2, r2, #1
 80013e4:	641a      	str	r2, [r3, #64]	; 0x40
 80013e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	9b01      	ldr	r3, [sp, #4]
}
 80013f0:	e7ed      	b.n	80013ce <HAL_TIM_Base_MspInit+0x22>
 80013f2:	bf00      	nop
 80013f4:	40010000 	.word	0x40010000
 80013f8:	40023800 	.word	0x40023800

080013fc <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80013fe:	6802      	ldr	r2, [r0, #0]
 8001400:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <HAL_UART_MspInit+0x44>)
 8001402:	429a      	cmp	r2, r3
 8001404:	d119      	bne.n	800143a <HAL_UART_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <HAL_UART_MspInit+0x48>)
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140c:	480e      	ldr	r0, [pc, #56]	; (8001448 <HAL_UART_MspInit+0x4c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800140e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001410:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001414:	641a      	str	r2, [r3, #64]	; 0x40
 8001416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001420:	230c      	movs	r3, #12
 8001422:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001424:	2302      	movs	r3, #2
 8001426:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001428:	2301      	movs	r3, #1
 800142a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142c:	2303      	movs	r3, #3
 800142e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001430:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001432:	2307      	movs	r3, #7
 8001434:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001436:	f7fe ff9b 	bl	8000370 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800143a:	b007      	add	sp, #28
 800143c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001440:	40004400 	.word	0x40004400
 8001444:	40023800 	.word	0x40023800
 8001448:	40020000 	.word	0x40020000

0800144c <SVC_Handler>:
 800144c:	4770      	bx	lr

0800144e <PendSV_Handler>:
 800144e:	4770      	bx	lr

08001450 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001450:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001452:	f7fe ff05 	bl	8000260 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001456:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800145a:	f7fe bf84 	b.w	8000366 <HAL_SYSTICK_IRQHandler>

0800145e <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 800145e:	4770      	bx	lr

08001460 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001460:	490f      	ldr	r1, [pc, #60]	; (80014a0 <SystemInit+0x40>)
 8001462:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001466:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800146a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800146e:	4b0d      	ldr	r3, [pc, #52]	; (80014a4 <SystemInit+0x44>)
 8001470:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001472:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001474:	f042 0201 	orr.w	r2, r2, #1
 8001478:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800147a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001482:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001486:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001488:	4a07      	ldr	r2, [pc, #28]	; (80014a8 <SystemInit+0x48>)
 800148a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001492:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001494:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001496:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800149a:	608b      	str	r3, [r1, #8]
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	e000ed00 	.word	0xe000ed00
 80014a4:	40023800 	.word	0x40023800
 80014a8:	24003010 	.word	0x24003010

080014ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014e4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80014b0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80014b2:	e003      	b.n	80014bc <LoopCopyDataInit>

080014b4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80014b6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80014b8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80014ba:	3104      	adds	r1, #4

080014bc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80014bc:	480b      	ldr	r0, [pc, #44]	; (80014ec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80014be:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80014c0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80014c2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80014c4:	d3f6      	bcc.n	80014b4 <CopyDataInit>
  ldr  r2, =_sbss
 80014c6:	4a0b      	ldr	r2, [pc, #44]	; (80014f4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80014c8:	e002      	b.n	80014d0 <LoopFillZerobss>

080014ca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80014ca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80014cc:	f842 3b04 	str.w	r3, [r2], #4

080014d0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80014d0:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80014d2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80014d4:	d3f9      	bcc.n	80014ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014d6:	f7ff ffc3 	bl	8001460 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014da:	f000 f811 	bl	8001500 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014de:	f7ff fe6d 	bl	80011bc <main>
  bx  lr    
 80014e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014e4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80014e8:	08001580 	.word	0x08001580
  ldr  r0, =_sdata
 80014ec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80014f0:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 80014f4:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 80014f8:	200000dc 	.word	0x200000dc

080014fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014fc:	e7fe      	b.n	80014fc <ADC_IRQHandler>
	...

08001500 <__libc_init_array>:
 8001500:	b570      	push	{r4, r5, r6, lr}
 8001502:	4e0d      	ldr	r6, [pc, #52]	; (8001538 <__libc_init_array+0x38>)
 8001504:	4c0d      	ldr	r4, [pc, #52]	; (800153c <__libc_init_array+0x3c>)
 8001506:	1ba4      	subs	r4, r4, r6
 8001508:	10a4      	asrs	r4, r4, #2
 800150a:	2500      	movs	r5, #0
 800150c:	42a5      	cmp	r5, r4
 800150e:	d109      	bne.n	8001524 <__libc_init_array+0x24>
 8001510:	4e0b      	ldr	r6, [pc, #44]	; (8001540 <__libc_init_array+0x40>)
 8001512:	4c0c      	ldr	r4, [pc, #48]	; (8001544 <__libc_init_array+0x44>)
 8001514:	f000 f818 	bl	8001548 <_init>
 8001518:	1ba4      	subs	r4, r4, r6
 800151a:	10a4      	asrs	r4, r4, #2
 800151c:	2500      	movs	r5, #0
 800151e:	42a5      	cmp	r5, r4
 8001520:	d105      	bne.n	800152e <__libc_init_array+0x2e>
 8001522:	bd70      	pop	{r4, r5, r6, pc}
 8001524:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001528:	4798      	blx	r3
 800152a:	3501      	adds	r5, #1
 800152c:	e7ee      	b.n	800150c <__libc_init_array+0xc>
 800152e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001532:	4798      	blx	r3
 8001534:	3501      	adds	r5, #1
 8001536:	e7f2      	b.n	800151e <__libc_init_array+0x1e>
 8001538:	08001578 	.word	0x08001578
 800153c:	08001578 	.word	0x08001578
 8001540:	08001578 	.word	0x08001578
 8001544:	0800157c 	.word	0x0800157c

08001548 <_init>:
 8001548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800154a:	bf00      	nop
 800154c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800154e:	bc08      	pop	{r3}
 8001550:	469e      	mov	lr, r3
 8001552:	4770      	bx	lr

08001554 <_fini>:
 8001554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001556:	bf00      	nop
 8001558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800155a:	bc08      	pop	{r3}
 800155c:	469e      	mov	lr, r3
 800155e:	4770      	bx	lr
