Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tim/Documents/ECE_385/final_project/nios_system.qsys --block-symbol-file --output-directory=/home/tim/Documents/ECE_385/final_project/nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading final_project/nios_system.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 15.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keycode [altera_avalon_pio 15.0]
Progress: Parameterizing module keycode
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding otg_hpi_address [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_address
Progress: Adding otg_hpi_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_cs
Progress: Adding otg_hpi_data [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_data
Progress: Adding otg_hpi_r [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_r
Progress: Adding otg_hpi_w [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_w
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_system.Altera_UP_SD_Card_Avalon_Interface: File /home/tim/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip not found
Warning: nios_system.Altera_UP_SD_Card_Avalon_Interface: File /home/tim/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.bsf not found
Warning: nios_system.Altera_UP_SD_Card_Avalon_Interface: File /home/tim/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.cmp not found
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tim/Documents/ECE_385/final_project/nios_system.qsys --synthesis=VERILOG --output-directory=/home/tim/Documents/ECE_385/final_project/nios_system/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading final_project/nios_system.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 15.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keycode [altera_avalon_pio 15.0]
Progress: Parameterizing module keycode
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding otg_hpi_address [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_address
Progress: Adding otg_hpi_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_cs
Progress: Adding otg_hpi_data [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_data
Progress: Adding otg_hpi_r [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_r
Progress: Adding otg_hpi_w [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_w
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_system.Altera_UP_SD_Card_Avalon_Interface: File /home/tim/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip not found
Warning: nios_system.Altera_UP_SD_Card_Avalon_Interface: File /home/tim/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.bsf not found
Warning: nios_system.Altera_UP_SD_Card_Avalon_Interface: File /home/tim/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.cmp not found
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink3
Error: Altera_UP_SD_Card_Avalon_Interface_0: /home/tim/altera/15.0/ip/altera/university_program/memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip (No such file or directory)
Info: Altera_UP_SD_Card_Avalon_Interface_0: "nios_system" instantiated Altera_UP_SD_Card_Avalon_Interface "Altera_UP_SD_Card_Avalon_Interface_0"
Error: Generation stopped, 17 or more modules remaining
Info: nios_system: Done "nios_system" with 15 modules, 14 files
Error: ip-generate failed with exit code 1: 2 Errors, 7 Warnings
Info: Finished: Create HDL design files for synthesis
