
---------- Begin Simulation Statistics ----------
host_inst_rate                                 186153                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404828                       # Number of bytes of host memory used
host_seconds                                   107.44                       # Real time elapsed on the host
host_tick_rate                              453450376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.048718                       # Number of seconds simulated
sim_ticks                                 48718157500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7234413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 43075.964639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35751.011266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6184668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    45218778500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.145104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1049745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            455934                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  21229308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593810                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 75781.160427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 73784.580647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                838550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   30790567512                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.326390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              406309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           157905                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  18328384971                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50758.537201                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.652781                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           84071                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4267320981                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8479272                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 52202.285088                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 46968.695570                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7023218                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     76009346012                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.171719                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1456054                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             613839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  39557692971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099326                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997195                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.128116                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8479272                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 52202.285088                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 46968.695570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7023218                       # number of overall hits
system.cpu.dcache.overall_miss_latency    76009346012                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.171719                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1456054                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            613839                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  39557692971                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099326                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592798                       # number of replacements
system.cpu.dcache.sampled_refs                 593822                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.128116                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7513500                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501346148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13005868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65891.176471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 64325.119237                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13005188                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  680                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 47666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20610.440571                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       286000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13005868                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65891.176471                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 64325.119237                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13005188                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44806000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   680                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 49                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.713698                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.413174                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13005868                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65891.176471                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 64325.119237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13005188                       # number of overall hits
system.cpu.icache.overall_miss_latency       44806000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  680                       # number of overall misses
system.cpu.icache.overall_mshr_hits                49                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40460500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.413174                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13005188                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           547050955000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 61598.352577                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     27285544659                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                442959                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       86677.000636                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  71911.193864                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         404115                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            16496973500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.320178                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       190327                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      5973                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       13256900500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.310124                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  184351                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    72752.027940                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 57208.967197                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         18071094476                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    14210306989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.040231                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594453                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        86676.028959                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   71910.155021                       # average overall mshr miss latency
system.l2.demand_hits                          404115                       # number of demand (read+write) hits
system.l2.demand_miss_latency             16497742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.320190                       # miss rate for demand accesses
system.l2.demand_misses                        190338                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       5973                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        13257500000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.310137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   184362                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.425002                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.283263                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6963.226529                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4640.983179                       # Average occupied blocks per context
system.l2.overall_accesses                     594453                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       86676.028959                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  64628.865699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         404115                       # number of overall hits
system.l2.overall_miss_latency            16497742000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.320190                       # miss rate for overall accesses
system.l2.overall_misses                       190338                       # number of overall misses
system.l2.overall_mshr_hits                      5973                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       40543044659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.055291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  627321                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.911872                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        403922                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        42220                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       507350                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           452087                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        13026                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         610911                       # number of replacements
system.l2.sampled_refs                         627295                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11604.209708                       # Cycle average of tags in use
system.l2.total_refs                           652532                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   548064645000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 76820579                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         107189                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       148164                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12469                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       194678                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         207143                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       707280                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16427523                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.611157                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.869033                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14358704     87.41%     87.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       276717      1.68%     89.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       253698      1.54%     90.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       294537      1.79%     92.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       215394      1.31%     93.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       139074      0.85%     94.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       117952      0.72%     95.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        64167      0.39%     95.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       707280      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16427523                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039791                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597946                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152949                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12466                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039791                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8269859                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.061574                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.061574                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6444258                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12456                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29809098                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5939300                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3990820                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1324349                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        53144                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6805424                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6774145                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31279                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6161314                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6130058                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31256                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        644110                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            644087                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            207143                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2985737                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7065865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       283640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30082805                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        790452                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010048                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2985737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       107193                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.459216                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     17751872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.694627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.190515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13671754     77.02%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          50291      0.28%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          93488      0.53%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          82779      0.47%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         137341      0.77%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          63726      0.36%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         161954      0.91%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         166829      0.94%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3323710     18.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     17751872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2863863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159130                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41408                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.683926                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6917290                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           644110                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6539667                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11530483                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.844685                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5523959                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.559305                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11564972                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18410                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3684905                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7320254                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2896928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       820100                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18381234                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6273180                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1727076                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14099627                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        31621                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1472                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1324349                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        72950                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2530643                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1968                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1824                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3722302                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       265097                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1824                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9641                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.485066                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.485066                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       896199      5.66%      5.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8171      0.05%      5.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4492635     28.39%     34.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3185782     20.13%     54.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6577648     41.56%     95.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       666274      4.21%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15826709                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       163024                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010301                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           24      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          590      0.36%      0.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        62370     38.26%     38.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     38.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     38.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        98694     60.54%     99.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1346      0.83%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     17751872                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.891552                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.559859                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11506918     64.82%     64.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2070504     11.66%     76.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1695198      9.55%     86.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1110316      6.25%     92.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       620172      3.49%     95.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       287266      1.62%     97.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       215578      1.21%     98.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       142985      0.81%     99.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       102935      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     17751872                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.767700                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18339826                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15826709                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8339484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1178711                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7149936                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2985749                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2985737                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       332158                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        97735                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7320254                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       820100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20615735                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5486825                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193395                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        68250                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6420811                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       935099                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        22315                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     41985584                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26860541                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25345039                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3534053                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1324349                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       985833                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16151612                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2765847                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 47336                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
