
ubuntu-preinstalled/free:     file format elf32-littlearm


Disassembly of section .init:

00000b70 <.init>:
 b70:	push	{r3, lr}
 b74:	bl	1474 <__snprintf_chk@plt+0x790>
 b78:	pop	{r3, pc}

Disassembly of section .plt:

00000b7c <__cxa_finalize@plt-0x14>:
 b7c:	push	{lr}		; (str lr, [sp, #-4]!)
 b80:	ldr	lr, [pc, #4]	; b8c <__cxa_finalize@plt-0x4>
 b84:	add	lr, pc, lr
 b88:	ldr	pc, [lr, #8]!
 b8c:	andeq	r2, r1, r4, lsl #7

00000b90 <__cxa_finalize@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #73728	; 0x12000
 b98:	ldr	pc, [ip, #900]!	; 0x384

00000b9c <strtol@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #73728	; 0x12000
 ba4:	ldr	pc, [ip, #892]!	; 0x37c

00000ba8 <meminfo@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #73728	; 0x12000
 bb0:	ldr	pc, [ip, #884]!	; 0x374

00000bb4 <fflush@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #73728	; 0x12000
 bbc:	ldr	pc, [ip, #876]!	; 0x36c

00000bc0 <ferror@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #73728	; 0x12000
 bc8:	ldr	pc, [ip, #868]!	; 0x364

00000bcc <_exit@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #73728	; 0x12000
 bd4:	ldr	pc, [ip, #860]!	; 0x35c

00000bd8 <dcgettext@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #73728	; 0x12000
 be0:	ldr	pc, [ip, #852]!	; 0x354

00000be4 <__stack_chk_fail@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #73728	; 0x12000
 bec:	ldr	pc, [ip, #844]!	; 0x34c

00000bf0 <textdomain@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #73728	; 0x12000
 bf8:	ldr	pc, [ip, #836]!	; 0x344

00000bfc <usleep@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #73728	; 0x12000
 c04:	ldr	pc, [ip, #828]!	; 0x33c

00000c08 <__fpending@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #73728	; 0x12000
 c10:	ldr	pc, [ip, #820]!	; 0x334

00000c14 <error@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #73728	; 0x12000
 c1c:	ldr	pc, [ip, #812]!	; 0x32c

00000c20 <__libc_start_main@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #73728	; 0x12000
 c28:	ldr	pc, [ip, #804]!	; 0x324

00000c2c <__gmon_start__@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #73728	; 0x12000
 c34:	ldr	pc, [ip, #796]!	; 0x31c

00000c38 <getopt_long@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #73728	; 0x12000
 c40:	ldr	pc, [ip, #788]!	; 0x314

00000c44 <__ctype_b_loc@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #73728	; 0x12000
 c4c:	ldr	pc, [ip, #780]!	; 0x30c

00000c50 <exit@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #73728	; 0x12000
 c58:	ldr	pc, [ip, #772]!	; 0x304

00000c5c <__errno_location@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #73728	; 0x12000
 c64:	ldr	pc, [ip, #764]!	; 0x2fc

00000c68 <__cxa_atexit@plt>:
 c68:			; <UNDEFINED> instruction: 0xe7fd4778
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #73728	; 0x12000
 c74:	ldr	pc, [ip, #752]!	; 0x2f0

00000c78 <putchar@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #73728	; 0x12000
 c80:	ldr	pc, [ip, #744]!	; 0x2e8

00000c84 <__printf_chk@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #73728	; 0x12000
 c8c:	ldr	pc, [ip, #736]!	; 0x2e0

00000c90 <strtod@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #73728	; 0x12000
 c98:	ldr	pc, [ip, #728]!	; 0x2d8

00000c9c <__fprintf_chk@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #73728	; 0x12000
 ca4:	ldr	pc, [ip, #720]!	; 0x2d0

00000ca8 <fclose@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #73728	; 0x12000
 cb0:	ldr	pc, [ip, #712]!	; 0x2c8

00000cb4 <setlocale@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #73728	; 0x12000
 cbc:	ldr	pc, [ip, #704]!	; 0x2c0

00000cc0 <bindtextdomain@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #73728	; 0x12000
 cc8:	ldr	pc, [ip, #696]!	; 0x2b8

00000ccc <fputs@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #73728	; 0x12000
 cd4:	ldr	pc, [ip, #688]!	; 0x2b0

00000cd8 <abort@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #73728	; 0x12000
 ce0:	ldr	pc, [ip, #680]!	; 0x2a8

00000ce4 <__snprintf_chk@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #73728	; 0x12000
 cec:	ldr	pc, [ip, #672]!	; 0x2a0

Disassembly of section .text:

00000cf0 <.text>:
     cf0:	svcmi	0x00f0e92d
     cf4:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
     cf8:	tstcs	r0, r4, lsl #22
     cfc:	subslt	pc, ip, #14614528	; 0xdf0000
     d00:	bmi	fe5d2544 <__snprintf_chk@plt+0xfe5d1860>
     d04:	ldrbtmi	r4, [fp], #1542	; 0x606
     d08:	umullslt	r4, r1, r6, fp
     d0c:			; <UNDEFINED> instruction: 0xf85b4c96
     d10:	andcs	r2, r6, r2
     d14:			; <UNDEFINED> instruction: 0xf8df447c
     d18:	ssatmi	r9, #27, r4, asr #4
     d1c:	andls	r4, r3, #184, 12	; 0xb800000
     d20:			; <UNDEFINED> instruction: 0xf85b44f9
     d24:	ldmdavs	r2, {r0, r1, ip, sp}
     d28:	ldmibmi	r1, {r1, r8, ip, pc}
     d2c:	ldrbtmi	r6, [r9], #-26	; 0xffffffe6
     d30:	bhi	fe27c3b4 <__snprintf_chk@plt+0xfe27b6d0>
     d34:	svc	0x00bef7ff
     d38:	strtmi	r4, [r0], -lr, lsl #19
     d3c:	cfldrs	mvf4, [pc, #484]	; f28 <__snprintf_chk@plt+0x244>
     d40:			; <UNDEFINED> instruction: 0xf7ff9b84
     d44:			; <UNDEFINED> instruction: 0x4620efbe
     d48:	svc	0x0052f7ff
     d4c:	ldrtmi	r4, [ip], -sl, lsl #21
     d50:			; <UNDEFINED> instruction: 0xf85b4f8a
     d54:	ldrbtmi	r0, [pc], #-2	; d5c <__snprintf_chk@plt+0x78>
     d58:			; <UNDEFINED> instruction: 0xf832f001
     d5c:	ldrtmi	r2, [fp], -r0, lsl #4
     d60:	strtmi	r9, [r9], -r0, lsl #4
     d64:	ldrtmi	r4, [r0], -sl, asr #12
     d68:	svc	0x0066f7ff
     d6c:			; <UNDEFINED> instruction: 0xf0001c42
     d70:	ldmdacs	r7!, {r0, r3, r4, r8, pc}^
     d74:	ldmdacs	r5, {r0, r1, r2, r4, sl, fp, ip, lr, pc}^
     d78:	ldmdacc	r6, {r0, r2, r5, r6, r8, sl, fp, ip, lr, pc}^
     d7c:	stmdale	r2!, {r0, r5, fp, sp}^
     d80:			; <UNDEFINED> instruction: 0xf000e8df
     d84:	ldrdvs	r6, [r1, #-19]!	; 0xffffffed
     d88:	cmnvs	r1, r1, ror #2
     d8c:	cmnvs	r1, r1, ror #2
     d90:	cmnvs	r1, ip, asr #17
     d94:			; <UNDEFINED> instruction: 0x61a1a461
     d98:	ldrls	r9, [sl, #3425]	; 0xd61
     d9c:	cmnvs	r1, r1, ror #2
     da0:	cmnvs	sl, r1, ror #26
     da4:			; <UNDEFINED> instruction: 0xf5a06761
     da8:	stmdacs	r8, {r7, ip, sp, lr}
     dac:	stmdacs	r8, {r0, r1, r3, r6, fp, ip, lr, pc}
     db0:	ldm	pc, {r0, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     db4:	blcc	117cdbc <__snprintf_chk@plt+0x117c0d8>
     db8:	blne	84aa84 <__snprintf_chk@plt+0x849da0>
     dbc:	andeq	r0, r5, r3, lsl fp
     dc0:			; <UNDEFINED> instruction: 0xf85b4b6f
     dc4:	ldmdavs	r8, {r0, r1, ip, sp}
     dc8:	blx	feebcdd2 <__snprintf_chk@plt+0xfeebc0ee>
     dcc:	svceq	0x0000f1b8
     dd0:			; <UNDEFINED> instruction: 0xf04fd170
     dd4:			; <UNDEFINED> instruction: 0xf04f0a06
     dd8:	ldr	r0, [pc, r1, lsl #16]!
     ddc:	svceq	0x0000f1b8
     de0:			; <UNDEFINED> instruction: 0xf04fd168
     de4:			; <UNDEFINED> instruction: 0xf04f0a05
     de8:	ldr	r0, [r7, r1, lsl #16]!
     dec:	svceq	0x0000f1b8
     df0:			; <UNDEFINED> instruction: 0xf044d160
     df4:	strb	r0, [ip, r0, lsr #8]!
     df8:	svceq	0x0000f1b8
     dfc:			; <UNDEFINED> instruction: 0xf044d15a
     e00:	strb	r0, [lr, r0, lsr #8]!
     e04:	svceq	0x0000f1b8
     e08:			; <UNDEFINED> instruction: 0xf044d154
     e0c:			; <UNDEFINED> instruction: 0xf04f0420
     e10:			; <UNDEFINED> instruction: 0xf04f0a04
     e14:	str	r0, [r1, r1, lsl #16]!
     e18:	svceq	0x0000f1b8
     e1c:			; <UNDEFINED> instruction: 0xf044d14a
     e20:			; <UNDEFINED> instruction: 0xf04f0420
     e24:			; <UNDEFINED> instruction: 0xf04f0a03
     e28:	ldr	r0, [r7, r1, lsl #16]
     e2c:	svceq	0x0000f1b8
     e30:			; <UNDEFINED> instruction: 0xf044d140
     e34:			; <UNDEFINED> instruction: 0xf04f0420
     e38:			; <UNDEFINED> instruction: 0xf04f0a02
     e3c:	str	r0, [sp, r1, lsl #16]
     e40:	strteq	pc, [r0], #-68	; 0xffffffbc
     e44:	blmi	13fac74 <__snprintf_chk@plt+0x13f9f90>
     e48:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     e4c:			; <UNDEFINED> instruction: 0xf0006818
     e50:			; <UNDEFINED> instruction: 0xf044fb77
     e54:	str	r0, [r1, r8, lsl #8]
     e58:	ldreq	pc, [r0], #-68	; 0xffffffbc
     e5c:			; <UNDEFINED> instruction: 0xf7ffe77e
     e60:	blmi	127ca60 <__snprintf_chk@plt+0x127bd7c>
     e64:	stmdbmi	r9, {r9, sp}^
     e68:	strbeq	pc, [r0], #-68	; 0xffffffbc	; <UNPREDICTABLE>
     e6c:	andvs	r4, r2, r9, ror r4
     e70:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     e74:	movwls	r6, #18456	; 0x4818
     e78:	cdp2	0, 9, cr15, cr8, cr0, {0}
     e7c:	bvc	3ca60 <__snprintf_chk@plt+0x3bd7c>
     e80:	bleq	27c708 <__snprintf_chk@plt+0x27ba24>
     e84:	blhi	ff03c968 <__snprintf_chk@plt+0xff03bc84>
     e88:	bhi	ff9fc960 <__snprintf_chk@plt+0xff9fbc7c>
     e8c:	blx	43ca58 <__snprintf_chk@plt+0x43bd74>
     e90:	svcge	0x0064f57f
     e94:	andcs	r4, r5, #1015808	; 0xf8000
     e98:	ldrbtmi	r2, [r9], #-0
     e9c:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
     ea0:	tstcs	r0, r4, lsl #22
     ea4:			; <UNDEFINED> instruction: 0x4602681b
     ea8:			; <UNDEFINED> instruction: 0xf7ff2001
     eac:			; <UNDEFINED> instruction: 0xf1b8eeb4
     eb0:	adcsle	r0, r6, r0, lsl #30
     eb4:	ldc2l	0, cr15, [r6], #-0
     eb8:	streq	pc, [r4], #-68	; 0xffffffbc
     ebc:			; <UNDEFINED> instruction: 0xf1b8e74e
     ec0:	adcsle	r0, r8, r0, lsl #30
     ec4:			; <UNDEFINED> instruction: 0xf044e7f6
     ec8:	strb	r0, [r7, -r2, lsl #8]
     ecc:	svceq	0x0000f1b8
     ed0:			; <UNDEFINED> instruction: 0xe7efd09d
     ed4:	andcs	r4, r5, #44, 22	; 0xb000
     ed8:	andcs	r4, r0, lr, lsr #18
     edc:	strbeq	pc, [r0], #68	; 0x44	; <UNPREDICTABLE>
     ee0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     ee4:	movwls	r4, #17529	; 0x4479
     ee8:	movwls	r6, #10267	; 0x281b
     eec:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
     ef0:	strmi	r9, [r1], -r2, lsl #22
     ef4:			; <UNDEFINED> instruction: 0xf0004618
     ef8:	mcrne	13, 0, pc, cr3, cr11, {6}	; <UNPREDICTABLE>
     efc:			; <UNDEFINED> instruction: 0xf73f9302
     f00:	stmdbmi	r5!, {r0, r2, r3, r5, r8, r9, sl, fp, sp, pc}
     f04:	andcs	r2, r0, r5, lsl #4
     f08:			; <UNDEFINED> instruction: 0xf7ff4479
     f0c:	blls	13c8ac <__snprintf_chk@plt+0x13bbc8>
     f10:	ldmdavs	fp, {r1, r5, r8, sp}
     f14:	andcs	r4, r1, r2, lsl #12
     f18:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
     f1c:	svceq	0x0000f1b8
     f20:			; <UNDEFINED> instruction: 0xf04fd1c8
     f24:	strbmi	r0, [r2], r1, lsl #16
     f28:	ldmdbmi	ip, {r3, r4, r8, r9, sl, sp, lr, pc}
     f2c:	andcs	r2, r0, r5, lsl #4
     f30:			; <UNDEFINED> instruction: 0xf7ff4479
     f34:	blls	fc884 <__snprintf_chk@plt+0xfbba0>
     f38:	blmi	65afa8 <__snprintf_chk@plt+0x65a2c4>
     f3c:			; <UNDEFINED> instruction: 0x4601447b
     f40:			; <UNDEFINED> instruction: 0xf7ff2001
     f44:	andcs	lr, r0, r0, lsr #29
     f48:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     f4c:	andhi	pc, r0, pc, lsr #7
     f50:	andeq	r0, r0, r0
     f54:	smlawbmi	lr, r0, r4, r8
     f58:	ldmdbmi	r4!, {sl, sp}^
     f5c:	andeq	r2, r1, r6, lsl #4
     f60:	ldrdeq	r0, [r0], -ip
     f64:	andeq	r0, r0, ip, asr #1
     f68:	andeq	r1, r0, r0, ror #10
     f6c:	andeq	r1, r0, r0, lsl r6
     f70:	strheq	r1, [r0], -r2
     f74:	andeq	r1, r0, r4, lsr #10
     f78:	muleq	r0, ip, r0
     f7c:	andeq	r1, r1, lr, asr pc
     f80:	strheq	r0, [r0], -ip
     f84:	muleq	r0, r4, r0
     f88:	andeq	r0, r0, r4, ror #1
     f8c:	andeq	r1, r0, r4, lsl r4
     f90:	strdeq	r1, [r0], -lr
     f94:	andeq	r1, r0, r4, ror #7
     f98:	andeq	r1, r0, r0, ror #7
     f9c:	andeq	r1, r0, r0, ror #7
     fa0:	andeq	r1, r0, r0, ror #7
     fa4:	strhi	pc, [r8], #-2271	; 0xfffff721
     fa8:	movweq	pc, #16388	; 0x4004	; <UNPREDICTABLE>
     fac:			; <UNDEFINED> instruction: 0xf004930a
     fb0:	movwls	r0, #45840	; 0xb310
     fb4:	orreq	pc, r0, #4
     fb8:			; <UNDEFINED> instruction: 0xf0049308
     fbc:	blmi	fff423e4 <__snprintf_chk@plt+0xfff41700>
     fc0:	mvns	pc, #14614528	; 0xdf0000
     fc4:	mvnsgt	pc, #14614528	; 0xdf0000
     fc8:			; <UNDEFINED> instruction: 0xf85b9303
     fcc:	svcmi	0x00fc3008
     fd0:	movwls	r4, #32508	; 0x7efc
     fd4:	andcc	pc, lr, fp, asr r8	; <UNPREDICTABLE>
     fd8:	ldmibmi	ip!, {r0, r1, r3, r4, r5, r6, r7, fp, lr}^
     fdc:			; <UNDEFINED> instruction: 0xf85b9305
     fe0:	bmi	ffecd018 <__snprintf_chk@plt+0xffecc334>
     fe4:	mvnls	pc, #14614528	; 0xdf0000
     fe8:			; <UNDEFINED> instruction: 0xf85b9304
     fec:	movwls	r3, #24583	; 0x6007
     ff0:	andcc	pc, r6, fp, asr r8	; <UNPREDICTABLE>
     ff4:			; <UNDEFINED> instruction: 0xf85b930e
     ff8:	movwls	r3, #49152	; 0xc000
     ffc:	andcc	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    1000:			; <UNDEFINED> instruction: 0xf85b930d
    1004:	movwls	r3, #36866	; 0x9002
    1008:			; <UNDEFINED> instruction: 0xf85b9b03
    100c:			; <UNDEFINED> instruction: 0xf85b2009
    1010:	blmi	ffc59024 <__snprintf_chk@plt+0xffc58340>
    1014:			; <UNDEFINED> instruction: 0xf85b4690
    1018:	movwls	r3, #12291	; 0x3003
    101c:	ldrbtmi	r4, [fp], #-3055	; 0xfffff411
    1020:	bcc	43c84c <__snprintf_chk@plt+0x43bb68>
    1024:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    1028:	sfmcs	f2, 4, [r0, #-20]	; 0xffffffec
    102c:	adcshi	pc, r8, r0
    1030:	andcs	r4, r0, fp, ror #19
    1034:	ldrbtmi	r4, [r9], #-4075	; 0xfffff015
    1038:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    103c:			; <UNDEFINED> instruction: 0x4601447f
    1040:			; <UNDEFINED> instruction: 0xf7ff2001
    1044:	andcs	lr, sl, r0, lsr #28
    1048:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
    104c:	andcs	r4, r5, #3768320	; 0x398000
    1050:	ldrbtmi	r2, [r9], #-0
    1054:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    1058:	ldrbtmi	r4, [r9], #-2532	; 0xfffff61c
    105c:	andcs	r4, r1, r2, lsl #12
    1060:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    1064:	ldrbmi	r9, [r2], -r5, lsl #22
    1068:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    106c:	blx	fefbd076 <__snprintf_chk@plt+0xfefbc392>
    1070:			; <UNDEFINED> instruction: 0x46024639
    1074:			; <UNDEFINED> instruction: 0xf7ff2001
    1078:	blls	13c898 <__snprintf_chk@plt+0x13bbb4>
    107c:			; <UNDEFINED> instruction: 0x46214652
    1080:			; <UNDEFINED> instruction: 0xf0006818
    1084:			; <UNDEFINED> instruction: 0x4639fbb3
    1088:	andcs	r4, r1, r2, lsl #12
    108c:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
    1090:	ldrbmi	r9, [r2], -r6, lsl #22
    1094:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    1098:	blx	fea3d0a2 <__snprintf_chk@plt+0xfea3c3be>
    109c:			; <UNDEFINED> instruction: 0x46024639
    10a0:			; <UNDEFINED> instruction: 0xf7ff2001
    10a4:	blls	3bc86c <__snprintf_chk@plt+0x3bbb88>
    10a8:			; <UNDEFINED> instruction: 0x46214652
    10ac:			; <UNDEFINED> instruction: 0xf0006818
    10b0:			; <UNDEFINED> instruction: 0x4639fb9d
    10b4:	andcs	r4, r1, r2, lsl #12
    10b8:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    10bc:	ldrbmi	r9, [r2], -ip, lsl #22
    10c0:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    10c4:	blx	fe4bd0ce <__snprintf_chk@plt+0xfe4bc3ea>
    10c8:			; <UNDEFINED> instruction: 0x46024639
    10cc:			; <UNDEFINED> instruction: 0xf7ff2001
    10d0:	blls	37c840 <__snprintf_chk@plt+0x37bb5c>
    10d4:			; <UNDEFINED> instruction: 0x46214652
    10d8:			; <UNDEFINED> instruction: 0xf0006818
    10dc:	ldrtmi	pc, [r9], -r7, lsl #23	; <UNPREDICTABLE>
    10e0:	ldrbtmi	r4, [pc], #-4035	; 10e8 <__snprintf_chk@plt+0x404>
    10e4:	andcs	r4, r1, r2, lsl #12
    10e8:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    10ec:	ldrbmi	r9, [r2], -r9, lsl #22
    10f0:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    10f4:	blx	1ebd0fe <__snprintf_chk@plt+0x1ebc41a>
    10f8:			; <UNDEFINED> instruction: 0x46024639
    10fc:			; <UNDEFINED> instruction: 0xf7ff2001
    1100:	andcs	lr, sl, r2, asr #27
    1104:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    1108:	blcs	27d38 <__snprintf_chk@plt+0x27054>
    110c:	addshi	pc, r6, r0, asr #32
    1110:	andcs	r4, r5, #184, 18	; 0x2e0000
    1114:			; <UNDEFINED> instruction: 0xf8df2000
    1118:	ldrbtmi	r9, [r9], #-736	; 0xfffffd20
    111c:			; <UNDEFINED> instruction: 0xf7ff4fb7
    1120:	ldrbtmi	lr, [r9], #3420	; 0xd5c
    1124:			; <UNDEFINED> instruction: 0x4649447f
    1128:	andcs	r4, r1, r2, lsl #12
    112c:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    1130:			; <UNDEFINED> instruction: 0x46214652
    1134:			; <UNDEFINED> instruction: 0xf0006830
    1138:			; <UNDEFINED> instruction: 0x4639fb59
    113c:	andcs	r4, r1, r2, lsl #12
    1140:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    1144:			; <UNDEFINED> instruction: 0x46214652
    1148:	ldrdeq	pc, [r0], -r8
    114c:	blx	13bd156 <__snprintf_chk@plt+0x13bc472>
    1150:			; <UNDEFINED> instruction: 0x46024639
    1154:			; <UNDEFINED> instruction: 0xf7ff2001
    1158:	blls	fc7b8 <__snprintf_chk@plt+0xfbad4>
    115c:			; <UNDEFINED> instruction: 0x46214652
    1160:			; <UNDEFINED> instruction: 0xf0006818
    1164:	ldrtmi	pc, [r9], -r3, asr #22	; <UNPREDICTABLE>
    1168:	andcs	r4, r1, r2, lsl #12
    116c:	stc	7, cr15, [sl, #1020]	; 0x3fc
    1170:			; <UNDEFINED> instruction: 0xf7ff200a
    1174:	blls	2fc784 <__snprintf_chk@plt+0x2fbaa0>
    1178:			; <UNDEFINED> instruction: 0xf0402b00
    117c:	blls	1e14e0 <__snprintf_chk@plt+0x1e07fc>
    1180:			; <UNDEFINED> instruction: 0xf7ff6818
    1184:	blls	23c5ec <__snprintf_chk@plt+0x23b908>
    1188:	blls	ad61c <__snprintf_chk@plt+0xac938>
    118c:	movwls	r3, #11009	; 0x2b01
    1190:	vstrle	d2, [r2, #-0]
    1194:			; <UNDEFINED> instruction: 0xf1000663
    1198:	andcs	r8, r0, r1, lsl #2
    119c:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    11a0:	bne	43ca0c <__snprintf_chk@plt+0x43bd28>
    11a4:			; <UNDEFINED> instruction: 0xf7ff4628
    11a8:	svcmi	0x0095ed18
    11ac:			; <UNDEFINED> instruction: 0x4601447f
    11b0:			; <UNDEFINED> instruction: 0xf7ff2001
    11b4:	andcs	lr, sl, r8, ror #26
    11b8:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    11bc:	andcs	r4, r5, #2375680	; 0x244000
    11c0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    11c4:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    11c8:	ldrbtmi	r4, [r9], #-2447	; 0xfffff671
    11cc:	andcs	r4, r1, r2, lsl #12
    11d0:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    11d4:	ldrbmi	r9, [r2], -r5, lsl #22
    11d8:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    11dc:	blx	1bd1e6 <__snprintf_chk@plt+0x1bc502>
    11e0:			; <UNDEFINED> instruction: 0x46024639
    11e4:			; <UNDEFINED> instruction: 0xf7ff2001
    11e8:	blls	13c728 <__snprintf_chk@plt+0x13ba44>
    11ec:			; <UNDEFINED> instruction: 0x46214652
    11f0:			; <UNDEFINED> instruction: 0xf0006818
    11f4:			; <UNDEFINED> instruction: 0x4639fafb
    11f8:	andcs	r4, r1, r2, lsl #12
    11fc:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1200:	ldrbmi	r9, [r2], -r6, lsl #22
    1204:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    1208:	blx	ffc3d210 <__snprintf_chk@plt+0xffc3c52c>
    120c:			; <UNDEFINED> instruction: 0x46024639
    1210:			; <UNDEFINED> instruction: 0xf7ff2001
    1214:	blls	3bc6fc <__snprintf_chk@plt+0x3bba18>
    1218:			; <UNDEFINED> instruction: 0x46214652
    121c:			; <UNDEFINED> instruction: 0xf0006818
    1220:	ldrtmi	pc, [r9], -r5, ror #21	; <UNPREDICTABLE>
    1224:	andcs	r4, r1, r2, lsl #12
    1228:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    122c:	ldrbmi	r9, [r2], -ip, lsl #22
    1230:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    1234:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    1238:	smlald	r4, lr, r8, r4
    123c:	andcs	r4, r5, #1884160	; 0x1cc000
    1240:			; <UNDEFINED> instruction: 0xf8df2000
    1244:	ldrbtmi	r9, [r9], #-460	; 0xfffffe34
    1248:	stcl	7, cr15, [r6], {255}	; 0xff
    124c:			; <UNDEFINED> instruction: 0xf8cd44f9
    1250:			; <UNDEFINED> instruction: 0x4649903c
    1254:	andcs	r4, r1, r2, lsl #12
    1258:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    125c:	ldrbmi	r4, [r2], -sp, ror #16
    1260:			; <UNDEFINED> instruction: 0xf85b4621
    1264:			; <UNDEFINED> instruction: 0xf8d99000
    1268:			; <UNDEFINED> instruction: 0xf0000000
    126c:			; <UNDEFINED> instruction: 0x4639fabf
    1270:	andcs	r4, r1, r2, lsl #12
    1274:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1278:			; <UNDEFINED> instruction: 0xc19cf8df
    127c:	ldrdeq	pc, [r0], -r9
    1280:			; <UNDEFINED> instruction: 0x46214652
    1284:	andls	pc, ip, fp, asr r8	; <UNPREDICTABLE>
    1288:	ldrdcc	pc, [r0], -r9
    128c:			; <UNDEFINED> instruction: 0xf0001ac0
    1290:	ldrtmi	pc, [r9], -sp, lsr #21	; <UNPREDICTABLE>
    1294:	andcs	r4, r1, r2, lsl #12
    1298:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    129c:			; <UNDEFINED> instruction: 0x46214652
    12a0:	ldrdeq	pc, [r0], -r9
    12a4:	blx	fe8bd2ac <__snprintf_chk@plt+0xfe8bc5c8>
    12a8:			; <UNDEFINED> instruction: 0x46024639
    12ac:			; <UNDEFINED> instruction: 0xf7ff2001
    12b0:	andcs	lr, sl, sl, ror #25
    12b4:	stcl	7, cr15, [r0], #1020	; 0x3fc
    12b8:	andcs	r4, r5, #88, 18	; 0x160000
    12bc:	ldrbtmi	r2, [r9], #-0
    12c0:	stc	7, cr15, [sl], {255}	; 0xff
    12c4:	ldrmi	r9, [r9], -pc, lsl #22
    12c8:	andcs	r4, r1, r2, lsl #12
    12cc:	ldcl	7, cr15, [sl], {255}	; 0xff
    12d0:			; <UNDEFINED> instruction: 0x46524b53
    12d4:			; <UNDEFINED> instruction: 0xf85b4621
    12d8:			; <UNDEFINED> instruction: 0xf8d99003
    12dc:			; <UNDEFINED> instruction: 0xf0000000
    12e0:	ldrtmi	pc, [r9], -r5, lsl #21	; <UNPREDICTABLE>
    12e4:	andcs	r4, r1, r2, lsl #12
    12e8:	stcl	7, cr15, [ip], {255}	; 0xff
    12ec:			; <UNDEFINED> instruction: 0xf8d94b4d
    12f0:	ldrbmi	r0, [r2], -r0
    12f4:			; <UNDEFINED> instruction: 0xf85b4621
    12f8:			; <UNDEFINED> instruction: 0xf8d99003
    12fc:	bne	ff00d304 <__snprintf_chk@plt+0xff00c620>
    1300:	blx	1d3d308 <__snprintf_chk@plt+0x1d3c624>
    1304:			; <UNDEFINED> instruction: 0x46024639
    1308:			; <UNDEFINED> instruction: 0xf7ff2001
    130c:			; <UNDEFINED> instruction: 0x4652ecbc
    1310:			; <UNDEFINED> instruction: 0xf8d94621
    1314:			; <UNDEFINED> instruction: 0xf0000000
    1318:	ldrtmi	pc, [r9], -r9, ror #20	; <UNPREDICTABLE>
    131c:	andcs	r4, r1, r2, lsl #12
    1320:	ldc	7, cr15, [r0], #1020	; 0x3fc
    1324:			; <UNDEFINED> instruction: 0xf7ff200a
    1328:	ldrbt	lr, [r1], r8, lsr #25
    132c:	andcs	r4, r5, #1015808	; 0xf8000
    1330:	ldrbtmi	r2, [r9], #-0
    1334:	mrrc	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1338:	strmi	r4, [r2], -r9, asr #12
    133c:			; <UNDEFINED> instruction: 0xf7ff2001
    1340:	blls	17c5d0 <__snprintf_chk@plt+0x17b8ec>
    1344:			; <UNDEFINED> instruction: 0x46214652
    1348:	ldmdavs	r3!, {r3, r4, fp, sp, lr}
    134c:			; <UNDEFINED> instruction: 0xf0004418
    1350:	ldrtmi	pc, [r9], -sp, asr #20	; <UNPREDICTABLE>
    1354:	andcs	r4, r1, r2, lsl #12
    1358:	ldc	7, cr15, [r4], {255}	; 0xff
    135c:	ldrbmi	r9, [r2], -r4, lsl #22
    1360:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    1364:	ldrdcc	pc, [r0], -r8
    1368:			; <UNDEFINED> instruction: 0xf0004418
    136c:			; <UNDEFINED> instruction: 0x4639fa3f
    1370:	andcs	r4, r1, r2, lsl #12
    1374:	stc	7, cr15, [r6], {255}	; 0xff
    1378:	ldrbmi	r9, [r2], -r6, lsl #22
    137c:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    1380:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    1384:			; <UNDEFINED> instruction: 0xf0004418
    1388:			; <UNDEFINED> instruction: 0x4639fa31
    138c:	andcs	r4, r1, r2, lsl #12
    1390:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1394:			; <UNDEFINED> instruction: 0xf7ff200a
    1398:	uxtah	lr, r0, r0, ror #24
    139c:			; <UNDEFINED> instruction: 0xf7ff200a
    13a0:	cdp	12, 15, cr14, cr12, cr12, {3}
    13a4:	vnmla.f32	s14, s15, s16
    13a8:			; <UNDEFINED> instruction: 0xf7ff0a90
    13ac:	ldrt	lr, [r9], -r8, lsr #24
    13b0:	strheq	r0, [r0], -ip
    13b4:	ldrdeq	r0, [r0], -r8
    13b8:	andeq	r0, r0, ip, ror #1
    13bc:	andeq	r0, r0, r8, asr #1
    13c0:	ldrdeq	r0, [r0], -r4
    13c4:	strheq	r0, [r0], -r4
    13c8:	muleq	r0, r8, r0
    13cc:	andeq	r0, r0, r0, asr #1
    13d0:	andeq	r0, r0, r8, lsr #1
    13d4:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    13d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    13dc:	muleq	r0, r6, r3
    13e0:	andeq	r1, r0, sl, lsl #6
    13e4:	andeq	r1, r0, r0, ror r3
    13e8:	andeq	r1, r0, sl, asr #6
    13ec:	andeq	r1, r0, sl, asr #6
    13f0:	andeq	r1, r0, sl, asr #5
    13f4:	strdeq	r1, [r0], -sl
    13f8:	andeq	r1, r0, r2, lsl #5
    13fc:	andeq	r1, r0, r8, lsl #5
    1400:	andeq	r1, r0, r0, lsl #4
    1404:	ldrdeq	r1, [r0], -sl
    1408:	ldrdeq	r1, [r0], -sl
    140c:			; <UNDEFINED> instruction: 0x000011be
    1410:	andeq	r1, r0, r8, asr r1
    1414:	andeq	r0, r0, r8, ror #1
    1418:	andeq	r0, r0, r4, lsl #1
    141c:	andeq	r1, r0, lr, asr #2
    1420:	strheq	r0, [r0], -r8
    1424:	andeq	r0, r0, r0, lsr #1
    1428:	andeq	r1, r0, sl, ror #1
    142c:	bleq	3d570 <__snprintf_chk@plt+0x3c88c>
    1430:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1434:	strbtmi	fp, [sl], -r2, lsl #24
    1438:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    143c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1440:	ldrmi	sl, [sl], #776	; 0x308
    1444:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1448:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    144c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1450:			; <UNDEFINED> instruction: 0xf85a4b06
    1454:	stmdami	r6, {r0, r1, ip, sp}
    1458:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    145c:	bl	ff83f460 <__snprintf_chk@plt+0xff83e77c>
    1460:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    1464:	andeq	r1, r1, ip, lsr #21
    1468:	andeq	r0, r0, r0, lsl #1
    146c:	andeq	r0, r0, ip, lsr #1
    1470:	andeq	r0, r0, r4, asr #1
    1474:	ldr	r3, [pc, #20]	; 1490 <__snprintf_chk@plt+0x7ac>
    1478:	ldr	r2, [pc, #20]	; 1494 <__snprintf_chk@plt+0x7b0>
    147c:	add	r3, pc, r3
    1480:	ldr	r2, [r3, r2]
    1484:	cmp	r2, #0
    1488:	bxeq	lr
    148c:	b	c2c <__gmon_start__@plt>
    1490:	andeq	r1, r1, ip, lsl #21
    1494:	andeq	r0, r0, r4, lsr #1
    1498:	blmi	1d34b8 <__snprintf_chk@plt+0x1d27d4>
    149c:	bmi	1d2684 <__snprintf_chk@plt+0x1d19a0>
    14a0:	addmi	r4, r3, #2063597568	; 0x7b000000
    14a4:	andle	r4, r3, sl, ror r4
    14a8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    14ac:	ldrmi	fp, [r8, -r3, lsl #2]
    14b0:	svclt	0x00004770
    14b4:	andeq	r1, r1, r0, ror fp
    14b8:	andeq	r1, r1, ip, ror #22
    14bc:	andeq	r1, r1, r8, ror #20
    14c0:	andeq	r0, r0, ip, lsl #1
    14c4:	stmdbmi	r9, {r3, fp, lr}
    14c8:	bmi	2526b0 <__snprintf_chk@plt+0x2519cc>
    14cc:	bne	2526b8 <__snprintf_chk@plt+0x2519d4>
    14d0:	svceq	0x00cb447a
    14d4:			; <UNDEFINED> instruction: 0x01a1eb03
    14d8:	andle	r1, r3, r9, asr #32
    14dc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    14e0:	ldrmi	fp, [r8, -r3, lsl #2]
    14e4:	svclt	0x00004770
    14e8:	andeq	r1, r1, r4, asr #22
    14ec:	andeq	r1, r1, r0, asr #22
    14f0:	andeq	r1, r1, ip, lsr sl
    14f4:	andeq	r0, r0, r0, ror #1
    14f8:	blmi	2ae920 <__snprintf_chk@plt+0x2adc3c>
    14fc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1500:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1504:	blmi	26fab8 <__snprintf_chk@plt+0x26edd4>
    1508:	ldrdlt	r5, [r3, -r3]!
    150c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1510:			; <UNDEFINED> instruction: 0xf7ff6818
    1514:			; <UNDEFINED> instruction: 0xf7ffeb3e
    1518:	blmi	1c141c <__snprintf_chk@plt+0x1c0738>
    151c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1520:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1524:	andeq	r1, r1, lr, lsl #22
    1528:	andeq	r1, r1, ip, lsl #20
    152c:	andeq	r0, r0, r8, lsl #1
    1530:	strdeq	r1, [r1], -r2
    1534:	andeq	r1, r1, lr, ror #21
    1538:	svclt	0x0000e7c4
    153c:	andeq	r0, r0, r0
    1540:			; <UNDEFINED> instruction: 0x4604497b
    1544:	andcs	fp, r5, #8, 10	; 0x2000000
    1548:	andcs	r4, r0, r9, ror r4
    154c:	bl	113f550 <__snprintf_chk@plt+0x113e86c>
    1550:			; <UNDEFINED> instruction: 0xf7ff4621
    1554:	ldmdbmi	r7!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    1558:	andcs	r2, r0, r5, lsl #4
    155c:	cfldrdmi	mvd4, [r6, #-484]!	; 0xfffffe1c
    1560:	bl	ebf564 <__snprintf_chk@plt+0xebe880>
    1564:	ldrbtmi	r4, [sp], #-2933	; 0xfffff48b
    1568:	stmiapl	fp!, {r0, r8, sp}^
    156c:			; <UNDEFINED> instruction: 0x4602681b
    1570:			; <UNDEFINED> instruction: 0xf7ff4620
    1574:	ldmdbmi	r2!, {r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    1578:	andcs	r2, r0, r5, lsl #4
    157c:			; <UNDEFINED> instruction: 0xf7ff4479
    1580:	strtmi	lr, [r1], -ip, lsr #22
    1584:	bl	fe8bf588 <__snprintf_chk@plt+0xfe8be8a4>
    1588:	andcs	r4, r5, #1802240	; 0x1b8000
    158c:	ldrbtmi	r2, [r9], #-0
    1590:	bl	8bf594 <__snprintf_chk@plt+0x8be8b0>
    1594:			; <UNDEFINED> instruction: 0xf7ff4621
    1598:	stmdbmi	fp!, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
    159c:	andcs	r2, r0, r5, lsl #4
    15a0:			; <UNDEFINED> instruction: 0xf7ff4479
    15a4:			; <UNDEFINED> instruction: 0x4621eb1a
    15a8:	bl	fe43f5ac <__snprintf_chk@plt+0xfe43e8c8>
    15ac:	andcs	r4, r5, #1687552	; 0x19c000
    15b0:	ldrbtmi	r2, [r9], #-0
    15b4:	bl	43f5b8 <__snprintf_chk@plt+0x43e8d4>
    15b8:			; <UNDEFINED> instruction: 0xf7ff4621
    15bc:	stmdbmi	r4!, {r3, r7, r8, r9, fp, sp, lr, pc}^
    15c0:	andcs	r2, r0, r5, lsl #4
    15c4:			; <UNDEFINED> instruction: 0xf7ff4479
    15c8:	strtmi	lr, [r1], -r8, lsl #22
    15cc:	bl	1fbf5d0 <__snprintf_chk@plt+0x1fbe8ec>
    15d0:	andcs	r4, r5, #96, 18	; 0x180000
    15d4:	ldrbtmi	r2, [r9], #-0
    15d8:	b	fffbf5dc <__snprintf_chk@plt+0xfffbe8f8>
    15dc:			; <UNDEFINED> instruction: 0xf7ff4621
    15e0:	ldmdbmi	sp, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    15e4:	andcs	r2, r0, r5, lsl #4
    15e8:			; <UNDEFINED> instruction: 0xf7ff4479
    15ec:			; <UNDEFINED> instruction: 0x4621eaf6
    15f0:	bl	1b3f5f4 <__snprintf_chk@plt+0x1b3e910>
    15f4:	andcs	r4, r5, #1458176	; 0x164000
    15f8:	ldrbtmi	r2, [r9], #-0
    15fc:	b	ffb3f600 <__snprintf_chk@plt+0xffb3e91c>
    1600:			; <UNDEFINED> instruction: 0xf7ff4621
    1604:	ldmdbmi	r6, {r2, r5, r6, r8, r9, fp, sp, lr, pc}^
    1608:	andcs	r2, r0, r5, lsl #4
    160c:			; <UNDEFINED> instruction: 0xf7ff4479
    1610:	strtmi	lr, [r1], -r4, ror #21
    1614:	bl	16bf618 <__snprintf_chk@plt+0x16be934>
    1618:	andcs	r4, r5, #1343488	; 0x148000
    161c:	ldrbtmi	r2, [r9], #-0
    1620:	b	ff6bf624 <__snprintf_chk@plt+0xff6be940>
    1624:			; <UNDEFINED> instruction: 0xf7ff4621
    1628:	stmdbmi	pc, {r1, r4, r6, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    162c:	andcs	r2, r0, r5, lsl #4
    1630:			; <UNDEFINED> instruction: 0xf7ff4479
    1634:			; <UNDEFINED> instruction: 0x4621ead2
    1638:	bl	123f63c <__snprintf_chk@plt+0x123e958>
    163c:	andcs	r4, r5, #1228800	; 0x12c000
    1640:	ldrbtmi	r2, [r9], #-0
    1644:	b	ff23f648 <__snprintf_chk@plt+0xff23e964>
    1648:			; <UNDEFINED> instruction: 0xf7ff4621
    164c:	stmdbmi	r8, {r6, r8, r9, fp, sp, lr, pc}^
    1650:	andcs	r2, r0, r5, lsl #4
    1654:			; <UNDEFINED> instruction: 0xf7ff4479
    1658:	strtmi	lr, [r1], -r0, asr #21
    165c:	bl	dbf660 <__snprintf_chk@plt+0xdbe97c>
    1660:	andcs	r4, r5, #68, 18	; 0x110000
    1664:	ldrbtmi	r2, [r9], #-0
    1668:	b	fedbf66c <__snprintf_chk@plt+0xfedbe988>
    166c:			; <UNDEFINED> instruction: 0xf7ff4621
    1670:	stmdbmi	r1, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    1674:	andcs	r2, r0, r5, lsl #4
    1678:			; <UNDEFINED> instruction: 0xf7ff4479
    167c:	strtmi	lr, [r1], -lr, lsr #21
    1680:	bl	93f684 <__snprintf_chk@plt+0x93e9a0>
    1684:	andcs	r4, r5, #999424	; 0xf4000
    1688:	ldrbtmi	r2, [r9], #-0
    168c:	b	fe93f690 <__snprintf_chk@plt+0xfe93e9ac>
    1690:			; <UNDEFINED> instruction: 0xf7ff4621
    1694:	ldmdbmi	sl!, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    1698:	andcs	r2, r0, r5, lsl #4
    169c:			; <UNDEFINED> instruction: 0xf7ff4479
    16a0:			; <UNDEFINED> instruction: 0x4621ea9c
    16a4:	bl	4bf6a8 <__snprintf_chk@plt+0x4be9c4>
    16a8:	andcs	r4, r5, #884736	; 0xd8000
    16ac:	ldrbtmi	r2, [r9], #-0
    16b0:	b	fe4bf6b4 <__snprintf_chk@plt+0xfe4be9d0>
    16b4:			; <UNDEFINED> instruction: 0xf7ff4621
    16b8:	ldmdbmi	r3!, {r1, r3, r8, r9, fp, sp, lr, pc}
    16bc:	andcs	r2, r0, r5, lsl #4
    16c0:			; <UNDEFINED> instruction: 0xf7ff4479
    16c4:	strtmi	lr, [r1], -sl, lsl #21
    16c8:	bl	3f6cc <__snprintf_chk@plt+0x3e9e8>
    16cc:	andcs	r4, r5, #770048	; 0xbc000
    16d0:	ldrbtmi	r2, [r9], #-0
    16d4:	b	fe03f6d8 <__snprintf_chk@plt+0xfe03e9f4>
    16d8:			; <UNDEFINED> instruction: 0xf7ff4621
    16dc:	stmdbmi	ip!, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    16e0:	andcs	r2, r0, r5, lsl #4
    16e4:			; <UNDEFINED> instruction: 0xf7ff4479
    16e8:			; <UNDEFINED> instruction: 0x4621ea78
    16ec:	b	ffbbf6f0 <__snprintf_chk@plt+0xffbbea0c>
    16f0:	andcs	r4, r5, #40, 18	; 0xa0000
    16f4:	ldrbtmi	r2, [r9], #-0
    16f8:	b	1bbf6fc <__snprintf_chk@plt+0x1bbea18>
    16fc:			; <UNDEFINED> instruction: 0xf7ff4621
    1700:	stmdbmi	r5!, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    1704:	andcs	r2, r0, r5, lsl #4
    1708:			; <UNDEFINED> instruction: 0xf7ff4479
    170c:	blmi	8fc0ac <__snprintf_chk@plt+0x8fb3c8>
    1710:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1714:	strtmi	r4, [r0], -r2, lsl #12
    1718:	b	ff03f71c <__snprintf_chk@plt+0xff03ea38>
    171c:	stmiapl	fp!, {r5, r8, r9, fp, lr}^
    1720:	blne	1b788 <__snprintf_chk@plt+0x1aaa4>
    1724:			; <UNDEFINED> instruction: 0xf080fab0
    1728:			; <UNDEFINED> instruction: 0xf7ff0940
    172c:	svclt	0x0000ea92
    1730:	muleq	r0, r0, r8
    1734:	andeq	r0, r0, r8, lsl #17
    1738:	andeq	r1, r1, r6, lsr #19
    173c:	ldrdeq	r0, [r0], -ip
    1740:	andeq	r0, r0, r8, ror r8
    1744:	andeq	r0, r0, r2, ror r8
    1748:	andeq	r0, r0, ip, lsl #17
    174c:	andeq	r0, r0, sl, lsr #17
    1750:	andeq	r0, r0, r8, asr #17
    1754:	andeq	r0, r0, r6, ror #17
    1758:	andeq	r0, r0, r4, lsl #18
    175c:	andeq	r0, r0, r2, lsr #18
    1760:	andeq	r0, r0, r0, asr #18
    1764:	andeq	r0, r0, lr, asr r9
    1768:	andeq	r0, r0, ip, ror r9
    176c:	muleq	r0, sl, r9
    1770:			; <UNDEFINED> instruction: 0x000009b8
    1774:	ldrdeq	r0, [r0], -sl
    1778:	strdeq	r0, [r0], -ip
    177c:	andeq	r0, r0, lr, lsr #20
    1780:	andeq	r0, r0, ip, asr #20
    1784:	andeq	r0, r0, r2, ror sl
    1788:	muleq	r0, ip, sl
    178c:	muleq	r0, lr, r9
    1790:	muleq	r0, ip, sl
    1794:			; <UNDEFINED> instruction: 0x00000ab6
    1798:	ldrdeq	r0, [r0], -ip
    179c:	andeq	r0, r0, lr, ror #21
    17a0:	muleq	r0, r4, r0
    17a4:	andcs	r4, r5, #81920	; 0x14000
    17a8:	ldrbtmi	r2, [r9], #-0
    17ac:			; <UNDEFINED> instruction: 0xf7ffb508
    17b0:	tstcs	r0, r4, lsl sl
    17b4:	andcs	r4, r1, r2, lsl #12
    17b8:	b	b3f7bc <__snprintf_chk@plt+0xb3ead8>
    17bc:	andeq	r0, r0, lr, asr sl
    17c0:			; <UNDEFINED> instruction: 0xeeb7b911
    17c4:	ldrbmi	r0, [r0, -r0, lsl #22]!
    17c8:	svclt	0x0000e000
    17cc:	stmdbcc	r1, {r3, r8, sl, ip, sp, pc}
    17d0:	blhi	bcc8c <__snprintf_chk@plt+0xbbfa8>
    17d4:	beq	43cffc <__snprintf_chk@plt+0x43c318>
    17d8:			; <UNDEFINED> instruction: 0xfff2f7ff
    17dc:	blhi	123d2c4 <__snprintf_chk@plt+0x123c5e0>
    17e0:	bleq	3d088 <__snprintf_chk@plt+0x3c3a4>
    17e4:	blhi	bcae0 <__snprintf_chk@plt+0xbbdfc>
    17e8:	svclt	0x0000bd08
    17ec:	svcmi	0x00f0e92d
    17f0:			; <UNDEFINED> instruction: 0x0620f011
    17f4:	blhi	1bccb0 <__snprintf_chk@plt+0x1bbfcc>
    17f8:	movweq	pc, #8193	; 0x2001	; <UNPREDICTABLE>
    17fc:	ldc	6, cr4, [pc, #28]	; 1820 <__snprintf_chk@plt+0xb3c>
    1800:	umulllt	r9, r9, r4, sl	; <UNPREDICTABLE>
    1804:	bvc	fe4fcf88 <__snprintf_chk@plt+0xfe4fc2a4>
    1808:	cdp	15, 11, cr11, cr0, cr8, {0}
    180c:	bcs	281b0 <__snprintf_chk@plt+0x274cc>
    1810:	sbcshi	pc, r3, r0, asr #32
    1814:			; <UNDEFINED> instruction: 0xf0002b00
    1818:	stcmi	0, cr8, [pc, #992]	; 1c00 <__snprintf_chk@plt+0xf1c>
    181c:	stmdavc	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1820:	rsble	r2, pc, r0, lsl #20
    1824:			; <UNDEFINED> instruction: 0xf8df0abb
    1828:			; <UNDEFINED> instruction: 0xf8df9234
    182c:	adcseq	r8, pc, #52, 4	; 0x40000003
    1830:	eorsge	pc, r0, #14614528	; 0xdf0000
    1834:	mcr	4, 0, r4, cr10, cr9, {7}
    1838:	ldrbtmi	r3, [r8], #2576	; 0xa10
    183c:	strcs	r4, [r1], #-1274	; 0xfffffb06
    1840:			; <UNDEFINED> instruction: 0xf1bbe02a
    1844:	cmnle	r2, r0, lsl #30
    1848:	vst2.32	{d20-d21}, [pc], r7
    184c:	andls	r5, r4, #0, 6
    1850:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    1854:	stmmi	r5, {ip, pc}
    1858:	sfm	f2, 4, [sp, #4]
    185c:	ldrbtmi	r8, [r8], #-2818	; 0xfffff4fe
    1860:	b	103f864 <__snprintf_chk@plt+0x103eb80>
    1864:	suble	r2, sp, r5, lsl #16
    1868:	blhi	ff23d364 <__snprintf_chk@plt+0xff23c680>
    186c:	stmdavc	sl!, {r7, fp, lr}
    1870:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1874:	andls	r4, r0, r8, ror r4
    1878:			; <UNDEFINED> instruction: 0x4619487e
    187c:	andcs	r9, r1, #536870912	; 0x20000000
    1880:	cfstrs	mvf4, [sp, #480]	; 0x1e0
    1884:			; <UNDEFINED> instruction: 0xf7ff8a01
    1888:	stmdacs	r5, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
    188c:			; <UNDEFINED> instruction: 0xf815dd3a
    1890:	strcc	r2, [r1], #-3841	; 0xfffff0ff
    1894:	eorsle	r2, r5, r0, lsl #20
    1898:	eorsle	r2, sl, r1, lsl #24
    189c:	bleq	bdf34 <__snprintf_chk@plt+0xbd250>
    18a0:	svceq	0x0004f1bb
    18a4:	mrc	8, 5, sp, cr8, cr3, {7}
    18a8:	vnmul.f32	s16, s17, s20
    18ac:	vmov.f32	s17, #201	; 0xbe480000 -0.1953125
    18b0:	vcvt.f64.f32	d9, s18
    18b4:	vmlscs.f32	s16, s1, s16
    18b8:			; <UNDEFINED> instruction: 0xf1bbd0c3
    18bc:	cmple	r9, r0, lsl #30
    18c0:	vst2.16	{d20-d21}, [pc :128]!
    18c4:	andls	r5, r4, #0, 6
    18c8:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    18cc:	blhi	bcf08 <__snprintf_chk@plt+0xbc224>
    18d0:	andcs	r9, r1, #0
    18d4:			; <UNDEFINED> instruction: 0xf7ff4650
    18d8:	stmdacs	r4, {r1, r2, r9, fp, sp, lr, pc}
    18dc:	mrc	0, 5, sp, cr13, cr2, {0}
    18e0:	stmdami	r6!, {r3, r6, r7, r8, r9, fp, pc}^
    18e4:	vst2.8	{d23-d24}, [pc :128], sl
    18e8:	ldrbtmi	r5, [r8], #-768	; 0xfffffd00
    18ec:	stmdami	r4!, {ip, pc}^
    18f0:	andls	r4, r2, #26214400	; 0x1900000
    18f4:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    18f8:	bhi	7cf34 <__snprintf_chk@plt+0x7c250>
    18fc:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1900:	stclle	8, cr2, [r4], {4}
    1904:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    1908:	ldc	0, cr11, [sp], #36	; 0x24
    190c:	pop	{r1, r2, r8, r9, fp, pc}
    1910:			; <UNDEFINED> instruction: 0xf44f8ff0
    1914:	stmib	sp, {r8, r9, ip, lr}^
    1918:	ldrmi	r7, [r9], -r1, lsl #4
    191c:	strbmi	r4, [r8], -r2, lsr #12
    1920:	andhi	pc, r0, sp, asr #17
    1924:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1928:	ldcle	8, cr2, [r0], #16
    192c:	cdp	7, 1, cr14, cr9, cr10, {7}
    1930:			; <UNDEFINED> instruction: 0x46590a90
    1934:			; <UNDEFINED> instruction: 0xf7ff9207
    1938:	ldmdami	r3, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    193c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1940:	ldrmi	r9, [r9], -r7, lsl #20
    1944:	andls	r4, r0, r8, ror r4
    1948:	andls	r4, r4, #80, 16	; 0x500000
    194c:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    1950:	blhi	3d378 <__snprintf_chk@plt+0x3c694>
    1954:	blvc	ff23d438 <__snprintf_chk@plt+0xff23c754>
    1958:	bvc	ff1fd43c <__snprintf_chk@plt+0xff1fc758>
    195c:	blvc	bcf98 <__snprintf_chk@plt+0xbc2b4>
    1960:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1964:	sbcle	r2, sp, r5, lsl #16
    1968:	beq	fe43d1d4 <__snprintf_chk@plt+0xfe43c4f0>
    196c:			; <UNDEFINED> instruction: 0xf7ff4659
    1970:	ldrb	pc, [r9, -sp, lsr #30]!	; <UNPREDICTABLE>
    1974:	beq	fe43d1e0 <__snprintf_chk@plt+0xfe43c4fc>
    1978:	andls	r4, r7, #93323264	; 0x5900000
    197c:			; <UNDEFINED> instruction: 0xff26f7ff
    1980:	vst2.16	{d20-d21}, [pc], r3
    1984:	bls	1d658c <__snprintf_chk@plt+0x1d58a8>
    1988:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    198c:	stmdami	r1, {ip, pc}^
    1990:	andcs	r9, r1, #4, 4	; 0x40000000
    1994:	mcr	4, 4, r4, cr8, cr8, {3}
    1998:	vmov.f64	d8, #112	; 0x3f800000  1.0
    199c:	vcvt.f32.f64	s14, d8
    19a0:	vstr	s14, [sp, #796]	; 0x31c
    19a4:			; <UNDEFINED> instruction: 0xf7ff7b02
    19a8:	stmdacs	r4, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
    19ac:	cdp	0, 1, cr13, cr9, cr10, {5}
    19b0:			; <UNDEFINED> instruction: 0x46590a90
    19b4:			; <UNDEFINED> instruction: 0xff0af7ff
    19b8:	blcs	3b804 <__snprintf_chk@plt+0x3ab20>
    19bc:	svcge	0x002df47f
    19c0:	eorle	r2, pc, r1, lsl #20
    19c4:	svcge	0x0029f77f
    19c8:	bvc	ff27d5c0 <__snprintf_chk@plt+0xff27c8dc>
    19cc:	mrc	14, 0, r1, cr7, cr1, {2}
    19d0:			; <UNDEFINED> instruction: 0xf7ff0a90
    19d4:	mcr	14, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    19d8:	vldr	s14, [pc, #576]	; 1c20 <__snprintf_chk@plt+0xf3c>
    19dc:			; <UNDEFINED> instruction: 0xf44f7b1b
    19e0:	bmi	b565e8 <__snprintf_chk@plt+0xb55904>
    19e4:	stmdami	sp!, {r0, r3, r4, r9, sl, lr}
    19e8:	blvs	19bd4d0 <__snprintf_chk@plt+0x19bc7ec>
    19ec:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    19f0:	andcs	r9, r1, #0, 4
    19f4:	blvs	1fd294 <__snprintf_chk@plt+0x1fc5b0>
    19f8:	blvc	3d418 <__snprintf_chk@plt+0x3c734>
    19fc:	blvc	ff1fd4f8 <__snprintf_chk@plt+0xff1fc814>
    1a00:	bvc	7d03c <__snprintf_chk@plt+0x7c358>
    1a04:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a08:	andls	lr, r1, ip, ror r7
    1a0c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1a10:	ldrmi	r4, [r9], -r3, lsr #24
    1a14:	andcs	r4, r1, #2293760	; 0x230000
    1a18:	strls	r4, [r0], #-1148	; 0xfffffb84
    1a1c:			; <UNDEFINED> instruction: 0xf7ff4478
    1a20:	strb	lr, [pc, -r2, ror #18]!
    1a24:	vst2.8	{d20-d21}, [pc :128], r0
    1a28:	ldceq	3, cr5, [ip]
    1a2c:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    1a30:	ldmdami	lr, {ip, pc}
    1a34:	strls	r0, [r3], #-703	; 0xfffffd41
    1a38:	ldrbtmi	r9, [r8], #-1794	; 0xfffff8fe
    1a3c:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a40:	svclt	0x0000e760
    1a44:	andhi	pc, r0, pc, lsr #7
    1a48:	andeq	r0, r0, r0
    1a4c:	addsmi	r0, r0, r0
    1a50:	ldrbtmi	r0, [sl], #-0
    1a54:	strmi	r0, [r0], #0
    1a58:	andeq	r1, r1, r8, ror #15
    1a5c:	ldrdeq	r1, [r1], -ip
    1a60:	andeq	r0, r0, r6, lsl #20
    1a64:	ldrdeq	r1, [r1], -r4
    1a68:	strdeq	r0, [r0], -r6
    1a6c:			; <UNDEFINED> instruction: 0x000117b2
    1a70:	ldrdeq	r0, [r0], -ip
    1a74:	muleq	r1, r0, r7
    1a78:	andeq	r0, r0, lr, lsl #19
    1a7c:	andeq	r0, r0, r6, asr r9
    1a80:	andeq	r1, r1, sl, lsl r7
    1a84:	andeq	r1, r1, sl, lsl #14
    1a88:	andeq	r0, r0, r4, lsl #18
    1a8c:	andeq	r1, r1, r2, asr #13
    1a90:	andeq	r0, r0, lr, asr #17
    1a94:	andeq	r1, r1, ip, ror r6
    1a98:	andeq	r0, r0, r8, asr #16
    1a9c:	andeq	r1, r1, r2, lsr #12
    1aa0:	andeq	r0, r0, ip, lsl r8
    1aa4:	strdeq	r1, [r1], -r4
    1aa8:	andeq	r0, r0, sl, lsl #16
    1aac:	ldrdeq	r1, [r1], -r6
    1ab0:	blmi	714324 <__snprintf_chk@plt+0x713640>
    1ab4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1ab8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    1abc:	strmi	r4, [pc], -r4, lsl #12
    1ac0:	ldmdavs	fp, {r9, sl, sp}
    1ac4:			; <UNDEFINED> instruction: 0xf04f9303
    1ac8:	strls	r0, [r2], -r0, lsl #6
    1acc:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ad0:	bicslt	r4, r4, r5, lsl #12
    1ad4:	biclt	r7, r3, r3, lsr #16
    1ad8:	andvs	sl, r6, r2, lsl #18
    1adc:	strtmi	r2, [r0], -sl, lsl #4
    1ae0:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ae4:	stmiblt	r9, {r0, r3, r5, fp, sp, lr}
    1ae8:	adcmi	r9, r3, #2048	; 0x800
    1aec:	blcs	31754 <__snprintf_chk@plt+0x30a70>
    1af0:	ldmdavc	fp, {r2, r3, ip, lr, pc}
    1af4:	bmi	330048 <__snprintf_chk@plt+0x32f364>
    1af8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    1afc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1b00:	subsmi	r9, sl, r3, lsl #22
    1b04:	andlt	sp, r5, r9, lsl #2
    1b08:	stmdavs	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1b0c:	ldrtmi	r4, [fp], -r7, lsl #20
    1b10:	strls	r2, [r0], #-1
    1b14:			; <UNDEFINED> instruction: 0xf7ff447a
    1b18:			; <UNDEFINED> instruction: 0xf7ffe87e
    1b1c:	svclt	0x0000e864
    1b20:	andeq	r1, r1, r8, asr r4
    1b24:	muleq	r0, r0, r0
    1b28:	andeq	r1, r1, r2, lsl r4
    1b2c:	andeq	r0, r0, ip, lsr #19
    1b30:	blmi	6d43a0 <__snprintf_chk@plt+0x6d36bc>
    1b34:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1b38:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    1b3c:	strmi	r4, [pc], -r4, lsl #12
    1b40:	ldmdavs	fp, {r9, sl, sp}
    1b44:			; <UNDEFINED> instruction: 0xf04f9303
    1b48:	strls	r0, [r2], -r0, lsl #6
    1b4c:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b50:	biclt	r4, ip, r5, lsl #12
    1b54:			; <UNDEFINED> instruction: 0xb1bb7823
    1b58:	andvs	sl, r6, r2, lsl #18
    1b5c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b60:	stmdavs	r9!, {r3, r4, r7, fp, sp, lr, pc}
    1b64:	blls	b0190 <__snprintf_chk@plt+0xaf4ac>
    1b68:	svclt	0x001842a3
    1b6c:	andle	r2, ip, r0, lsl #22
    1b70:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    1b74:	blmi	2943a8 <__snprintf_chk@plt+0x2936c4>
    1b78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1b7c:	blls	dbbec <__snprintf_chk@plt+0xdaf08>
    1b80:	qaddle	r4, sl, r9
    1b84:	ldcllt	0, cr11, [r0, #20]!
    1b88:	bmi	1dbc34 <__snprintf_chk@plt+0x1daf50>
    1b8c:	andcs	r4, r1, fp, lsr r6
    1b90:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    1b94:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b98:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b9c:	ldrdeq	r1, [r1], -r8
    1ba0:	muleq	r0, r0, r0
    1ba4:	muleq	r1, r4, r3
    1ba8:	andeq	r0, r0, lr, lsr #18
    1bac:			; <UNDEFINED> instruction: 0x460eb5f0
    1bb0:	strmi	fp, [r7], -r3, lsl #1
    1bb4:	rsble	r2, r7, r0, lsl #16
    1bb8:	stccs	8, cr7, [r0], {4}
    1bbc:			; <UNDEFINED> instruction: 0xf7ffd064
    1bc0:	ldrtmi	lr, [fp], -r2, asr #16
    1bc4:	and	r6, r1, r2, lsl #16
    1bc8:	svcmi	0x0001f813
    1bcc:	andspl	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    1bd0:	andpl	pc, r0, r5, lsl r4	; <UNPREDICTABLE>
    1bd4:	stfcsd	f5, [sp], #-992	; 0xfffffc20
    1bd8:	stccs	0, cr13, [fp], #-304	; 0xfffffed0
    1bdc:	ldmdavc	ip, {r1, r8, r9, sl, fp, ip, sp, pc}^
    1be0:			; <UNDEFINED> instruction: 0xf8323301
    1be4:	streq	r5, [r9, #-20]!	; 0xffffffec
    1be8:	cdp	5, 11, cr13, cr2, cr11, {2}
    1bec:	ldrmi	r6, [r9], -r4, lsl #22
    1bf0:	blvc	bfd274 <__snprintf_chk@plt+0xbfc590>
    1bf4:	svcpl	0x0001f811
    1bf8:	andspl	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
    1bfc:	cfsh64	mvdx0, mvdx7, #29
    1c00:	ldrbtle	r7, [r7], #2822	; 0xb06
    1c04:	bleq	b3d288 <__snprintf_chk@plt+0xb3c5a4>
    1c08:	blpl	13d6d8 <__snprintf_chk@plt+0x13c9f4>
    1c0c:	teqeq	r0, r4, lsr #3	; <UNPREDICTABLE>
    1c10:	svcmi	0x0001f813
    1c14:	bne	43d434 <__snprintf_chk@plt+0x43c750>
    1c18:	andsne	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    1c1c:	cdp	5, 11, cr0, cr8, cr9, {0}
    1c20:	vmls.f64	d6, d22, d6
    1c24:	vdiv.f64	d0, d7, d7
    1c28:	strbtle	r7, [pc], #2821	; 1c30 <__snprintf_chk@plt+0xf4c>
    1c2c:			; <UNDEFINED> instruction: 0xf004b1ec
    1c30:	cfstrscs	mvf0, [ip], #-1012	; 0xfffffc0c
    1c34:	ldmdavc	r9, {r1, r4, r5, r8, ip, lr, pc}^
    1c38:			; <UNDEFINED> instruction: 0xf8323301
    1c3c:	streq	r4, [r5, #-17]!	; 0xffffffef
    1c40:	cfldr32	mvfx13, [pc, #72]	; 1c90 <__snprintf_chk@plt+0xfac>
    1c44:	vmov.32	r6, d2[1]
    1c48:	ldmdbcc	r0!, {r2, r8, r9, fp, ip, lr}
    1c4c:	bne	43d470 <__snprintf_chk@plt+0x43c78c>
    1c50:	svcne	0x0001f813
    1c54:	andsmi	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    1c58:	cdp	5, 11, cr0, cr8, cr4, {1}
    1c5c:	vmls.f64	d7, d23, d7
    1c60:	vdiv.f64	d0, d6, d6
    1c64:	ldrbtle	r6, [r0], #2821	; 0xb05
    1c68:	tstlt	r8, r1, ror r9
    1c6c:	bleq	103d738 <__snprintf_chk@plt+0x103ca54>
    1c70:	ldcllt	0, cr11, [r0, #12]!
    1c74:	andcs	r7, r1, ip, asr r8
    1c78:			; <UNDEFINED> instruction: 0xf8324403
    1c7c:	streq	r5, [r9, #-20]!	; 0xffffffec
    1c80:	cfldrs	mvf13, [pc, #716]	; 1f54 <__snprintf_chk@plt+0x1270>
    1c84:	ldrb	r0, [r1, sp, lsl #22]
    1c88:	svc	0x00e8f7fe
    1c8c:	ldrtmi	r4, [r3], -ip, lsl #20
    1c90:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1c94:	strls	r2, [r0, -r1]
    1c98:	svc	0x00bcf7fe
    1c9c:	ldrtmi	r4, [r3], -r9, lsl #20
    1ca0:	andcs	r2, r1, r6, lsl r1
    1ca4:	smlsdxls	r0, sl, r4, r4
    1ca8:	svc	0x00b4f7fe
    1cac:	andhi	pc, r0, pc, lsr #7
    1cb0:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    1cb4:	svccc	0x00b99999
	...
    1cc0:	andeq	r0, r0, r0, lsr r8
    1cc4:	andeq	r0, r0, ip, lsl r8
    1cc8:			; <UNDEFINED> instruction: 0x4604b570
    1ccc:	svc	0x009cf7fe
    1cd0:	strtmi	r4, [r0], -r6, lsl #12
    1cd4:	svc	0x0074f7fe
    1cd8:	strtmi	r4, [r0], -r5, lsl #12
    1cdc:	svc	0x00e4f7fe
    1ce0:	ldmdblt	r5, {r2, r9, sl, lr}^
    1ce4:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    1ce8:	svc	0x00b8f7fe
    1cec:	stccc	8, cr6, [r9], {4}
    1cf0:			; <UNDEFINED> instruction: 0xf04fbf18
    1cf4:			; <UNDEFINED> instruction: 0x462034ff
    1cf8:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    1cfc:	svc	0x00aef7fe
    1d00:	blcs	81bd14 <__snprintf_chk@plt+0x81b030>
    1d04:	andvs	sp, r4, r3
    1d08:	ldrbtcc	pc, [pc], #79	; 1d10 <__snprintf_chk@plt+0x102c>	; <UNPREDICTABLE>
    1d0c:			; <UNDEFINED> instruction: 0xf04fe7f3
    1d10:	udf	#847	; 0x34f
    1d14:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    1d18:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    1d1c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1d20:			; <UNDEFINED> instruction: 0xffd2f7ff
    1d24:			; <UNDEFINED> instruction: 0xf7feb128
    1d28:	stmdavs	r3, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    1d2c:	blcs	813548 <__snprintf_chk@plt+0x812864>
    1d30:	blmi	3f615c <__snprintf_chk@plt+0x3f5478>
    1d34:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1d38:			; <UNDEFINED> instruction: 0xffc6f7ff
    1d3c:			; <UNDEFINED> instruction: 0xbd38b900
    1d40:			; <UNDEFINED> instruction: 0xf7fe2001
    1d44:	stmdbmi	fp, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    1d48:	andcs	r2, r0, r5, lsl #4
    1d4c:			; <UNDEFINED> instruction: 0xf7fe4479
    1d50:	bmi	27da68 <__snprintf_chk@plt+0x27cd84>
    1d54:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    1d58:	andcs	r4, r0, r3, lsl #12
    1d5c:	svc	0x005af7fe
    1d60:			; <UNDEFINED> instruction: 0xf7fe2001
    1d64:	svclt	0x0000ef34
    1d68:	strdeq	r1, [r1], -r2
    1d6c:	strheq	r0, [r0], -ip
    1d70:	muleq	r0, r4, r0
    1d74:	andeq	r0, r0, r0, lsl #15
    1d78:	andeq	r0, r0, r2, lsl #15
    1d7c:	mvnsmi	lr, #737280	; 0xb4000
    1d80:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1d84:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1d88:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1d8c:	mrc	7, 7, APSR_nzcv, cr0, cr14, {7}
    1d90:	blne	1d92f8c <__snprintf_chk@plt+0x1d922a8>
    1d94:	strhle	r1, [sl], -r6
    1d98:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1d9c:	svccc	0x0004f855
    1da0:	strbmi	r3, [sl], -r1, lsl #8
    1da4:	ldrtmi	r4, [r8], -r1, asr #12
    1da8:	adcmi	r4, r6, #152, 14	; 0x2600000
    1dac:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1db0:	svclt	0x000083f8
    1db4:	andeq	r0, r1, r6, lsr #30
    1db8:	andeq	r0, r1, ip, lsl pc
    1dbc:	svclt	0x00004770
    1dc0:	tstcs	r0, r2, lsl #22
    1dc4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1dc8:	svclt	0x004ef7fe
    1dcc:	andeq	r1, r1, ip, lsr r2

Disassembly of section .fini:

00001dd0 <.fini>:
    1dd0:	push	{r3, lr}
    1dd4:	pop	{r3, pc}
