Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: PipelineCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PipelineCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PipelineCPU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : PipelineCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg_we.v" into library work
Parsing module <Reg_we>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v" into library work
Parsing module <Reg>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\SignExtend.v" into library work
Parsing module <SignExtend>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\reg_file.v" into library work
Parsing module <REG_FILE>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux3to1.v" into library work
Parsing module <Mux3to1>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux32.v" into library work
Parsing module <Mux>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MEM-WB.v" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ipcore_dir\RAMemory.v" into library work
Parsing module <RAMemory>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ipcore_dir\Memory.v" into library work
Parsing module <Memory>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\IF-ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ID-EX.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Hazardunit.v" into library work
Parsing module <Hazardunit>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Forwardunit.v" into library work
Parsing module <Forwardunit>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\EX-MEM.v" into library work
Parsing module <EX_MEM>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\control.v" into library work
Parsing module <Control>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ALUControl.v" into library work
Parsing module <ALUcontrol>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\alu.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v" into library work
Parsing module <PipelineCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PipelineCPU>.
WARNING:HDLCompiler:413 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v" Line 50: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <PC>.

Elaborating module <Mux>.

Elaborating module <Memory>.
WARNING:HDLCompiler:1499 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ipcore_dir\Memory.v" Line 39: Empty module <Memory> remains a black box.

Elaborating module <IF_ID>.

Elaborating module <Reg_we>.

Elaborating module <Control>.

Elaborating module <Mux(EM=12)>.

Elaborating module <REG_FILE>.

Elaborating module <SignExtend>.

Elaborating module <ID_EX>.

Elaborating module <Reg(EM=1)>.

Elaborating module <Reg(EM=3)>.

Elaborating module <Reg(EM=6)>.

Elaborating module <Reg>.

Elaborating module <Reg(EM=4)>.

Elaborating module <Reg(EM=25)>.

Elaborating module <ALUcontrol>.

Elaborating module <ALU>.

Elaborating module <Mux(EM=4)>.

Elaborating module <Mux3to1>.

Elaborating module <EX_MEM>.

Elaborating module <Reg(EM=0)>.

Elaborating module <RAMemory>.
WARNING:HDLCompiler:1499 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ipcore_dir\RAMemory.v" Line 39: Empty module <RAMemory> remains a black box.

Elaborating module <MEM_WB>.

Elaborating module <Hazardunit>.

Elaborating module <Forwardunit>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PipelineCPU>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v".
    Found 32-bit adder for signal <nextAddress> created at line 39.
    Found 32-bit adder for signal <nextaddress_imm> created at line 45.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <PipelineCPU> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\PC.v".
    Found 32-bit register for signal <currentAddress>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <Mux>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux32.v".
        EM = 31
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\IF-ID.v".
    Summary:
	no macro.
Unit <IF_ID> synthesized.

Synthesizing Unit <Reg_we>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg_we.v".
        EM = 31
    Found 32-bit register for signal <out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Reg_we> synthesized.

Synthesizing Unit <Control>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\control.v".
        addi = 6'b001000
        addiu = 6'b001001
        andi = 6'b001100
        R_type = 6'b000000
        sw = 6'b101011
        lw = 6'b100011
        bgtz = 6'b000111
        beq = 6'b000100
        bne = 6'b000101
        j = 6'b000010
        halt = 6'b111111
WARNING:Xst:647 - Input <instruction<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Control> synthesized.

Synthesizing Unit <Mux_1>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux32.v".
        EM = 12
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_1> synthesized.

Synthesizing Unit <REG_FILE>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\reg_file.v".
    Found 32x32-bit dual-port RAM <Mram_register> for signal <register>.
    Found 5-bit comparator equal for signal <read_addr1[4]_write_addr[4]_equal_2_o> created at line 41
    Found 5-bit comparator equal for signal <read_addr2[4]_write_addr[4]_equal_7_o> created at line 47
    Summary:
	inferred   2 RAM(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <REG_FILE> synthesized.

Synthesizing Unit <SignExtend>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\SignExtend.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SignExtend> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ID-EX.v".
    Summary:
	no macro.
Unit <ID_EX> synthesized.

Synthesizing Unit <Reg_1>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 1
    Found 2-bit register for signal <out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Reg_1> synthesized.

Synthesizing Unit <Reg_2>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 3
    Found 4-bit register for signal <out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_2> synthesized.

Synthesizing Unit <Reg_3>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 6
    Found 7-bit register for signal <out>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <Reg_3> synthesized.

Synthesizing Unit <Reg>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 31
    Found 32-bit register for signal <out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Reg> synthesized.

Synthesizing Unit <Reg_4>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 4
    Found 5-bit register for signal <out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Reg_4> synthesized.

Synthesizing Unit <Reg_5>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 25
    Found 26-bit register for signal <out>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <Reg_5> synthesized.

Synthesizing Unit <ALUcontrol>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ALUControl.v".
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred   8 Multiplexer(s).
Unit <ALUcontrol> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\alu.v".
        A_ADD = 4'b0010
        A_SUB = 4'b0110
        A_FSUB = 4'b1110
        A_AND = 4'b0000
        A_OR = 4'b0001
        A_XOR = 4'b0111
        A_NOR = 4'b1100
    Found 32-bit subtractor for signal <alu_a[31]_alu_b[31]_sub_2_OUT> created at line 41.
    Found 32-bit subtractor for signal <alu_b[31]_alu_a[31]_sub_3_OUT> created at line 42.
    Found 32-bit adder for signal <alu_a[31]_alu_b[31]_add_0_OUT> created at line 40.
    Found 1-bit 4-to-1 multiplexer for signal <zero> created at line 53.
    Found 32-bit comparator greater for signal <GND_23_o_alu_out[31]_LessThan_20_o> created at line 68
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Mux_2>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux32.v".
        EM = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_2> synthesized.

Synthesizing Unit <Mux3to1>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux3to1.v".
        EM = 31
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[31]_Mux_1_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[30]_Mux_3_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[29]_Mux_5_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[28]_Mux_7_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[27]_Mux_9_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[26]_Mux_11_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[25]_Mux_13_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[24]_Mux_15_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[23]_Mux_17_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[22]_Mux_19_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[21]_Mux_21_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[20]_Mux_23_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[19]_Mux_25_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[18]_Mux_27_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[17]_Mux_29_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[16]_Mux_31_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[15]_Mux_33_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[14]_Mux_35_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[13]_Mux_37_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[12]_Mux_39_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[11]_Mux_41_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[10]_Mux_43_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[9]_Mux_45_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[8]_Mux_47_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[7]_Mux_49_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[6]_Mux_51_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[5]_Mux_53_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[4]_Mux_55_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[3]_Mux_57_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[2]_Mux_59_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[1]_Mux_61_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[0]_Mux_63_o> created at line 30.
WARNING:Xst:737 - Found 1-bit latch for signal <out<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  32 Multiplexer(s).
Unit <Mux3to1> synthesized.

Synthesizing Unit <EX_MEM>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\EX-MEM.v".
    Summary:
	no macro.
Unit <EX_MEM> synthesized.

Synthesizing Unit <Reg_6>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 0
    Found 1-bit register for signal <out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Reg_6> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MEM-WB.v".
    Summary:
	no macro.
Unit <MEM_WB> synthesized.

Synthesizing Unit <Hazardunit>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Hazardunit.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <rt_EX[4]_rs_ID[4]_equal_2_o> created at line 37
    Found 5-bit comparator equal for signal <rt_EX[4]_rt_ID[4]_equal_3_o> created at line 37
    Summary:
	inferred   2 Comparator(s).
Unit <Hazardunit> synthesized.

Synthesizing Unit <Forwardunit>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Forwardunit.v".
    Found 5-bit comparator equal for signal <rs[4]_rd_EX[4]_equal_1_o> created at line 36
    Found 5-bit comparator equal for signal <rs[4]_rd_MEM[4]_equal_2_o> created at line 40
    Found 5-bit comparator equal for signal <rt[4]_rd_EX[4]_equal_5_o> created at line 44
    Found 5-bit comparator equal for signal <rt[4]_rd_MEM[4]_equal_6_o> created at line 48
    Summary:
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Forwardunit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit subtractor                                     : 2
# Registers                                            : 25
 1-bit register                                        : 1
 2-bit register                                        : 3
 26-bit register                                       : 1
 32-bit register                                       : 12
 4-bit register                                        : 2
 5-bit register                                        : 5
 7-bit register                                        : 1
# Latches                                              : 68
 1-bit latch                                           : 68
# Comparators                                          : 9
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 8
# Multiplexers                                         : 86
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 3-to-1 multiplexer                              : 64
 1-bit 4-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAMemory.ngc>.
Reading core <ipcore_dir/Memory.ngc>.
Loading core <RAMemory> for timing and area information for instance <Datamemory>.
Loading core <Memory> for timing and area information for instance <InsMemory>.
WARNING:Xst:1710 - FF/Latch <out_26> (without init value) has a constant value of 0 in block <jumpreg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_27> (without init value) has a constant value of 0 in block <jumpreg>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <REG_FILE>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <n0010_0>       | low      |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <WD>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_addr1>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <n0010_1>       | low      |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <WD>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_addr2>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <REG_FILE> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit subtractor                                     : 2
# Registers                                            : 457
 Flip-Flops                                            : 457
# Comparators                                          : 9
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 8
# Multiplexers                                         : 85
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 3-to-1 multiplexer                              : 64
 1-bit 4-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <EX_MEM> ...

Optimizing unit <PipelineCPU> ...

Optimizing unit <PC> ...

Optimizing unit <Reg_we> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <ID_EX> ...

Optimizing unit <Reg_3> ...

Optimizing unit <Reg> ...

Optimizing unit <Reg_5> ...

Optimizing unit <Mux3to1> ...

Optimizing unit <ALU> ...

Optimizing unit <ALUcontrol> ...
WARNING:Xst:1710 - FF/Latch <IDEXreg/EXreg/out_6> (without init value) has a constant value of 0 in block <PipelineCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IDEXreg/EXreg/out_3> (without init value) has a constant value of 0 in block <PipelineCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pc/currentAddress_31> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_30> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_29> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_28> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_27> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_26> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_25> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_24> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_23> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_22> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_21> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_20> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_19> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_18> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_17> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_16> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_15> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_14> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_13> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_12> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_11> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_10> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_9> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_8> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <pc/currentAddress_7> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_31> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_30> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_29> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_28> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_27> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_26> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_25> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_24> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_23> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_22> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_21> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_20> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_19> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_18> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_17> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_16> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_15> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_14> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_13> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_12> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_11> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_10> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_9> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_8> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IFIDreg/PCreg/out_7> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_31> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_30> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_29> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_28> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_27> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_26> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_25> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_24> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_23> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_22> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_21> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_20> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_19> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_18> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_17> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_16> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_15> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_14> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_13> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_12> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_11> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_10> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_9> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_8> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/PCreg2/out_7> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_25> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_24> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_23> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_22> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_21> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_20> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_19> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_18> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_17> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_16> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_15> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_14> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_13> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_12> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_11> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_10> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_9> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_8> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <IDEXreg/tarreg/out_7> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_7> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_8> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_9> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_10> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_11> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_12> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_13> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_14> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_15> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_16> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_17> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_18> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_19> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_20> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_21> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_22> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_23> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_24> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_25> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_26> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_27> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_28> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_29> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_30> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/newPCreg/out_31> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_7> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_8> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_9> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_10> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_11> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_12> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_13> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_14> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_15> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_16> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_17> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_18> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_19> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_20> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_21> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_22> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_23> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_24> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_25> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_26> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_27> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_28> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_29> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_30> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:2677 - Node <EXMreg/jumpreg/out_31> of sequential type is unconnected in block <PipelineCPU>.
WARNING:Xst:1294 - Latch <ALUctr/ALUControl_0> is equivalent to a wire in block <PipelineCPU>.
WARNING:Xst:1294 - Latch <ALUctr/ALUControl_3> is equivalent to a wire in block <PipelineCPU>.
WARNING:Xst:1294 - Latch <ALUctr/ALUControl_2> is equivalent to a wire in block <PipelineCPU>.
WARNING:Xst:1294 - Latch <ALUctr/ALUControl_1> is equivalent to a wire in block <PipelineCPU>.
INFO:Xst:2261 - The FF/Latch <IDEXreg/Insaddrreg2/out_0> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/Immreg/out_11> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Insaddrreg2/out_1> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/Immreg/out_12> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Insaddrreg2/out_2> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/Immreg/out_13> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Insaddrreg2/out_3> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/Immreg/out_14> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Insaddrreg2/out_4> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/Immreg/out_15> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Immreg/out_0> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/tarreg/out_0> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Immreg/out_1> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/tarreg/out_1> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Immreg/out_2> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/tarreg/out_2> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Immreg/out_3> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/tarreg/out_3> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Immreg/out_4> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/tarreg/out_4> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Immreg/out_5> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/tarreg/out_5> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Immreg/out_6> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/tarreg/out_6> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/MEMreg/out_1> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <IDEXreg/WBreg/out_0> 
INFO:Xst:2261 - The FF/Latch <IDEXreg/Immreg/out_31> in Unit <PipelineCPU> is equivalent to the following 15 FFs/Latches, which will be removed : <IDEXreg/Immreg/out_30> <IDEXreg/Immreg/out_29> <IDEXreg/Immreg/out_28> <IDEXreg/Immreg/out_27> <IDEXreg/Immreg/out_26> <IDEXreg/Immreg/out_25> <IDEXreg/Immreg/out_24> <IDEXreg/Immreg/out_23> <IDEXreg/Immreg/out_22> <IDEXreg/Immreg/out_21> <IDEXreg/Immreg/out_20> <IDEXreg/Immreg/out_19> <IDEXreg/Immreg/out_18> <IDEXreg/Immreg/out_17> <IDEXreg/Immreg/out_16> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <EXMreg/MEMreg/out_1> in Unit <PipelineCPU> is equivalent to the following FF/Latch, which will be removed : <EXMreg/WBreg/out_0> 
Found area constraint ratio of 100 (+ 5) on block PipelineCPU, actual ratio is 1.
FlipFlop IDEXreg/EXreg/out_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 283
 Flip-Flops                                            : 283

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PipelineCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 777
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 5
#      LUT2                        : 13
#      LUT3                        : 84
#      LUT4                        : 125
#      LUT5                        : 177
#      LUT6                        : 153
#      MUXCY                       : 105
#      VCC                         : 1
#      XORCY                       : 110
# FlipFlops/Latches                : 379
#      FD                          : 128
#      FDC                         : 109
#      FDCE                        : 46
#      FDE                         : 32
#      LD                          : 64
# RAMS                             : 46
#      RAM256X1S                   : 32
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             379  out of  126800     0%  
 Number of Slice LUTs:                  735  out of  63400     1%  
    Number used as Logic:               559  out of  63400     0%  
    Number used as Memory:              176  out of  19000     0%  
       Number used as RAM:              176

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    883
   Number with an unused Flip Flop:     504  out of    883    57%  
   Number with an unused LUT:           148  out of    883    16%  
   Number of fully used LUT-FF pairs:   231  out of    883    26%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 361   |
p_reset2                           | NONE(MuxALUsrcB/out_0) | 64    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.407ns (Maximum Frequency: 226.912MHz)
   Minimum input arrival time before clock: 1.050ns
   Maximum output required time after clock: 1.831ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.407ns (frequency: 226.912MHz)
  Total number of paths / destination ports: 23847 / 995
-------------------------------------------------------------------------
Delay:               4.407ns (Levels of Logic = 29)
  Source:            IDEXreg/EXreg/out_0_1 (FF)
  Destination:       EXMreg/zeroreg/out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: IDEXreg/EXreg/out_0_1 to EXMreg/zeroreg/out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.393  IDEXreg/EXreg/out_0_1 (IDEXreg/EXreg/out_0_1)
     LUT3:I1->O            1   0.097   0.279  MuxALUsrc/Mmux_out11 (ScrB<0>)
     MUXCY:DI->O           1   0.337   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<0> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<1> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<2> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<3> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<4> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<5> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<6> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<7> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<8> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<9> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<10> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<11> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<12> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<13> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<14> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<15> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<16> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<17> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<18> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<19> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<20> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<21> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<22> (alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_cy<22>)
     XORCY:CI->O           1   0.370   0.295  alu/Msub_alu_b[31]_alu_a[31]_sub_3_OUT_xor<23> (alu/alu_b[31]_alu_a[31]_sub_3_OUT<23>)
     LUT5:I4->O            1   0.097   0.295  alu/alu_out<23>1 (alu/alu_out<23>)
     LUT5:I4->O            2   0.097   0.697  alu/alu_out<23>4 (ALU_out<23>)
     LUT6:I0->O            1   0.097   0.379  alu/alu_out[31]_GND_23_o_equal_18_o<31>3 (alu/alu_out[31]_GND_23_o_equal_18_o<31>2)
     LUT6:I4->O            1   0.097   0.000  alu/Mmux_zero11 (Zero)
     FD:D                      0.008          EXMreg/zeroreg/out_0
    ----------------------------------------
    Total                      4.407ns (2.067ns logic, 2.340ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.050ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       pc/currentAddress_6 (FF)
  Destination Clock: clk rising

  Data Path: reset to pc/currentAddress_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  reset_IBUF (reset_IBUF)
     INV:I->O              7   0.113   0.307  pc/reset_inv1_INV_0 (pc/reset_inv)
     FDCE:CLR                  0.349          pc/currentAddress_0
    ----------------------------------------
    Total                      1.050ns (0.463ns logic, 0.587ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 213 / 30
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 4)
  Source:            pc/currentAddress_3 (FF)
  Destination:       out<24> (PAD)
  Source Clock:      clk rising

  Data Path: pc/currentAddress_3 to out<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            24   0.361   0.613  pc/currentAddress_3 (pc/currentAddress_3)
     begin scope: 'InsMemory:a<3>'
     LUT3:I0->O            1   0.097   0.379  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int24_SW0 (N46)
     LUT6:I4->O            2   0.097   0.283  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int24 (spo<24>)
     end scope: 'InsMemory:spo<24>'
     OBUF:I->O                 0.000          out_24_OBUF (out<24>)
    ----------------------------------------
    Total                      1.831ns (0.555ns logic, 1.276ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.407|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.59 secs
 
--> 

Total memory usage is 430612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  194 (   0 filtered)
Number of infos    :   18 (   0 filtered)

