/*
 * All rights reserved - Stanford University. 
 * Licensed to the Apache Software Foundation (ASF) under one
 * or more contributor license agreements.  See the NOTICE file
 * distributed with this work for additional information
 * regarding copyright ownership.  The ASF licenses this file
 * to you under the Apache License, Version 2.0 (the "License"); 
 * you may not use this file except in compliance with the License.  
 * You may obtain a copy of the License at

       http://www.apache.org/licenses/LICENSE-2.0

 * Unless required by applicable law or agreed to in writing,
 * software distributed under the License is distributed on an
 * "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY
 * KIND, either express or implied.  See the License for the
 * specific language governing permissions and limitations
 * under the License.
 */


#ifndef __PEPARTITION__
#define __PEPARTITION__

#include <systemc.h>
#include <nvhls_int.h>
#include <nvhls_types.h>
#include <nvhls_vector.h>
#include <nvhls_module.h>

#include "Spec.h"
#include "AxiSpec.h"

#include "PEModule/PEModule.h"


SC_MODULE(PEPartition) {
  static const int kDebugLevel = 3;
 public:
  sc_in<bool>  clk;
  sc_in<bool>  rst;

  //TODO #1:
  // 1. Please refer to the testbench to determine the ports of the module
  // 2. For the axi_rd and axi_wr dut ports, make sure to select the subordinate template for the port axi interface
  // 3. Apart fromthe axi ports, all other ports are connections

  /////////////// YOUR CODE STARTS HERE ///////////////
  typename spec::Axi::axi4_::read::template subordinate<>   if_axi_rd;
  typename spec::Axi::axi4_::write::template subordinate<>  if_axi_wr;

  // Alternatively 
  // typename axi::axi4<spec::Axi::axiCfg>::read::template subordinate<>   if_axi_rd;
  // typename axi::axi4<spec::Axi::axiCfg>::write::template subordinate<>  if_axi_wr;
  
  Connections::In<spec::StreamType>     input_port;     
  Connections::Out<spec::StreamType>    output_port; 
  Connections::In<bool>                 start;
  Connections::Out<bool>                done;  

  /////////////// YOUR CODE ENDS HERE ///////////////

  Connections::Combinational<spec::Axi::SubordinateToRVA::Write>     rva_in;
  Connections::Combinational<spec::Axi::SubordinateToRVA::Read>      rva_out;
  
  PEModule                pemodule_inst;
  spec::Axi::SubordinateToRVA   rva_inst;
      
  SC_HAS_PROCESS(PEPartition);
  PEPartition(sc_module_name name)
     : sc_module(name), 
     clk("clk"),
     rst("rst"),
     if_axi_rd("if_axi_rd"),
     if_axi_wr("if_axi_wr"),
     pemodule_inst("pemodule_inst"),
     rva_inst  ("rva_inst")
  {
    // TODO #2:
    // 1. Connect the ports of the rva_inst and pemodule_inst
    // 2. Take particular care of the rva_in and rva_out ports

    /////////////// YOUR CODE STARTS HERE ///////////////
    rva_inst.clk(clk);
    rva_inst.reset_bar(rst);
    rva_inst.if_axi_rd(if_axi_rd);
    rva_inst.if_axi_wr(if_axi_wr);
    rva_inst.if_rv_rd(rva_out);
    rva_inst.if_rv_wr(rva_in);
    
    pemodule_inst.clk(clk);
    pemodule_inst.rst(rst);
    pemodule_inst.rva_in(rva_in);
    pemodule_inst.rva_out(rva_out);
    pemodule_inst.input_port(input_port);          
    pemodule_inst.output_port(output_port);
    pemodule_inst.start(start);
    pemodule_inst.done(done);
    /////////////// YOUR CODE ENDS HERE ///////////////
  }      
  
};



#endif 
