Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul 26 22:46:04 2020
| Host         : DESKTOP-E41K9EN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ADC_Demo_timing_summary_routed.rpt -pb ADC_Demo_timing_summary_routed.pb -rpx ADC_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[0] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[1] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[2] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[3] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[4] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[5] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[6] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[7] (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Driver_ADC0/Clk_Division_ADC/Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 363 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 345 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.100       -0.184                      3                  674        0.031        0.000                      0                  674       -0.808       -3.370                       9                   360  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 3.367}        6.734           148.505         
    CLKFBIN               {0.000 3.367}        6.734           148.505         
    PixelClkIO            {0.000 3.367}        6.734           148.505         
    SerialClkIO           {0.000 0.673}        1.347           742.525         
    rgb2dvi/U0/SerialClk  {0.000 0.673}        1.347           742.525         
  clk_out2_clk_wiz_0      {0.000 5.011}        10.022          99.777          
  clkfbout_clk_wiz_0      {0.000 35.000}       70.000          14.286          
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 3.367}        6.734           148.505         
    CLKFBIN_1             {0.000 3.367}        6.734           148.505         
    PixelClkIO_1          {0.000 3.367}        6.734           148.505         
    SerialClkIO_1         {0.000 0.673}        1.347           742.525         
  clk_out2_clk_wiz_0_1    {0.000 5.011}        10.022          99.777          
  clkfbout_clk_wiz_0_1    {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.100       -0.184                      3                  535        0.209        0.000                      0                  535        1.367        0.000                       0                   266  
    CLKFBIN                                                                                                                                                               5.485        0.000                       0                     2  
    PixelClkIO                                                                                                                                                            4.579        0.000                       0                    10  
    SerialClkIO                                                                                                                                                          -0.808       -3.370                       9                    10  
  clk_out2_clk_wiz_0          5.715        0.000                      0                   97        0.280        0.000                      0                   97        4.511        0.000                       0                    68  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.098       -0.177                      3                  535        0.209        0.000                      0                  535        1.367        0.000                       0                   266  
    CLKFBIN_1                                                                                                                                                             5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                          4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                        -0.808       -3.370                       9                    10  
  clk_out2_clk_wiz_0_1        5.717        0.000                      0                   97        0.280        0.000                      0                   97        4.511        0.000                       0                    68  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.100       -0.184                      3                  535        0.031        0.000                      0                  535  
clk_out1_clk_wiz_0    PixelClkIO                  0.510        0.000                      0                   38        0.189        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                  0.511        0.000                      0                   38        0.189        0.000                      0                   38  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          5.715        0.000                      0                   97        0.092        0.000                      0                   97  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.100       -0.184                      3                  535        0.031        0.000                      0                  535  
clk_out1_clk_wiz_0    PixelClkIO_1                0.510        0.000                      0                   38        0.189        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1                0.511        0.000                      0                   38        0.189        0.000                      0                   38  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        5.715        0.000                      0                   97        0.092        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          4.951        0.000                      0                    4        0.503        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.951        0.000                      0                    4        0.324        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.951        0.000                      0                    4        0.324        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        4.953        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.100ns,  Total Violation       -0.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.601ns (24.670%)  route 4.889ns (75.330%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.637     5.751    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.061     5.651    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.651    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.601ns (24.670%)  route 4.889ns (75.330%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.637     5.751    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.028     5.684    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.601ns (24.877%)  route 4.835ns (75.123%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.583     5.697    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)       -0.031     5.681    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.681    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.089     5.623    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.077     5.635    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.075     5.637    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.063     5.649    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.036     5.676    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)       -0.028     5.684    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.013     5.699    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.250%)  route 0.184ns (49.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.220    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.175 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.848    -0.781    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.269    -0.512    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.120    -0.392    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.144    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X36Y29         LUT5 (Prop_lut5_I3_O)        0.045    -0.212 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.853    -0.776    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.092    -0.437    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.143    -0.258    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.213 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.853    -0.776    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091    -0.438    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.119    -0.308    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.012    -0.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.765%)  route 0.160ns (46.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.160    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X39Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.195 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X39Y31         FDSE (Hold_fdse_C_D)         0.092    -0.434    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Driver_HDMI0/H_De_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Driver_HDMI0/H_De_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.553    -0.573    Driver_HDMI0/clk_out1
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Driver_HDMI0/H_De_reg/Q
                         net (fo=2, routed)           0.177    -0.233    Driver_HDMI0/H_De
    SLICE_X18Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.188 r  Driver_HDMI0/H_De_i_1/O
                         net (fo=1, routed)           0.000    -0.188    Driver_HDMI0/H_De_i_1_n_0
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.820    -0.809    Driver_HDMI0/clk_out1
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X18Y20         FDRE (Hold_fdre_C_D)         0.120    -0.453    Driver_HDMI0/H_De_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.597%)  route 0.234ns (62.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.580    -0.546    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.234    -0.171    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X36Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.851    -0.778    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.269    -0.509    
    SLICE_X36Y27         FDSE (Hold_fdse_C_D)         0.070    -0.439    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Driver_HDMI0/V_De_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Driver_HDMI0/V_De_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.230ns (61.232%)  route 0.146ns (38.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.555    -0.571    Driver_HDMI0/clk_out1
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  Driver_HDMI0/V_De_reg/Q
                         net (fo=2, routed)           0.146    -0.298    Driver_HDMI0/V_De_reg_n_0
    SLICE_X27Y22         LUT4 (Prop_lut4_I3_O)        0.102    -0.196 r  Driver_HDMI0/V_De_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Driver_HDMI0/V_De_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.821    -0.808    Driver_HDMI0/clk_out1
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/C
                         clock pessimism              0.237    -0.571    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.107    -0.464    Driver_HDMI0/V_De_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.187ns (46.873%)  route 0.212ns (53.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.212    -0.188    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.046    -0.142 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.142    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X39Y31         FDSE (Hold_fdse_C_D)         0.107    -0.419    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y8      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y8      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y7      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y6      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y1      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y2      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y3      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y0      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y9      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y22     Driver_HDMI0/V_De_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y22     Driver_HDMI0/V_De_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y22     Driver_HDMI0/RGB_VDE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y22     Driver_HDMI0/RGB_VDE_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X1Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X1Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y46      rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y46      rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X38Y36     rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X38Y36     rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y15     Driver_HDMI0/HSync_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y15     Driver_HDMI0/HSync_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y15     Driver_HDMI0/HSync_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y15     Driver_HDMI0/HSync_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y16     Driver_HDMI0/HSync_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y16     Driver_HDMI0/HSync_Cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.358ns (40.286%)  route 2.013ns (59.714%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.689 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.741     2.645    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.576     8.689    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/C
                         clock pessimism              0.584     9.274    
                         clock uncertainty           -0.188     9.086    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618     8.468    Driver_ADC0/Clk_Division_ADC/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.358ns (40.286%)  route 2.013ns (59.714%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.689 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.741     2.645    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.576     8.689    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/C
                         clock pessimism              0.584     9.274    
                         clock uncertainty           -0.188     9.086    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618     8.468    Driver_ADC0/Clk_Division_ADC/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  5.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1_n_5
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1_n_5
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.263    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.152 r  Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.152    Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1_n_5
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.857    -0.772    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                         clock pessimism              0.235    -0.537    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.536    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.262    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.151 r  Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1_n_5
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.770    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                         clock pessimism              0.234    -0.536    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.105    -0.431    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.591    -0.535    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.261    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1_n_5
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.861    -0.768    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.105    -0.430    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.591    -0.535    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.261    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1_n_5
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.861    -0.768    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.105    -0.430    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.538    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[0]_i_1_n_5
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.856    -0.773    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.105    -0.433    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.592    -0.534    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.260    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.149 r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.149    Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1_n_5
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.862    -0.767    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.105    -0.429    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/Q
                         net (fo=2, routed)           0.154    -0.242    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]
    SLICE_X35Y14         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.197    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_4_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.132 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.132    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1_n_6
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.120 r  Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1_n_4
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[11]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Clk_Division_ADC/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.011 }
Period(ns):         10.022
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.022      7.867      BUFGCTRL_X0Y4    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.022      8.773      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.022      203.338    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X33Y38     Driver_ADC0/Clk_Division_ADC/Clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y38     Driver_ADC0/Clk_Division_ADC/Count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y38     Driver_ADC0/Clk_Division_ADC/Count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y38     Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y38     Driver_ADC0/Clk_Division_ADC/Count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X33Y38     Driver_ADC0/Clk_Division_ADC/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y37     Driver_ADC0/Clk_Division_ADC/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y37     Driver_ADC0/Clk_Division_ADC/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y37     Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y5    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.098ns,  Total Violation       -0.177ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.601ns (24.670%)  route 4.889ns (75.330%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.637     5.751    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.061     5.653    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.653    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.601ns (24.670%)  route 4.889ns (75.330%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.637     5.751    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.028     5.686    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.601ns (24.877%)  route 4.835ns (75.123%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.583     5.697    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)       -0.031     5.683    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.089     5.625    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.625    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.077     5.637    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.075     5.639    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.639    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.063     5.651    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.651    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.036     5.678    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)       -0.028     5.686    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.176     5.714    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.013     5.701    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.250%)  route 0.184ns (49.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.220    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.175 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.848    -0.781    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.269    -0.512    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.120    -0.392    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.144    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X36Y29         LUT5 (Prop_lut5_I3_O)        0.045    -0.212 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.853    -0.776    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.092    -0.437    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.143    -0.258    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.213 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.853    -0.776    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091    -0.438    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.119    -0.308    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.012    -0.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.765%)  route 0.160ns (46.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.160    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X39Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.195 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X39Y31         FDSE (Hold_fdse_C_D)         0.092    -0.434    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Driver_HDMI0/H_De_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Driver_HDMI0/H_De_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.553    -0.573    Driver_HDMI0/clk_out1
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Driver_HDMI0/H_De_reg/Q
                         net (fo=2, routed)           0.177    -0.233    Driver_HDMI0/H_De
    SLICE_X18Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.188 r  Driver_HDMI0/H_De_i_1/O
                         net (fo=1, routed)           0.000    -0.188    Driver_HDMI0/H_De_i_1_n_0
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.820    -0.809    Driver_HDMI0/clk_out1
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X18Y20         FDRE (Hold_fdre_C_D)         0.120    -0.453    Driver_HDMI0/H_De_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.597%)  route 0.234ns (62.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.580    -0.546    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.234    -0.171    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X36Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.851    -0.778    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.269    -0.509    
    SLICE_X36Y27         FDSE (Hold_fdse_C_D)         0.070    -0.439    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Driver_HDMI0/V_De_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Driver_HDMI0/V_De_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.230ns (61.232%)  route 0.146ns (38.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.555    -0.571    Driver_HDMI0/clk_out1
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  Driver_HDMI0/V_De_reg/Q
                         net (fo=2, routed)           0.146    -0.298    Driver_HDMI0/V_De_reg_n_0
    SLICE_X27Y22         LUT4 (Prop_lut4_I3_O)        0.102    -0.196 r  Driver_HDMI0/V_De_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Driver_HDMI0/V_De_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.821    -0.808    Driver_HDMI0/clk_out1
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/C
                         clock pessimism              0.237    -0.571    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.107    -0.464    Driver_HDMI0/V_De_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.187ns (46.873%)  route 0.212ns (53.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.212    -0.188    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.046    -0.142 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.142    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X39Y31         FDSE (Hold_fdse_C_D)         0.107    -0.419    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y8      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y8      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y7      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y6      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y1      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y2      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y3      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y0      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y9      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y22     Driver_HDMI0/V_De_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y22     Driver_HDMI0/V_De_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y22     Driver_HDMI0/RGB_VDE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y22     Driver_HDMI0/RGB_VDE_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X1Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X1Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y46      rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y46      rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X38Y36     rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X38Y36     rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y15     Driver_HDMI0/HSync_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y15     Driver_HDMI0/HSync_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y15     Driver_HDMI0/HSync_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y15     Driver_HDMI0/HSync_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y16     Driver_HDMI0/HSync_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y16     Driver_HDMI0/HSync_Cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.186     9.084    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.466    Driver_ADC0/Clk_Division_ADC/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.186     9.084    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.466    Driver_ADC0/Clk_Division_ADC/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.186     9.084    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.466    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.186     9.084    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.466    Driver_ADC0/Clk_Division_ADC/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.186     9.089    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.471    Driver_ADC0/Clk_Division_ADC/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.186     9.089    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.471    Driver_ADC0/Clk_Division_ADC/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.186     9.089    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.471    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.186     9.089    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.471    Driver_ADC0/Clk_Division_ADC/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.358ns (40.286%)  route 2.013ns (59.714%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.689 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.741     2.645    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.576     8.689    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/C
                         clock pessimism              0.584     9.274    
                         clock uncertainty           -0.186     9.088    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618     8.470    Driver_ADC0/Clk_Division_ADC/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.358ns (40.286%)  route 2.013ns (59.714%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.689 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.741     2.645    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.576     8.689    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/C
                         clock pessimism              0.584     9.274    
                         clock uncertainty           -0.186     9.088    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618     8.470    Driver_ADC0/Clk_Division_ADC/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  5.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1_n_5
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1_n_5
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.263    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.152 r  Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.152    Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1_n_5
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.857    -0.772    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                         clock pessimism              0.235    -0.537    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.536    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.262    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.151 r  Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1_n_5
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.770    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                         clock pessimism              0.234    -0.536    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.105    -0.431    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.591    -0.535    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.261    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1_n_5
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.861    -0.768    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.105    -0.430    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.591    -0.535    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.261    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1_n_5
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.861    -0.768    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.105    -0.430    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.538    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[0]_i_1_n_5
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.856    -0.773    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.105    -0.433    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.592    -0.534    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.260    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.149 r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.149    Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1_n_5
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.862    -0.767    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.105    -0.429    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/Q
                         net (fo=2, routed)           0.154    -0.242    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]
    SLICE_X35Y14         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.197    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_4_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.132 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.132    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1_n_6
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.120 r  Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1_n_4
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[11]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.105    -0.432    Driver_ADC0/Clk_Division_ADC/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 5.011 }
Period(ns):         10.022
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.022      7.867      BUFGCTRL_X0Y4    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.022      8.773      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.022      9.022      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.022      203.338    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y18     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X33Y38     Driver_ADC0/Clk_Division_ADC/Clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y38     Driver_ADC0/Clk_Division_ADC/Count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y38     Driver_ADC0/Clk_Division_ADC/Count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y38     Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y38     Driver_ADC0/Clk_Division_ADC/Count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y11     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X35Y12     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X33Y38     Driver_ADC0/Clk_Division_ADC/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y37     Driver_ADC0/Clk_Division_ADC/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y37     Driver_ADC0/Clk_Division_ADC/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.011       4.511      SLICE_X32Y37     Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y5    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.100ns,  Total Violation       -0.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.601ns (24.670%)  route 4.889ns (75.330%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.637     5.751    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.061     5.651    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.651    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.601ns (24.670%)  route 4.889ns (75.330%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.637     5.751    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.028     5.684    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.601ns (24.877%)  route 4.835ns (75.123%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.583     5.697    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)       -0.031     5.681    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.681    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.089     5.623    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.077     5.635    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.075     5.637    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.063     5.649    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.036     5.676    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)       -0.028     5.684    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.013     5.699    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.178    -0.361    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.340    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.250%)  route 0.184ns (49.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.220    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.175 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.848    -0.781    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.269    -0.512    
                         clock uncertainty            0.178    -0.334    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.120    -0.214    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.144    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X36Y29         LUT5 (Prop_lut5_I3_O)        0.045    -0.212 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.853    -0.776    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.178    -0.351    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.092    -0.259    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.143    -0.258    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.213 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.853    -0.776    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.178    -0.351    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091    -0.260    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.119    -0.308    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.178    -0.377    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.012    -0.365    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.765%)  route 0.160ns (46.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.160    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X39Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.195 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X39Y31         FDSE (Hold_fdse_C_D)         0.092    -0.256    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Driver_HDMI0/H_De_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Driver_HDMI0/H_De_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.553    -0.573    Driver_HDMI0/clk_out1
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Driver_HDMI0/H_De_reg/Q
                         net (fo=2, routed)           0.177    -0.233    Driver_HDMI0/H_De
    SLICE_X18Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.188 r  Driver_HDMI0/H_De_i_1/O
                         net (fo=1, routed)           0.000    -0.188    Driver_HDMI0/H_De_i_1_n_0
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.820    -0.809    Driver_HDMI0/clk_out1
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.178    -0.395    
    SLICE_X18Y20         FDRE (Hold_fdre_C_D)         0.120    -0.275    Driver_HDMI0/H_De_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.597%)  route 0.234ns (62.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.580    -0.546    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.234    -0.171    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X36Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.851    -0.778    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.269    -0.509    
                         clock uncertainty            0.178    -0.331    
    SLICE_X36Y27         FDSE (Hold_fdse_C_D)         0.070    -0.261    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Driver_HDMI0/V_De_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Driver_HDMI0/V_De_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.230ns (61.232%)  route 0.146ns (38.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.555    -0.571    Driver_HDMI0/clk_out1
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  Driver_HDMI0/V_De_reg/Q
                         net (fo=2, routed)           0.146    -0.298    Driver_HDMI0/V_De_reg_n_0
    SLICE_X27Y22         LUT4 (Prop_lut4_I3_O)        0.102    -0.196 r  Driver_HDMI0/V_De_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Driver_HDMI0/V_De_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.821    -0.808    Driver_HDMI0/clk_out1
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/C
                         clock pessimism              0.237    -0.571    
                         clock uncertainty            0.178    -0.393    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.107    -0.286    Driver_HDMI0/V_De_reg
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.187ns (46.873%)  route 0.212ns (53.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.212    -0.188    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.046    -0.142 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.142    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X39Y31         FDSE (Hold_fdse_C_D)         0.107    -0.241    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.478ns (6.235%)  route 7.189ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.189     6.944    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.551     8.474    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 0.478ns (6.271%)  route 7.145ns (93.729%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.145     6.900    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.551     8.474    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.478ns (6.281%)  route 7.132ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.132     6.887    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 0.478ns (6.299%)  route 7.110ns (93.701%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.110     6.865    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.478ns (6.351%)  route 7.049ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.049     6.804    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 0.478ns (6.361%)  route 7.037ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.037     6.792    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.478ns (6.399%)  route 6.992ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.992     6.748    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.478ns (6.530%)  route 6.843ns (93.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.843     6.598    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 0.518ns (8.437%)  route 5.621ns (91.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.684    -0.735    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.217 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.621     5.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     7.852    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.456ns (7.461%)  route 5.656ns (92.539%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -0.731    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.275 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.656     5.381    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     7.852    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  2.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.141ns (5.823%)  route 2.280ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.280     1.882    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.164ns (6.773%)  route 2.257ns (93.227%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.257     1.882    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.164ns (6.760%)  route 2.262ns (93.240%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.262     1.883    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.128ns (5.389%)  route 2.247ns (94.611%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.128    -0.412 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.247     1.835    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.639    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.141ns (5.799%)  route 2.290ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.290     1.892    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.164ns (6.738%)  route 2.270ns (93.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.270     1.892    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.164ns (6.736%)  route 2.271ns (93.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.271     1.895    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.141ns (5.792%)  route 2.294ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.294     1.895    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.141ns (5.778%)  route 2.299ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.299     1.900    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.148ns (6.185%)  route 2.245ns (93.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.245     1.851    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.478ns (6.235%)  route 7.189ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.189     6.944    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.550     8.474    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 0.478ns (6.271%)  route 7.145ns (93.729%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.145     6.900    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.550     8.474    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.478ns (6.281%)  route 7.132ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.132     6.887    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 0.478ns (6.299%)  route 7.110ns (93.701%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.110     6.865    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.478ns (6.351%)  route 7.049ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.049     6.804    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 0.478ns (6.361%)  route 7.037ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.037     6.792    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.478ns (6.399%)  route 6.992ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.992     6.748    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.478ns (6.530%)  route 6.843ns (93.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.843     6.598    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 0.518ns (8.437%)  route 5.621ns (91.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.684    -0.735    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.217 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.621     5.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     7.852    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.456ns (7.461%)  route 5.656ns (92.539%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -0.731    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.275 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.656     5.381    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     7.852    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  2.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.141ns (5.823%)  route 2.280ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.280     1.882    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.164ns (6.773%)  route 2.257ns (93.227%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.257     1.882    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.164ns (6.760%)  route 2.262ns (93.240%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.262     1.883    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.128ns (5.389%)  route 2.247ns (94.611%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.128    -0.412 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.247     1.835    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.639    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.141ns (5.799%)  route 2.290ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.290     1.892    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.164ns (6.738%)  route 2.270ns (93.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.270     1.892    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.164ns (6.736%)  route 2.271ns (93.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.271     1.895    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.141ns (5.792%)  route 2.294ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.294     1.895    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.141ns (5.778%)  route 2.299ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.299     1.900    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.148ns (6.185%)  route 2.245ns (93.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.245     1.851    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.358ns (40.286%)  route 2.013ns (59.714%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.689 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.741     2.645    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.576     8.689    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/C
                         clock pessimism              0.584     9.274    
                         clock uncertainty           -0.188     9.086    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618     8.468    Driver_ADC0/Clk_Division_ADC/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.358ns (40.286%)  route 2.013ns (59.714%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.689 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.741     2.645    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.576     8.689    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/C
                         clock pessimism              0.584     9.274    
                         clock uncertainty           -0.188     9.086    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618     8.468    Driver_ADC0/Clk_Division_ADC/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  5.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1_n_5
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1_n_5
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.263    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.152 r  Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.152    Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1_n_5
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.857    -0.772    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.536    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.262    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.151 r  Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1_n_5
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.770    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.188    -0.349    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.105    -0.244    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.591    -0.535    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.261    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1_n_5
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.861    -0.768    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.188    -0.348    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.105    -0.243    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.591    -0.535    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.261    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1_n_5
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.861    -0.768    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.188    -0.348    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.105    -0.243    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.538    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[0]_i_1_n_5
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.856    -0.773    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                         clock pessimism              0.235    -0.538    
                         clock uncertainty            0.188    -0.351    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.105    -0.246    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.592    -0.534    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.260    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.149 r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.149    Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1_n_5
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.862    -0.767    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.188    -0.347    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.105    -0.242    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/Q
                         net (fo=2, routed)           0.154    -0.242    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]
    SLICE_X35Y14         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.197    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_4_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.132 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.132    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1_n_6
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.120 r  Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1_n_4
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[11]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Clk_Division_ADC/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.100ns,  Total Violation       -0.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.601ns (24.670%)  route 4.889ns (75.330%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.637     5.751    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.061     5.651    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.651    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.601ns (24.670%)  route 4.889ns (75.330%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.637     5.751    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.028     5.684    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.601ns (24.877%)  route 4.835ns (75.123%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.583     5.697    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)       -0.031     5.681    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.681    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.089     5.623    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.077     5.635    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.075     5.637    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.063     5.649    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.036     5.676    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y19         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)       -0.028     5.684    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.601ns (25.456%)  route 4.688ns (74.544%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.320 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.680    -0.739    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y26         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_61/Q
                         net (fo=1, routed)           1.028     0.746    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_3[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.870 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.582     1.452    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.576 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          0.883     2.459    Driver_ADC0/bbstub_doutb[7][2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.583 r  Driver_ADC0/i__carry_i_5/O
                         net (fo=1, routed)           0.410     2.994    Driver_HDMI0/RGB_Data3_inferred__1/i__carry_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.118 r  Driver_HDMI0/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     3.118    Wave_Generator0/rgb2dvi_i_3_0[3]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  Wave_Generator0/RGB_Data3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.083     4.601    Driver_HDMI0/rgb2dvi_i_1_0[0]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.725 f  Driver_HDMI0/rgb2dvi_i_3/O
                         net (fo=1, routed)           0.264     4.990    Driver_HDMI0/rgb2dvi_i_3_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  Driver_HDMI0/rgb2dvi_i_1/O
                         net (fo=18, routed)          0.437     5.550    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.495     5.320    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X30Y20         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.570     5.890    
                         clock uncertainty           -0.178     5.712    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.013     5.699    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.178    -0.361    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.340    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.250%)  route 0.184ns (49.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.220    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.175 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.848    -0.781    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.269    -0.512    
                         clock uncertainty            0.178    -0.334    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.120    -0.214    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.144    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X36Y29         LUT5 (Prop_lut5_I3_O)        0.045    -0.212 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.853    -0.776    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.178    -0.351    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.092    -0.259    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.143    -0.258    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.213 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.853    -0.776    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.178    -0.351    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091    -0.260    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.119    -0.308    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.178    -0.377    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.012    -0.365    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.765%)  route 0.160ns (46.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.160    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X39Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.195 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X39Y31         FDSE (Hold_fdse_C_D)         0.092    -0.256    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Driver_HDMI0/H_De_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Driver_HDMI0/H_De_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.553    -0.573    Driver_HDMI0/clk_out1
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Driver_HDMI0/H_De_reg/Q
                         net (fo=2, routed)           0.177    -0.233    Driver_HDMI0/H_De
    SLICE_X18Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.188 r  Driver_HDMI0/H_De_i_1/O
                         net (fo=1, routed)           0.000    -0.188    Driver_HDMI0/H_De_i_1_n_0
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.820    -0.809    Driver_HDMI0/clk_out1
    SLICE_X18Y20         FDRE                                         r  Driver_HDMI0/H_De_reg/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.178    -0.395    
    SLICE_X18Y20         FDRE (Hold_fdre_C_D)         0.120    -0.275    Driver_HDMI0/H_De_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.597%)  route 0.234ns (62.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.580    -0.546    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.234    -0.171    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X36Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.851    -0.778    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.269    -0.509    
                         clock uncertainty            0.178    -0.331    
    SLICE_X36Y27         FDSE (Hold_fdse_C_D)         0.070    -0.261    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Driver_HDMI0/V_De_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Driver_HDMI0/V_De_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.230ns (61.232%)  route 0.146ns (38.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.555    -0.571    Driver_HDMI0/clk_out1
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  Driver_HDMI0/V_De_reg/Q
                         net (fo=2, routed)           0.146    -0.298    Driver_HDMI0/V_De_reg_n_0
    SLICE_X27Y22         LUT4 (Prop_lut4_I3_O)        0.102    -0.196 r  Driver_HDMI0/V_De_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Driver_HDMI0/V_De_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.821    -0.808    Driver_HDMI0/clk_out1
    SLICE_X27Y22         FDRE                                         r  Driver_HDMI0/V_De_reg/C
                         clock pessimism              0.237    -0.571    
                         clock uncertainty            0.178    -0.393    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.107    -0.286    Driver_HDMI0/V_De_reg
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.187ns (46.873%)  route 0.212ns (53.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.212    -0.188    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.046    -0.142 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.142    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X39Y31         FDSE (Hold_fdse_C_D)         0.107    -0.241    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.478ns (6.235%)  route 7.189ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.189     6.944    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.551     8.474    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 0.478ns (6.271%)  route 7.145ns (93.729%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.145     6.900    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.551     8.474    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.478ns (6.281%)  route 7.132ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.132     6.887    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 0.478ns (6.299%)  route 7.110ns (93.701%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.110     6.865    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.478ns (6.351%)  route 7.049ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.049     6.804    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 0.478ns (6.361%)  route 7.037ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.037     6.792    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.478ns (6.399%)  route 6.992ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.992     6.748    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.478ns (6.530%)  route 6.843ns (93.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.843     6.598    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 0.518ns (8.437%)  route 5.621ns (91.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.684    -0.735    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.217 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.621     5.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     7.852    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.456ns (7.461%)  route 5.656ns (92.539%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -0.731    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.275 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.656     5.381    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     7.852    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  2.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.141ns (5.823%)  route 2.280ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.280     1.882    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.164ns (6.773%)  route 2.257ns (93.227%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.257     1.882    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.164ns (6.760%)  route 2.262ns (93.240%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.262     1.883    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.128ns (5.389%)  route 2.247ns (94.611%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.128    -0.412 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.247     1.835    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.639    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.141ns (5.799%)  route 2.290ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.290     1.892    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.164ns (6.738%)  route 2.270ns (93.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.270     1.892    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.164ns (6.736%)  route 2.271ns (93.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.271     1.895    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.141ns (5.792%)  route 2.294ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.294     1.895    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.141ns (5.778%)  route 2.299ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.299     1.900    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.148ns (6.185%)  route 2.245ns (93.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.245     1.851    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.478ns (6.235%)  route 7.189ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.189     6.944    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.550     8.474    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 0.478ns (6.271%)  route 7.145ns (93.729%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.145     6.900    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.550     8.474    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.478ns (6.281%)  route 7.132ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.132     6.887    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 0.478ns (6.299%)  route 7.110ns (93.701%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.110     6.865    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.478ns (6.351%)  route 7.049ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.049     6.804    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 0.478ns (6.361%)  route 7.037ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.037     6.792    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.478ns (6.399%)  route 6.992ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.992     6.748    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.478ns (6.530%)  route 6.843ns (93.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.843     6.598    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 0.518ns (8.437%)  route 5.621ns (91.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.684    -0.735    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.217 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.621     5.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     7.852    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.456ns (7.461%)  route 5.656ns (92.539%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -0.731    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.275 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.656     5.381    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     7.852    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  2.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.141ns (5.823%)  route 2.280ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.280     1.882    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.164ns (6.773%)  route 2.257ns (93.227%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.257     1.882    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.164ns (6.760%)  route 2.262ns (93.240%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.262     1.883    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.128ns (5.389%)  route 2.247ns (94.611%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.128    -0.412 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.247     1.835    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.639    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.141ns (5.799%)  route 2.290ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.290     1.892    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.164ns (6.738%)  route 2.270ns (93.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.270     1.892    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.164ns (6.736%)  route 2.271ns (93.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.271     1.895    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.141ns (5.792%)  route 2.294ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.294     1.895    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.141ns (5.778%)  route 2.299ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.299     1.900    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.148ns (6.185%)  route 2.245ns (93.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.245     1.851    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.358ns (39.081%)  route 2.117ns (60.919%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.685 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.845     2.749    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.572     8.685    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/C
                         clock pessimism              0.584     9.270    
                         clock uncertainty           -0.188     9.082    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.618     8.464    Driver_ADC0/Clk_Division_ADC/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.358ns (39.122%)  route 2.113ns (60.878%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.690 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.841     2.745    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.577     8.690    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/C
                         clock pessimism              0.584     9.275    
                         clock uncertainty           -0.188     9.087    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.618     8.469    Driver_ADC0/Clk_Division_ADC/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.358ns (40.286%)  route 2.013ns (59.714%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.689 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.741     2.645    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.576     8.689    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/C
                         clock pessimism              0.584     9.274    
                         clock uncertainty           -0.188     9.086    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618     8.468    Driver_ADC0/Clk_Division_ADC/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.358ns (40.286%)  route 2.013ns (59.714%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.689 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.693    -0.726    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.270 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.272     1.002    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.126 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.126    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.676 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.676    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.904 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.741     2.645    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          1.576     8.689    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/C
                         clock pessimism              0.584     9.274    
                         clock uncertainty           -0.188     9.086    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618     8.468    Driver_ADC0/Clk_Division_ADC/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  5.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1_n_5
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1_n_5
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.263    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.152 r  Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.152    Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1_n_5
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.857    -0.772    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.536    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.262    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.151 r  Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1_n_5
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.770    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y37         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.188    -0.349    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.105    -0.244    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.591    -0.535    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.261    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1_n_5
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.861    -0.768    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y38         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.188    -0.348    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.105    -0.243    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.591    -0.535    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.261    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1_n_5
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.861    -0.768    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y39         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.188    -0.348    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.105    -0.243    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.538    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.153 r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Driver_ADC0/Clk_Division_ADC/Count_reg[0]_i_1_n_5
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.856    -0.773    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                         clock pessimism              0.235    -0.538    
                         clock uncertainty            0.188    -0.351    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.105    -0.246    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.592    -0.534    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.260    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.149 r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.149    Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1_n_5
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.862    -0.767    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y40         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.188    -0.347    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.105    -0.242    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/Q
                         net (fo=2, routed)           0.154    -0.242    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]
    SLICE_X35Y14         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.197    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_4_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.132 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.132    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1_n_6
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X35Y14         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.537    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.264    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.120 r  Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1_n_4
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.771    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X32Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[11]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.188    -0.350    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.105    -0.245    Driver_ADC0/Clk_Division_ADC/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.178     5.755    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.176     5.757    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.223    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.176     5.757    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.223    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.176     5.757    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.223    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.176     5.757    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.223    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=264, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





