Info (10281): Verilog HDL Declaration information at mult4.sv(8): object "PP0" differs only in case from object "pp0" in the same scope File: D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv Line: 8
Info (10281): Verilog HDL Declaration information at mult4.sv(8): object "PP1" differs only in case from object "pp1" in the same scope File: D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv Line: 8
Info (10281): Verilog HDL Declaration information at mult4.sv(8): object "PP2" differs only in case from object "pp2" in the same scope File: D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv Line: 8
Info (10281): Verilog HDL Declaration information at mult4.sv(8): object "PP3" differs only in case from object "pp3" in the same scope File: D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv Line: 8
Warning (10268): Verilog HDL information at counter26bit.sv(26): always construct contains both blocking and non-blocking assignments File: D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/counter26bit.sv Line: 26
