ARM GAS  /tmp/ccZlH5Sp.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"stm32l0xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	2
  19              		.global	NMI_Handler
  20              		.code	16
  21              		.thumb_func
  23              	NMI_Handler:
  24              	.LFB36:
  25              		.file 1 "Src/stm32l0xx_it.c"
   1:Src/stm32l0xx_it.c **** /**
   2:Src/stm32l0xx_it.c ****   ******************************************************************************
   3:Src/stm32l0xx_it.c ****   * @file    stm32l0xx_it.c
   4:Src/stm32l0xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32l0xx_it.c ****   ******************************************************************************
   6:Src/stm32l0xx_it.c ****   *
   7:Src/stm32l0xx_it.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
   8:Src/stm32l0xx_it.c ****   *
   9:Src/stm32l0xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32l0xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32l0xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32l0xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32l0xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32l0xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32l0xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32l0xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32l0xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32l0xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32l0xx_it.c ****   *
  20:Src/stm32l0xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32l0xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32l0xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32l0xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32l0xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32l0xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32l0xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32l0xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32l0xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32l0xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/stm32l0xx_it.c ****   *
  31:Src/stm32l0xx_it.c ****   ******************************************************************************
  32:Src/stm32l0xx_it.c ****   */
  33:Src/stm32l0xx_it.c **** /* Includes ------------------------------------------------------------------*/
ARM GAS  /tmp/ccZlH5Sp.s 			page 2


  34:Src/stm32l0xx_it.c **** #include "stm32l0xx_hal.h"
  35:Src/stm32l0xx_it.c **** #include "stm32l0xx.h"
  36:Src/stm32l0xx_it.c **** #include "stm32l0xx_it.h"
  37:Src/stm32l0xx_it.c **** 
  38:Src/stm32l0xx_it.c **** /* USER CODE BEGIN 0 */
  39:Src/stm32l0xx_it.c **** 
  40:Src/stm32l0xx_it.c **** /* USER CODE END 0 */
  41:Src/stm32l0xx_it.c **** 
  42:Src/stm32l0xx_it.c **** /* External variables --------------------------------------------------------*/
  43:Src/stm32l0xx_it.c **** 
  44:Src/stm32l0xx_it.c **** /******************************************************************************/
  45:Src/stm32l0xx_it.c **** /*            Cortex-M0+ Processor Interruption and Exception Handlers         */ 
  46:Src/stm32l0xx_it.c **** /******************************************************************************/
  47:Src/stm32l0xx_it.c **** 
  48:Src/stm32l0xx_it.c **** /**
  49:Src/stm32l0xx_it.c **** * @brief This function handles Non maskable Interrupt.
  50:Src/stm32l0xx_it.c **** */
  51:Src/stm32l0xx_it.c **** void NMI_Handler(void)
  52:Src/stm32l0xx_it.c **** {
  26              		.loc 1 52 0
  27              		.cfi_startproc
  53:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  54:Src/stm32l0xx_it.c **** 
  55:Src/stm32l0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  56:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  57:Src/stm32l0xx_it.c **** 
  58:Src/stm32l0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  59:Src/stm32l0xx_it.c **** }
  28              		.loc 1 59 0
  29              		@ sp needed
  30 0000 7047     		bx	lr
  31              		.cfi_endproc
  32              	.LFE36:
  34 0002 C046     		.section	.text.HardFault_Handler,"ax",%progbits
  35              		.align	2
  36              		.global	HardFault_Handler
  37              		.code	16
  38              		.thumb_func
  40              	HardFault_Handler:
  41              	.LFB37:
  60:Src/stm32l0xx_it.c **** 
  61:Src/stm32l0xx_it.c **** /**
  62:Src/stm32l0xx_it.c **** * @brief This function handles Hard fault interrupt.
  63:Src/stm32l0xx_it.c **** */
  64:Src/stm32l0xx_it.c **** void HardFault_Handler(void)
  65:Src/stm32l0xx_it.c **** {
  42              		.loc 1 65 0
  43              		.cfi_startproc
  44              	.L3:
  66:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  67:Src/stm32l0xx_it.c **** 
  68:Src/stm32l0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  69:Src/stm32l0xx_it.c ****   while (1)
  70:Src/stm32l0xx_it.c ****   {
  71:Src/stm32l0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  72:Src/stm32l0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  73:Src/stm32l0xx_it.c ****   }
ARM GAS  /tmp/ccZlH5Sp.s 			page 3


  45              		.loc 1 73 0 discriminator 1
  46 0000 FEE7     		b	.L3
  47              		.cfi_endproc
  48              	.LFE37:
  50 0002 C046     		.section	.text.SVC_Handler,"ax",%progbits
  51              		.align	2
  52              		.global	SVC_Handler
  53              		.code	16
  54              		.thumb_func
  56              	SVC_Handler:
  57              	.LFB38:
  74:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 1 */
  75:Src/stm32l0xx_it.c **** 
  76:Src/stm32l0xx_it.c ****   /* USER CODE END HardFault_IRQn 1 */
  77:Src/stm32l0xx_it.c **** }
  78:Src/stm32l0xx_it.c **** 
  79:Src/stm32l0xx_it.c **** /**
  80:Src/stm32l0xx_it.c **** * @brief This function handles System service call via SWI instruction.
  81:Src/stm32l0xx_it.c **** */
  82:Src/stm32l0xx_it.c **** void SVC_Handler(void)
  83:Src/stm32l0xx_it.c **** {
  58              		.loc 1 83 0
  59              		.cfi_startproc
  84:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
  85:Src/stm32l0xx_it.c **** 
  86:Src/stm32l0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
  87:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
  88:Src/stm32l0xx_it.c **** 
  89:Src/stm32l0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
  90:Src/stm32l0xx_it.c **** }
  60              		.loc 1 90 0
  61              		@ sp needed
  62 0000 7047     		bx	lr
  63              		.cfi_endproc
  64              	.LFE38:
  66 0002 C046     		.section	.text.PendSV_Handler,"ax",%progbits
  67              		.align	2
  68              		.global	PendSV_Handler
  69              		.code	16
  70              		.thumb_func
  72              	PendSV_Handler:
  73              	.LFB39:
  91:Src/stm32l0xx_it.c **** 
  92:Src/stm32l0xx_it.c **** /**
  93:Src/stm32l0xx_it.c **** * @brief This function handles Pendable request for system service.
  94:Src/stm32l0xx_it.c **** */
  95:Src/stm32l0xx_it.c **** void PendSV_Handler(void)
  96:Src/stm32l0xx_it.c **** {
  74              		.loc 1 96 0
  75              		.cfi_startproc
  97:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
  98:Src/stm32l0xx_it.c **** 
  99:Src/stm32l0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 100:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 101:Src/stm32l0xx_it.c **** 
 102:Src/stm32l0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 103:Src/stm32l0xx_it.c **** }
ARM GAS  /tmp/ccZlH5Sp.s 			page 4


  76              		.loc 1 103 0
  77              		@ sp needed
  78 0000 7047     		bx	lr
  79              		.cfi_endproc
  80              	.LFE39:
  82 0002 C046     		.section	.text.SysTick_Handler,"ax",%progbits
  83              		.align	2
  84              		.global	SysTick_Handler
  85              		.code	16
  86              		.thumb_func
  88              	SysTick_Handler:
  89              	.LFB40:
 104:Src/stm32l0xx_it.c **** 
 105:Src/stm32l0xx_it.c **** /**
 106:Src/stm32l0xx_it.c **** * @brief This function handles System tick timer.
 107:Src/stm32l0xx_it.c **** */
 108:Src/stm32l0xx_it.c **** void SysTick_Handler(void)
 109:Src/stm32l0xx_it.c **** {
  90              		.loc 1 109 0
  91              		.cfi_startproc
  92 0000 08B5     		push	{r3, lr}
  93              	.LCFI0:
  94              		.cfi_def_cfa_offset 8
  95              		.cfi_offset 3, -8
  96              		.cfi_offset 14, -4
 110:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 111:Src/stm32l0xx_it.c **** 
 112:Src/stm32l0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 113:Src/stm32l0xx_it.c ****   HAL_IncTick();
  97              		.loc 1 113 0
  98 0002 FFF7FEFF 		bl	HAL_IncTick
  99              	.LVL0:
 114:Src/stm32l0xx_it.c ****   HAL_SYSTICK_IRQHandler();
 100              		.loc 1 114 0
 101 0006 FFF7FEFF 		bl	HAL_SYSTICK_IRQHandler
 102              	.LVL1:
 115:Src/stm32l0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 116:Src/stm32l0xx_it.c **** 
 117:Src/stm32l0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 118:Src/stm32l0xx_it.c **** }
 103              		.loc 1 118 0
 104              		@ sp needed
 105 000a 08BD     		pop	{r3, pc}
 106              		.cfi_endproc
 107              	.LFE40:
 109              		.text
 110              	.Letext0:
 111              		.file 2 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 112              		.file 3 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h"
ARM GAS  /tmp/ccZlH5Sp.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_it.c
     /tmp/ccZlH5Sp.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccZlH5Sp.s:23     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccZlH5Sp.s:35     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccZlH5Sp.s:40     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccZlH5Sp.s:51     .text.SVC_Handler:0000000000000000 $t
     /tmp/ccZlH5Sp.s:56     .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccZlH5Sp.s:67     .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccZlH5Sp.s:72     .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccZlH5Sp.s:83     .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccZlH5Sp.s:88     .text.SysTick_Handler:0000000000000000 SysTick_Handler
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_SYSTICK_IRQHandler
