#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23d9b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23d9d20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23e4b60 .functor NOT 1, L_0x240f240, C4<0>, C4<0>, C4<0>;
L_0x240efa0 .functor XOR 1, L_0x240ee40, L_0x240ef00, C4<0>, C4<0>;
L_0x240f130 .functor XOR 1, L_0x240efa0, L_0x240f060, C4<0>, C4<0>;
v0x240b3f0_0 .net *"_ivl_10", 0 0, L_0x240f060;  1 drivers
v0x240b4f0_0 .net *"_ivl_12", 0 0, L_0x240f130;  1 drivers
v0x240b5d0_0 .net *"_ivl_2", 0 0, L_0x240d3e0;  1 drivers
v0x240b690_0 .net *"_ivl_4", 0 0, L_0x240ee40;  1 drivers
v0x240b770_0 .net *"_ivl_6", 0 0, L_0x240ef00;  1 drivers
v0x240b8a0_0 .net *"_ivl_8", 0 0, L_0x240efa0;  1 drivers
v0x240b980_0 .net "a", 0 0, v0x2408390_0;  1 drivers
v0x240ba20_0 .net "b", 0 0, v0x2408430_0;  1 drivers
v0x240bac0_0 .net "c", 0 0, v0x24084d0_0;  1 drivers
v0x240bb60_0 .var "clk", 0 0;
v0x240bc00_0 .net "d", 0 0, v0x2408610_0;  1 drivers
v0x240bca0_0 .net "q_dut", 0 0, L_0x240ebb0;  1 drivers
v0x240bd40_0 .net "q_ref", 0 0, L_0x23e4bd0;  1 drivers
v0x240bde0_0 .var/2u "stats1", 159 0;
v0x240be80_0 .var/2u "strobe", 0 0;
v0x240bf20_0 .net "tb_match", 0 0, L_0x240f240;  1 drivers
v0x240bfe0_0 .net "tb_mismatch", 0 0, L_0x23e4b60;  1 drivers
v0x240c0a0_0 .net "wavedrom_enable", 0 0, v0x2408700_0;  1 drivers
v0x240c140_0 .net "wavedrom_title", 511 0, v0x24087a0_0;  1 drivers
L_0x240d3e0 .concat [ 1 0 0 0], L_0x23e4bd0;
L_0x240ee40 .concat [ 1 0 0 0], L_0x23e4bd0;
L_0x240ef00 .concat [ 1 0 0 0], L_0x240ebb0;
L_0x240f060 .concat [ 1 0 0 0], L_0x23e4bd0;
L_0x240f240 .cmp/eeq 1, L_0x240d3e0, L_0x240f130;
S_0x23d9eb0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x23d9d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23c5ea0 .functor OR 1, v0x2408390_0, v0x2408430_0, C4<0>, C4<0>;
L_0x23da610 .functor OR 1, v0x24084d0_0, v0x2408610_0, C4<0>, C4<0>;
L_0x23e4bd0 .functor AND 1, L_0x23c5ea0, L_0x23da610, C4<1>, C4<1>;
v0x23e4dd0_0 .net *"_ivl_0", 0 0, L_0x23c5ea0;  1 drivers
v0x23e4e70_0 .net *"_ivl_2", 0 0, L_0x23da610;  1 drivers
v0x23c5ff0_0 .net "a", 0 0, v0x2408390_0;  alias, 1 drivers
v0x23c6090_0 .net "b", 0 0, v0x2408430_0;  alias, 1 drivers
v0x2407810_0 .net "c", 0 0, v0x24084d0_0;  alias, 1 drivers
v0x2407920_0 .net "d", 0 0, v0x2408610_0;  alias, 1 drivers
v0x24079e0_0 .net "q", 0 0, L_0x23e4bd0;  alias, 1 drivers
S_0x2407b40 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x23d9d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2408390_0 .var "a", 0 0;
v0x2408430_0 .var "b", 0 0;
v0x24084d0_0 .var "c", 0 0;
v0x2408570_0 .net "clk", 0 0, v0x240bb60_0;  1 drivers
v0x2408610_0 .var "d", 0 0;
v0x2408700_0 .var "wavedrom_enable", 0 0;
v0x24087a0_0 .var "wavedrom_title", 511 0;
E_0x23d4b30/0 .event negedge, v0x2408570_0;
E_0x23d4b30/1 .event posedge, v0x2408570_0;
E_0x23d4b30 .event/or E_0x23d4b30/0, E_0x23d4b30/1;
E_0x23d4d80 .event posedge, v0x2408570_0;
E_0x23be9f0 .event negedge, v0x2408570_0;
S_0x2407e90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2407b40;
 .timescale -12 -12;
v0x2408090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2408190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2407b40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2408900 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x23d9d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x240c470 .functor NOT 1, v0x2408430_0, C4<0>, C4<0>, C4<0>;
L_0x240c500 .functor AND 1, v0x2408390_0, L_0x240c470, C4<1>, C4<1>;
L_0x240c590 .functor NOT 1, v0x24084d0_0, C4<0>, C4<0>, C4<0>;
L_0x240c600 .functor AND 1, L_0x240c500, L_0x240c590, C4<1>, C4<1>;
L_0x240c6f0 .functor AND 1, L_0x240c600, v0x2408610_0, C4<1>, C4<1>;
L_0x240c7b0 .functor NOT 1, v0x2408390_0, C4<0>, C4<0>, C4<0>;
L_0x240c860 .functor AND 1, L_0x240c7b0, v0x2408430_0, C4<1>, C4<1>;
L_0x240c920 .functor NOT 1, v0x24084d0_0, C4<0>, C4<0>, C4<0>;
L_0x240c9e0 .functor AND 1, L_0x240c860, L_0x240c920, C4<1>, C4<1>;
L_0x240caf0 .functor AND 1, L_0x240c9e0, v0x2408610_0, C4<1>, C4<1>;
L_0x240cc10 .functor OR 1, L_0x240c6f0, L_0x240caf0, C4<0>, C4<0>;
L_0x240ccd0 .functor NOT 1, v0x2408390_0, C4<0>, C4<0>, C4<0>;
L_0x240cdb0 .functor AND 1, L_0x240ccd0, v0x2408430_0, C4<1>, C4<1>;
L_0x240ce70 .functor AND 1, L_0x240cdb0, v0x24084d0_0, C4<1>, C4<1>;
L_0x240cd40 .functor NOT 1, v0x2408610_0, C4<0>, C4<0>, C4<0>;
L_0x240cfb0 .functor AND 1, L_0x240ce70, L_0x240cd40, C4<1>, C4<1>;
L_0x240d150 .functor OR 1, L_0x240cc10, L_0x240cfb0, C4<0>, C4<0>;
L_0x240d260 .functor NOT 1, v0x2408430_0, C4<0>, C4<0>, C4<0>;
L_0x240d480 .functor AND 1, v0x2408390_0, L_0x240d260, C4<1>, C4<1>;
L_0x240d650 .functor AND 1, L_0x240d480, v0x24084d0_0, C4<1>, C4<1>;
L_0x240d8d0 .functor AND 1, L_0x240d650, v0x2408610_0, C4<1>, C4<1>;
L_0x240daa0 .functor OR 1, L_0x240d150, L_0x240d8d0, C4<0>, C4<0>;
L_0x240dc70 .functor AND 1, v0x2408390_0, v0x2408430_0, C4<1>, C4<1>;
L_0x240dce0 .functor NOT 1, v0x24084d0_0, C4<0>, C4<0>, C4<0>;
L_0x240de20 .functor AND 1, L_0x240dc70, L_0x240dce0, C4<1>, C4<1>;
L_0x240df30 .functor AND 1, L_0x240de20, v0x2408610_0, C4<1>, C4<1>;
L_0x240e0d0 .functor OR 1, L_0x240daa0, L_0x240df30, C4<0>, C4<0>;
L_0x240e1e0 .functor AND 1, v0x2408390_0, v0x2408430_0, C4<1>, C4<1>;
L_0x240e340 .functor AND 1, L_0x240e1e0, v0x24084d0_0, C4<1>, C4<1>;
L_0x240e400 .functor NOT 1, v0x2408610_0, C4<0>, C4<0>, C4<0>;
L_0x240e570 .functor AND 1, L_0x240e340, L_0x240e400, C4<1>, C4<1>;
L_0x240e680 .functor OR 1, L_0x240e0d0, L_0x240e570, C4<0>, C4<0>;
L_0x240e8a0 .functor AND 1, v0x2408390_0, v0x2408430_0, C4<1>, C4<1>;
L_0x240e910 .functor AND 1, L_0x240e8a0, v0x24084d0_0, C4<1>, C4<1>;
L_0x240eaf0 .functor AND 1, L_0x240e910, v0x2408610_0, C4<1>, C4<1>;
L_0x240ebb0 .functor OR 1, L_0x240e680, L_0x240eaf0, C4<0>, C4<0>;
v0x2408bf0_0 .net *"_ivl_0", 0 0, L_0x240c470;  1 drivers
v0x2408cd0_0 .net *"_ivl_10", 0 0, L_0x240c7b0;  1 drivers
v0x2408db0_0 .net *"_ivl_12", 0 0, L_0x240c860;  1 drivers
v0x2408ea0_0 .net *"_ivl_14", 0 0, L_0x240c920;  1 drivers
v0x2408f80_0 .net *"_ivl_16", 0 0, L_0x240c9e0;  1 drivers
v0x24090b0_0 .net *"_ivl_18", 0 0, L_0x240caf0;  1 drivers
v0x2409190_0 .net *"_ivl_2", 0 0, L_0x240c500;  1 drivers
v0x2409270_0 .net *"_ivl_20", 0 0, L_0x240cc10;  1 drivers
v0x2409350_0 .net *"_ivl_22", 0 0, L_0x240ccd0;  1 drivers
v0x2409430_0 .net *"_ivl_24", 0 0, L_0x240cdb0;  1 drivers
v0x2409510_0 .net *"_ivl_26", 0 0, L_0x240ce70;  1 drivers
v0x24095f0_0 .net *"_ivl_28", 0 0, L_0x240cd40;  1 drivers
v0x24096d0_0 .net *"_ivl_30", 0 0, L_0x240cfb0;  1 drivers
v0x24097b0_0 .net *"_ivl_32", 0 0, L_0x240d150;  1 drivers
v0x2409890_0 .net *"_ivl_34", 0 0, L_0x240d260;  1 drivers
v0x2409970_0 .net *"_ivl_36", 0 0, L_0x240d480;  1 drivers
v0x2409a50_0 .net *"_ivl_38", 0 0, L_0x240d650;  1 drivers
v0x2409b30_0 .net *"_ivl_4", 0 0, L_0x240c590;  1 drivers
v0x2409c10_0 .net *"_ivl_40", 0 0, L_0x240d8d0;  1 drivers
v0x2409cf0_0 .net *"_ivl_42", 0 0, L_0x240daa0;  1 drivers
v0x2409dd0_0 .net *"_ivl_44", 0 0, L_0x240dc70;  1 drivers
v0x2409eb0_0 .net *"_ivl_46", 0 0, L_0x240dce0;  1 drivers
v0x2409f90_0 .net *"_ivl_48", 0 0, L_0x240de20;  1 drivers
v0x240a070_0 .net *"_ivl_50", 0 0, L_0x240df30;  1 drivers
v0x240a150_0 .net *"_ivl_52", 0 0, L_0x240e0d0;  1 drivers
v0x240a230_0 .net *"_ivl_54", 0 0, L_0x240e1e0;  1 drivers
v0x240a310_0 .net *"_ivl_56", 0 0, L_0x240e340;  1 drivers
v0x240a3f0_0 .net *"_ivl_58", 0 0, L_0x240e400;  1 drivers
v0x240a4d0_0 .net *"_ivl_6", 0 0, L_0x240c600;  1 drivers
v0x240a5b0_0 .net *"_ivl_60", 0 0, L_0x240e570;  1 drivers
v0x240a690_0 .net *"_ivl_62", 0 0, L_0x240e680;  1 drivers
v0x240a770_0 .net *"_ivl_64", 0 0, L_0x240e8a0;  1 drivers
v0x240a850_0 .net *"_ivl_66", 0 0, L_0x240e910;  1 drivers
v0x240ab40_0 .net *"_ivl_68", 0 0, L_0x240eaf0;  1 drivers
v0x240ac20_0 .net *"_ivl_8", 0 0, L_0x240c6f0;  1 drivers
v0x240ad00_0 .net "a", 0 0, v0x2408390_0;  alias, 1 drivers
v0x240ada0_0 .net "b", 0 0, v0x2408430_0;  alias, 1 drivers
v0x240ae90_0 .net "c", 0 0, v0x24084d0_0;  alias, 1 drivers
v0x240af80_0 .net "d", 0 0, v0x2408610_0;  alias, 1 drivers
v0x240b070_0 .net "q", 0 0, L_0x240ebb0;  alias, 1 drivers
S_0x240b1d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x23d9d20;
 .timescale -12 -12;
E_0x23d48d0 .event anyedge, v0x240be80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x240be80_0;
    %nor/r;
    %assign/vec4 v0x240be80_0, 0;
    %wait E_0x23d48d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2407b40;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2408610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24084d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2408430_0, 0;
    %assign/vec4 v0x2408390_0, 0;
    %wait E_0x23be9f0;
    %wait E_0x23d4d80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2408610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24084d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2408430_0, 0;
    %assign/vec4 v0x2408390_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d4b30;
    %load/vec4 v0x2408390_0;
    %load/vec4 v0x2408430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24084d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2408610_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2408610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24084d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2408430_0, 0;
    %assign/vec4 v0x2408390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2408190;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d4b30;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2408610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24084d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2408430_0, 0;
    %assign/vec4 v0x2408390_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23d9d20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240be80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23d9d20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x240bb60_0;
    %inv;
    %store/vec4 v0x240bb60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23d9d20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2408570_0, v0x240bfe0_0, v0x240b980_0, v0x240ba20_0, v0x240bac0_0, v0x240bc00_0, v0x240bd40_0, v0x240bca0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23d9d20;
T_7 ;
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23d9d20;
T_8 ;
    %wait E_0x23d4b30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240bde0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240bde0_0, 4, 32;
    %load/vec4 v0x240bf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240bde0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240bde0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240bde0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x240bd40_0;
    %load/vec4 v0x240bd40_0;
    %load/vec4 v0x240bca0_0;
    %xor;
    %load/vec4 v0x240bd40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240bde0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x240bde0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240bde0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/circuit3/iter1/response4/top_module.sv";
