
---------- Begin Simulation Statistics ----------
simSeconds                                   0.067294                       # Number of seconds simulated (Second)
simTicks                                  67293774198                       # Number of ticks simulated (Tick)
finalTick                                 67293774198                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     40.17                       # Real time elapsed on the host (Second)
hostTickRate                               1675283537                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     755648                       # Number of bytes of host memory used (Byte)
simInsts                                      6945980                       # Number of instructions simulated (Count)
simOps                                       11051652                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   172920                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     275131                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        202083407                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              29.093577                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.034372                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        11503569                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    16527                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12981192                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1131                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               468438                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1162013                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 201                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            89914352                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.144373                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.575972                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  82528052     91.79%     91.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4330330      4.82%     96.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1407371      1.57%     98.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    999773      1.11%     99.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    481622      0.54%     99.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    112519      0.13%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     36261      0.04%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     17240      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1184      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              89914352                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4336      8.28%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      8.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     95      0.18%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      8.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  36599     69.93%     78.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  5948     11.37%     89.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              5168      9.87%     99.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              190      0.36%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       252769      1.95%      1.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7510673     57.86%     59.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        38066      0.29%     60.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         39002      0.30%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        13282      0.10%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1232      0.01%     60.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         5660      0.04%     60.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        12092      0.09%     60.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11807      0.09%     60.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        18419      0.14%     60.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1228      0.01%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3819002     29.42%     90.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1178976      9.08%     99.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        58662      0.45%     99.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        20322      0.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12981192                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.064237                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               52336                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004032                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                115626051                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11870219                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        11181880                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    304152                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   118618                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           105490                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12626061                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       154698                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      6087                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         2154032                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       112169055                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2243220                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1206223                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       407714                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       110516                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          675      0.07%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        237452     25.46%     25.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       239285     25.66%     51.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          929      0.10%     51.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       423430     45.40%     96.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        20336      2.18%     98.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        10533      1.13%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         932640                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          600      1.12%      1.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          796      1.48%      2.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3197      5.96%      8.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          356      0.66%      9.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        44744     83.47%     92.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1609      3.00%     95.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2305      4.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         53607                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          157      1.05%      1.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           17      0.11%      1.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          799      5.34%      6.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          236      1.58%      8.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        12474     83.37%     91.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          496      3.32%     94.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     94.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          783      5.23%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        14962                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           75      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       236656     26.92%     26.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       236088     26.86%     53.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          573      0.07%     53.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       378685     43.08%     96.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        18727      2.13%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         8228      0.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       879032                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           75      0.54%      0.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.01%      0.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          609      4.42%      4.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          223      1.62%      6.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        11758     85.41%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          331      2.40%     94.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          769      5.59%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        13767                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       184535     19.79%     19.79% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       502490     53.88%     73.66% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       237452     25.46%     99.12% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         8163      0.88%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       932640                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7182     54.04%     54.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6030     45.37%     99.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           17      0.13%     99.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           61      0.46%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        13290                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            424105                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       246132                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             14962                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1576                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         8282                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          6680                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               932640                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7089                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  565298                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.606127                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2315                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           11462                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8163                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3299                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          675      0.07%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       237452     25.46%     25.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       239285     25.66%     51.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          929      0.10%     51.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       423430     45.40%     96.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        20336      2.18%     98.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        10533      1.13%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       932640                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          208      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       237452     64.64%     64.70% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1092      0.30%     64.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          928      0.25%     65.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       116466     31.71%     96.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          663      0.18%     97.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     97.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        10533      2.87%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        367342                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          799     11.27%     11.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         5794     81.73%     93.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          496      7.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7089                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          799     11.27%     11.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         5794     81.73%     93.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          496      7.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7089                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  67293774198                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        11462                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         8163                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3299                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1019                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        12481                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               241010                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 241005                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               4349                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 236656                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              236654                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          468405                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           16326                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17863                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     89843675                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.123010                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.788204                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        86248370     96.00%     96.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1630042      1.81%     97.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          394172      0.44%     98.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          511270      0.57%     98.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          106259      0.12%     98.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          110448      0.12%     99.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          144207      0.16%     99.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          334318      0.37%     99.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          364589      0.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     89843675                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       10422                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                236661                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       242600      2.20%      2.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7299374     66.05%     68.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        38061      0.34%     68.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        36069      0.33%     68.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        12642      0.11%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.01%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         5660      0.05%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        11392      0.10%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        11728      0.11%     69.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        18252      0.17%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          813      0.01%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2172870     19.66%     89.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1166058     10.55%     99.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     11051652                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        364589                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              6945980                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               11051652                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        6945980                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         11051652                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 29.093577                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.034372                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3373829                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             103058                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          10735306                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2188020                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1185809                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       242600      2.20%      2.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7299374     66.05%     68.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        38061      0.34%     68.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        36069      0.33%     68.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        12642      0.11%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.01%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         5660      0.05%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        11392      0.10%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        11728      0.11%     69.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        18252      0.17%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          813      0.01%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2172870     19.66%     89.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1166058     10.55%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     11051652                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       879032                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       633500                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       245457                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       378685                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       500272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       236661                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       236656                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 84361481                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3622532                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1756745                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                154984                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  18610                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               496426                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1425                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               11545610                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7130                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            12975105                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           889686                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3877334                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1199182                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.064207                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2590244                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3576293                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         132200                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         77906                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      15510365                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      8576373                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           5076516                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      6654031                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             748105                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5411333                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   39930                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 6481                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         27317                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        36758                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    927742                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12255                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           89914352                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.129446                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.943005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 87942986     97.81%     97.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   135288      0.15%     97.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   213695      0.24%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   112983      0.13%     98.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   191703      0.21%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    30774      0.03%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   218238      0.24%     98.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    42149      0.05%     98.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1026536      1.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             89914352                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               7301355                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.036130                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             932640                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.004615                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     84412498                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     18610                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2298002                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   278242                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               11520096                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   25                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2243220                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1206223                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  5975                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1042                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   226946                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            305                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6852                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11342                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18194                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 11292906                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                11287370                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7541275                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11621069                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.055855                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.648931                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      629377                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   55200                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 305                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  20414                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   16                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1164325                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            158.296663                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           142.338689                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 628496     28.72%     28.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               252633     11.55%     40.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                68275      3.12%     43.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                20798      0.95%     44.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 4232      0.19%     44.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                228      0.01%     44.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 37      0.00%     44.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 32      0.00%     44.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  6      0.00%     44.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 22      0.00%     44.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 11      0.00%     44.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              53941      2.47%     47.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              16421      0.75%     47.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              60589      2.77%     50.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              68942      3.15%     53.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             237895     10.87%     64.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              21734      0.99%     65.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              86859      3.97%     69.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              15663      0.72%     70.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              57307      2.62%     72.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             157537      7.20%     80.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              31643      1.45%     81.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              62299      2.85%     84.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              49767      2.27%     86.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              67856      3.10%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           224797     10.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2238516                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1199202                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2227                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       194                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67293774198                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  932109                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      4699                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67293774198                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  67293774198                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  18610                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 84415783                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2845269                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         144576                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1853682                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                636432                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               11531314                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   585                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 459880                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  16606                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 157005                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               5                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            18650464                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    37657185                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14240431                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    141984                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              17576782                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1073673                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     753                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 743                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    988973                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        100993319                       # The number of ROB reads (Count)
system.cpu.rob.writes                        23110871                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6945980                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11051652                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    69                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.mem_ctrl.avgPriority_cpu.inst::samples   1855264.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1277697.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000022500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.057451193562                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1268                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1268                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              5961922                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               19321                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2534542                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1185819                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3462349                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1185824                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  349792                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1165420                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        3.52                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 159093                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  13803                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 485866                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                 948323                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                1855264                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                   856                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                  1099                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                112801                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1071068                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   754841                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   885704                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   764893                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   319226                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   225071                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    71727                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    51537                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    20292                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    12758                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     2678                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     798                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     515                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     326                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     238                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     218                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     229                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                     164                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                     144                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     153                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     411                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     151                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     167                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                     161                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                      86                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                      37                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     875                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1141                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1346                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1320                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1301                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1317                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1315                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1316                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1298                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1299                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1301                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1279                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1279                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1268                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2454.660095                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   15720.805736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191          1256     99.05%     99.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::90112-98303            1      0.08%     99.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::155648-163839            4      0.32%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::163840-172031            3      0.24%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::172032-180223            4      0.32%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1268                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1268                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.074132                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.068069                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.467602                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1236     97.48%     97.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4      0.32%     97.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                27      2.13%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1268                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 11193344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 69084893                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               9022785                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1026616411.74605465                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               134080531.33492044                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    67293676000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       18087.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     59368448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7376077                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       151281                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 882227943.187119483948                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 109610095.256318971515                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 2248068.291650316212                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1855264                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1607085                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      1185824                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  68882448786                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  70269715358                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 1772098641230                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     37128.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     43724.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1494402.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     59368384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      9716445                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        69084829                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     59368384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     59368384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        927631                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1606910                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2534541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       882226992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       144388469                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1026615461                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    882226992                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      882226992                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      134080531                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         134080531                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      882226992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      278469000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1160695992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3112557                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                20382                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        165443                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        349753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        420962                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        366252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        166783                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        816713                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        101453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        725198                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4991                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          9133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           888                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              69119631644                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            23344177500                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        139152164144                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 22206.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                7500.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            44706.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              2472388                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               17472                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       643071                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   155.897535                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    94.314055                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   163.146556                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-63       212374     33.02%     33.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127       166783     25.94%     58.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191        76990     11.97%     70.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255        44012      6.84%     77.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319        28183      4.38%     82.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383         9790      1.52%     83.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447        13900      2.16%     85.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511         7115      1.11%     86.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575        83924     13.05%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       643071                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           99601824                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          652224                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1480.104589                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 9.692189                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    34.92                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                34.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.23                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.47                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67293774198                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     1956203874.785773                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     689096363.155159                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    5346328651.608151                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   31430511.504000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 481076571.780106                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 2703542117.093904                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 21370072.046404                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   11229048161.973444                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    166.866078                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      5373941                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2251730000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  65036670257                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  67293774198                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2529331                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2529330                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1180608                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1180608                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp         5211                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      1855263                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      1855263                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      5585458                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      5585458                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7440721                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     59368384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     59368384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     18739230                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     18739230                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 78107614                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3720361                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3720361    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3720361                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67293774198                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          7006226871                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         4705047572                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         5077223845                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
