EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_0.9V
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_0.9V #PWR 0 0 Y Y 1 F P
F0 "#PWR" -250 -50 50 H I C CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_0.9V" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 0 0 0 100 N
P 2 0 1 10 50 100 -50 100 N
X IO_1.8V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_0022232021
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_0022232021 J 0 40 Y Y 1 F N
F0 "J" 75 -250 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_0022232021" 75 -325 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:0022232021" 75 -425 50 H I L CNN
F3 "" 950 1150 50 H I L CNN
F4 "Molex" 75 -525 50 H V L CNN "Manufacturer"
F5 "0022232021" 75 -625 50 H V L CNN "MPN"
F6 "900-0022232021-ND" 75 -725 50 H V L CNN "Digi-Key_PN"
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S -150 150 150 -150 0 1 0 N
X 1 1 350 50 200 L 50 50 1 1 P
X 2 2 350 -50 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_0475890001
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_0475890001 CN 0 40 Y Y 1 F N
F0 "CN" 175 -400 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_0475890001" 175 -475 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:0475890001" 175 -575 50 H I L CNN
F3 "" 950 1150 50 H I L CNN
F4 "Molex" 175 -675 50 H V L CNN "Manufacturer"
F5 "0475890001" 175 -775 50 H V L CNN "MPN"
F6 "WM17143TR-ND" 175 -875 50 H V L CNN "Digi-Key_PN"
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
C -300 135 25 1 1 10 F
C -175 185 15 1 1 10 F
S 300 -300 -400 300 0 1 0 N
S -140 100 -170 70 1 1 10 F
P 2 1 1 10 -225 135 -125 135 N
P 4 1 1 10 -275 135 -250 135 -200 185 -175 185 N
P 4 1 1 10 -250 135 -225 135 -200 85 -150 85 N
P 4 1 1 10 -125 160 -125 110 -75 135 -125 160 F
X VBUS 1 400 200 100 L 50 50 1 1 w
X D- 2 400 100 100 L 50 50 1 1 P
X D+ 3 400 0 100 L 50 50 1 1 P
X ID 4 400 -100 100 L 50 50 1 1 P
X GND 5 400 -200 100 L 50 50 1 1 w
X Shield 6 50 -400 100 U 50 50 1 1 P
X Shield 7 -50 -400 100 U 50 50 1 1 P
X Shield 8 -150 -400 100 U 50 50 1 1 P
X Shield 9 -250 -400 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_10CX220YF780E5G
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_10CX220YF780E5G IC 0 40 Y Y 15 L N
F0 "IC" 0 750 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_10CX220YF780E5G" 0 650 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA780C100P28X28_2900X2900X335" 0 200 50 H I L CNN
F3 "" 2270 20795 50 H I L CNN
F4 "FBGA-780" 0 450 50 H I L CNN "Chip Set"
F5 "Intel" 0 550 50 H I L CNN "Manufacturer"
F6 "10CX220YF780E5G" 0 350 50 H I L CNN "MPN"
F7 "989-10CX220YF780E5G" 0 275 50 H I L CNN "Digi-Key_PN"
DRAW
S 0 100 1600 -3500 1 1 0 N
S 0 100 1600 -3500 2 1 0 N
S 0 100 3900 -5550 3 1 0 N
S 0 100 3900 -5550 4 1 0 N
S 0 100 3900 -5550 5 1 0 N
S 0 100 3900 -5550 6 1 0 N
S 0 100 3900 -5550 7 1 0 N
S 0 -5050 3900 100 8 1 0 N
S 0 100 850 -2900 9 1 0 N
S 0 100 750 -800 10 1 0 N
S 0 100 900 -5500 11 1 0 N
S 0 100 1000 -1400 12 1 0 N
S 0 100 850 -5000 13 1 0 N
S 0 100 950 -5000 14 1 0 N
S 0 100 750 -5100 15 1 0 N
X IO_2K_6_B14/LVDS2K_21P/NOCDR/X4DQ14_X8DQ7_X16DQ3_X32DQ1 B14 -200 -4850 200 R 40 40 4 0 I
X GX_1D_D25/GXBL1D_RX_CH5N,GXBL1D_REFCLK5N D25 -200 -500 200 R 40 40 1 1 I
X GX_1D_D26/GXBL1D_RX_CH5P,GXBL1D_REFCLK5P D26 -200 -600 200 R 40 40 1 1 I
X GX_1D_E27/GXBL1D_TX_CH5N E27 -200 -300 200 R 40 40 1 1 I
X GX_1D_E28/GXBL1D_TX_CH5P E28 -200 -400 200 R 40 40 1 1 I
X GX_1D_F25/GXBL1D_RX_CH4N,GXBL1D_REFCLK4N F25 -200 -1000 200 R 40 40 1 1 I
X GX_1D_F26/GXBL1D_RX_CH4P,GXBL1D_REFCLK4P F26 -200 -1100 200 R 40 40 1 1 I
X GX_1D_G27/GXBL1D_TX_CH4N G27 -200 -800 200 R 40 40 1 1 I
X GX_1D_G28/GXBL1D_TX_CH4P G28 -200 -900 200 R 40 40 1 1 I
X GX_1D_H25/GXBL1D_RX_CH3N,GXBL1D_REFCLK3N H25 -200 -1500 200 R 40 40 1 1 I
X GX_1D_H26/GXBL1D_RX_CH3P,GXBL1D_REFCLK3P H26 -200 -1600 200 R 40 40 1 1 I
X GX_1D_J27/GXBL1D_TX_CH3N J27 -200 -1300 200 R 40 40 1 1 I
X GX_1D_J28/GXBL1D_TX_CH3P J28 -200 -1400 200 R 40 40 1 1 I
X GX_1D_K25/GXBL1D_RX_CH2N,GXBL1D_REFCLK2N K25 -200 -2000 200 R 40 40 1 1 I
X GX_1D_K26/GXBL1D_RX_CH2P,GXBL1D_REFCLK2P K26 -200 -2100 200 R 40 40 1 1 I
X GX_1D_L27/GXBL1D_TX_CH2N L27 -200 -1800 200 R 40 40 1 1 I
X GX_1D_L28/GXBL1D_TX_CH2P L28 -200 -1900 200 R 40 40 1 1 I
X GX_1D_M25/GXBL1D_RX_CH1N,GXBL1D_REFCLK1N M25 -200 -2500 200 R 40 40 1 1 I
X GX_1D_M26/GXBL1D_RX_CH1P,GXBL1D_REFCLK1P M26 -200 -2600 200 R 40 40 1 1 I
X GX_1D_N23/REFCLK_GXBL1D_CHTN N23 -200 -100 200 R 40 40 1 1 I
X GX_1D_N24/REFCLK_GXBL1D_CHTP N24 -200 0 200 R 40 40 1 1 I
X GX_1D_N27/GXBL1D_TX_CH1N N27 -200 -2300 200 R 40 40 1 1 I
X GX_1D_N28/GXBL1D_TX_CH1P N28 -200 -2400 200 R 40 40 1 1 I
X GX_1D_P25/GXBL1D_RX_CH0N,GXBL1D_REFCLK0N P25 -200 -3000 200 R 40 40 1 1 I
X GX_1D_P26/GXBL1D_RX_CH0P,GXBL1D_REFCLK0P P26 -200 -3100 200 R 40 40 1 1 I
X GX_1D_R23/REFCLK_GXBL1D_CHBN R23 -200 -3400 200 R 40 40 1 1 I
X GX_1D_R24/REFCLK_GXBL1D_CHBP R24 -200 -3300 200 R 40 40 1 1 I
X GX_1D_R27/GXBL1D_TX_CH0N R27 -200 -2800 200 R 40 40 1 1 I
X GX_1D_R28/GXBL1D_TX_CH0P R28 -200 -2900 200 R 40 40 1 1 I
X GX_1C_AA27/GXBL1C_TX_CH3N AA27 -200 -1300 200 R 40 40 2 1 I
X GX_1C_AA28/GXBL1C_TX_CH3P AA28 -200 -1400 200 R 40 40 2 1 I
X GX_1C_AB25/GXBL1C_RX_CH2N,GXBL1C_REFCLK2N AB25 -200 -2000 200 R 40 40 2 1 I
X GX_1C_AB26/GXBL1C_RX_CH2P,GXBL1C_REFCLK2P AB26 -200 -2100 200 R 40 40 2 1 I
X GX_1C_AC27/GXBL1C_TX_CH2N AC27 -200 -1800 200 R 40 40 2 1 I
X GX_1C_AC28/GXBL1C_TX_CH2P AC28 -200 -1900 200 R 40 40 2 1 I
X GX_1C_AD25/GXBL1C_RX_CH1N,GXBL1C_REFCLK1N AD25 -200 -2500 200 R 40 40 2 1 I
X GX_1C_AD26/GXBL1C_RX_CH1P,GXBL1C_REFCLK1P AD26 -200 -2600 200 R 40 40 2 1 I
X GX_1C_AE27/GXBL1C_TX_CH1N AE27 -200 -2300 200 R 40 40 2 1 I
X GX_1C_AE28/GXBL1C_TX_CH1P AE28 -200 -2400 200 R 40 40 2 1 I
X GX_1C_AF25/GXBL1C_RX_CH0N,GXBL1C_REFCLK0N AF25 -200 -3000 200 R 40 40 2 1 I
X GX_1C_AF26/GXBL1C_RX_CH0P,GXBL1C_REFCLK0P AF26 -200 -3100 200 R 40 40 2 1 I
X GX_1C_AG27/GXBL1C_TX_CH0N AG27 -200 -2800 200 R 40 40 2 1 I
X GX_1C_AG28/GXBL1C_TX_CH0P AG28 -200 -2900 200 R 40 40 2 1 I
X GX_1C_T25/GXBL1C_RX_CH5N,GXBL1C_REFCLK5N T25 -200 -500 200 R 40 40 2 1 I
X GX_1C_T26/GXBL1C_RX_CH5P,GXBL1C_REFCLK5P T26 -200 -600 200 R 40 40 2 1 I
X GX_1C_U23/REFCLK_GXBL1C_CHTN U23 -200 -100 200 R 40 40 2 1 I
X GX_1C_U24/REFCLK_GXBL1C_CHTP U24 -200 0 200 R 40 40 2 1 I
X GX_1C_U27/GXBL1C_TX_CH5N U27 -200 -300 200 R 40 40 2 1 I
X GX_1C_U28/GXBL1C_TX_CH5P U28 -200 -400 200 R 40 40 2 1 I
X GX_1C_V25/GXBL1C_RX_CH4N,GXBL1C_REFCLK4N V25 -200 -1000 200 R 40 40 2 1 I
X GX_1C_V26/GXBL1C_RX_CH4P,GXBL1C_REFCLK4P V26 -200 -1100 200 R 40 40 2 1 I
X GX_1C_W23/REFCLK_GXBL1C_CHBN W23 -200 -3400 200 R 40 40 2 1 I
X GX_1C_W24/REFCLK_GXBL1C_CHBP W24 -200 -3300 200 R 40 40 2 1 I
X GX_1C_W27/GXBL1C_TX_CH4N W27 -200 -800 200 R 40 40 2 1 I
X GX_1C_W28/GXBL1C_TX_CH4P W28 -200 -900 200 R 40 40 2 1 I
X GX_1C_Y25/GXBL1C_RX_CH3N,GXBL1C_REFCLK3N Y25 -200 -1500 200 R 40 40 2 1 I
X GX_1C_Y26/GXBL1C_RX_CH3P,GXBL1C_REFCLK3P Y26 -200 -1600 200 R 40 40 2 1 I
X IO_2L_3_C16/DIFFIO2L_23N/NOCDR/X4DQ7_X8DQ3_X16DQ1_X32DQ0 C16 -200 -5150 200 R 40 40 3 1 I
X IO_2L_2_C17/DIFFIO2L_23P/NOCDR/X4DQ7_X8DQ3_X16DQ1_X32DQ0 C17 -200 -5250 200 R 40 40 3 1 I
X IO_2L_0_C18/DIFFIO2L_24P/NOCDR/X4DQ7_X8DQ3_X16DQ1_X32DQ0 C18 -200 -5450 200 R 40 40 3 1 I
X IO_2L_29_C22/PLL_2L_CLKOUT1N/DIFFIO2L_10N/NOCDR/X4DQSN3_X8DQSN1/CQN1_X16DQ0_X32DQ0 C22 -200 -2550 200 R 40 40 3 1 I
X IO_2L_28_C23/PLL_2L_CLKOUT1P,PLL_2L_CLKOUT1,PLL_2L_FB1/DIFFIO2L_10P/NOCDR/X4DQS3_X8DQS1/CQ1_X16DQ0_X32DQ0 C23 -200 -2650 200 R 40 40 3 1 I
X IO_2L_1_D17/DIFFIO2L_24N/NOCDR/X4DQ7_X8DQ3_X16DQ1_X32DQ0 D17 -200 -5350 200 R 40 40 3 1 I
X IO_2L_11_D18/DIFFIO2L_19N/NOCDR/X4DQ6_X8DQ3_X16DQ1_X32DQ0 D18 -200 -4350 200 R 40 40 3 1 I
X IO_2L_10_D19/DIFFIO2L_19P/NOCDR/X4DQ6_X8DQ3_X16DQ1_X32DQ0 D19 -200 -4450 200 R 40 40 3 1 I
X IO_2L_4_D20/DIFFIO2L_22P/NOCDR/X4DQS7_X8DQS3/CQ3_X16DQ1_X32DQ0 D20 -200 -5050 200 R 40 40 3 1 I
X IO_2L_34_D22/DIFFIO2L_7P/NOCDR/X4DQ2_X8DQ1_X16DQ0_X32DQ0 D22 -200 -2050 200 R 40 40 3 1 I
X IO_2L_32_D23/DIFFIO2L_8P/NOCDR/X4DQS2_X8DQ1_X16DQ0_X32DQ0 D23 -200 -2250 200 R 40 40 3 1 I
X IO_2L_8_E16/DIFFIO2L_20P/NOCDR/X4DQS6_X8DQ3_X16DQ1_X32DQ0 E16 -200 -4650 200 R 40 40 3 1 I
X IO_2L_9_E17/DIFFIO2L_20N/NOCDR/X4DQSN6_X8DQ3_X16DQ1_X32DQ0 E17 -200 -4550 200 R 40 40 3 1 I
X VCCIO2L_1 E18 -200 0 200 R 40 40 3 1 I
X IO_2L_6_E19/DIFFIO2L_21P/NOCDR/X4DQ6_X8DQ3_X16DQ1_X32DQ0 E19 -200 -4850 200 R 40 40 3 1 I
X IO_2L_5_E20/DIFFIO2L_22N/NOCDR/X4DQSN7_X8DQSN3/CQN3_X16DQ1_X32DQ0 E20 -200 -4950 200 R 40 40 3 1 I
X IO_2L_35_E21/DIFFIO2L_7N/NOCDR/X4DQ2_X8DQ1_X16DQ0_X32DQ0 E21 -200 -1950 200 R 40 40 3 1 I
X IO_2L_30_E22/DIFFIO2L_9P/NOCDR/X4DQ2_X8DQ1_X16DQ0_X32DQ0 E22 -200 -2450 200 R 40 40 3 1 I
X IO_2L_33_E23/DIFFIO2L_8N/NOCDR/X4DQSN2_X8DQ1_X16DQ0_X32DQ0 E23 -200 -2150 200 R 40 40 3 1 I
X IO_2L_40_F17/DIFFIO2L_4P/NOCDR/X4DQS1_X8DQS0/CQ0_X16DQ0_X32DQ0F17 F17 -200 -1450 200 R 40 40 3 1 I
X IO_2L_41_F18/DIFFIO2L_4N/NOCDR/X4DQSN1_X8DQSN0/CQN0_X16DQ0_X32DQ0 F18 -200 -1350 200 R 40 40 3 1 I
X IO_2L_7_F19/DIFFIO2L_21N/NOCDR/X4DQ6_X8DQ3_X16DQ1_X32DQ0 F19 -200 -4750 200 R 40 40 3 1 I
X IO_2L_26_F21/RZQ_2L/DIFFIO2L_11P/NOCDR/X4DQ3_X8DQ1_X16DQ0_X32DQ0 F21 -200 -2850 200 R 40 40 3 1 I
X IO_2L_31_F22/DIFFIO2L_9N/NOCDR/X4DQ2_X8DQ1_X16DQ0_X32DQ0 F22 -200 -2350 200 R 40 40 3 1 I
X IO_2L_24_F23/CLK_2L_1P/DIFFIO2L_12P/NOCDR/X4DQ3_X8DQ1_X16DQ0_X32DQ0 F23 -200 -3050 200 R 40 40 3 1 I
X IO_2L_38_G18/DIFFIO2L_5P/NOCDR/X4DQ1_X8DQ0_X16DQ0_X32DQ0 G18 -200 -1650 200 R 40 40 3 1 I
X IO_2L_37_G19/DIFFIO2L_6N/NOCDR/X4DQ1_X8DQ0_X16DQSN0/CQN0_X32DQ0 G19 -200 -1750 200 R 40 40 3 1 I
X IO_2L_36_G20/DIFFIO2L_6P/NOCDR/X4DQ1_X8DQ0_X16DQS0/CQ0_X32DQ0 G20 -200 -1850 200 R 40 40 3 1 I
X IO_2L_27_G21/DIFFIO2L_11N/NOCDR/X4DQ3_X8DQ1_X16DQ0_X32DQ0 G21 -200 -2750 200 R 40 40 3 1 I
X IO_2L_25_G23/CLK_2L_1N/DIFFIO2L_12N/NOCDR/X4DQ3_X8DQ1_X16DQ0_X32DQ0 G23 -200 -2950 200 R 40 40 3 1 I
X IO_2L_47_H16/DIFFIO2L_1N/NOCDR/X4DQ0_X8DQ0_X16DQ0_X32DQ0 H16 -200 -750 200 R 40 40 3 1 I
X IO_2L_46_H17/DIFFIO2L_1P/NOCDR/X4DQ0_X8DQ0_X16DQ0_X32DQ0 H17 -200 -850 200 R 40 40 3 1 I
X IO_2L_39_H18/DIFFIO2L_5N/NOCDR/X4DQ1_X8DQ0_X16DQ0_X32DQ0 H18 -200 -1550 200 R 40 40 3 1 I
X VCCIO2L_2 H19 -200 -100 200 R 40 40 3 1 I
X IO_2L_16_H20/DIFFIO2L_16P/NOCDR/X4DQS5_X8DQS2/CQ2_X16DQ1_X32DQ0 H20 -200 -3850 200 R 40 40 3 1 I
X IO_2L_17_H21/DIFFIO2L_16N/NOCDR/X4DQSN5_X8DQSN2/CQN2_X16DQ1_X32DQ0 H21 -200 -3750 200 R 40 40 3 1 I
X IO_2L_19_H22/PLL_2L_CLKOUT0N/DIFFIO2L_15N/NOCDR/X4DQ4_X8DQ2_X16DQ1_X32DQ0 H22 -200 -3550 200 R 40 40 3 1 I
X IO_2L_23_H23/CLK_2L_0N/DIFFIO2L_13N/NOCDR/X4DQ4_X8DQ2_X16DQ1_X32DQ0 H23 -200 -3150 200 R 40 40 3 1 I
X _IO_2L_42_J17/DIFFIO2L_3P/NOCDR/X4DQ0_X8DQ0_X16DQ0_X32DQ0 J17 -200 -1250 200 R 40 40 3 1 I
X IO_2L_44_J18/DIFFIO2L_2P/NOCDR/X4DQS0_X8DQ0_X16DQ0_X32DQ0 J18 -200 -1050 200 R 40 40 3 1 I
X IO_2L_45_J19/DIFFIO2L_2N/NOCDR/X4DQSN0_X8DQ0_X16DQ0_X32DQ0 J19 -200 -950 200 R 40 40 3 1 I
X IO_2L_20_J20/DIFFIO2L_14P/NOCDR/X4DQS4_X8DQ2_X16DQ1_X32DQS0/CQ0 J20 -200 -3450 200 R 40 40 3 1 I
X IO_2L_18_J22/PLL_2L_CLKOUT0P,PLL_2L_CLKOUT0,PLL_2L_FB0/DIFFIO2L_15P/NOCDR/X4DQ4_X8DQ2_X16DQ1_X32DQ0 J22 -200 -3650 200 R 40 40 3 1 I
X IO_2L_22_J23/CLK_2L_0P/DIFFIO2L_13P/NOCDR/X4DQ4_X8DQ2_X16DQ1_X32DQ0 J23 -200 -3250 200 R 40 40 3 1 I
X VREFB2LN0 K16 -200 -500 200 R 40 40 3 1 I
X IO_2L_43_K17/DIFFIO2L_3N/NOCDR/X4DQ0_X8DQ0_X16DQ0_X32DQ0 K17 -200 -1150 200 R 40 40 3 1 I
X VCCIO2L_3 K18 -200 -200 200 R 40 40 3 1 I
X IO_2L_14_K19/DIFFIO2L_17P/NOCDR/X4DQ5_X8DQ2_X16DQ1_X32DQ0 K19 -200 -4050 200 R 40 40 3 1 I
X IO_2L_15_K20/DIFFIO2L_17N/NOCDR/X4DQ5_X8DQ2_X16DQ1_X32DQ0 K20 -200 -3950 200 R 40 40 3 1 I
X IO_2L_21_K21/DIFFIO2L_14N/NOCDR/X4DQSN4_X8DQ2_X16DQ1_X32DQSN0/CQN0 K21 -200 -3350 200 R 40 40 3 1 I
X IO_2L_13_K22/DIFFIO2L_18N/NOCDR/X4DQ5_X8DQ2_X16DQSN1/CQN1_X32DQ0 K22 -200 -4150 200 R 40 40 3 1 I
X IO_2L_12_K23/DIFFIO2L_18P/NOCDR/X4DQ5_X8DQ2_X16DQS1/CQ1_X32DQ0 K23 -200 -4250 200 R 40 40 3 1 I
X IO_2K_0_A11/LVDS2K_24P/CDR/X4DQ15_X8DQ7_X16DQ3_X32DQ1 A11 -200 -5450 200 R 40 40 4 1 I
X IO_2K_2_A12/LVDS2K_23P/NOCDR/X4DQ15_X8DQ7_X16DQ3_X32DQ1 A12 -200 -5250 200 R 40 40 4 1 I
X IO_2K_3_A13/LVDS2K_23N/NOCDR/X4DQ15_X8DQ7_X16DQ3_X32DQ1 A13 -200 -5150 200 R 40 40 4 1 I
X IO_2K_4_A14/LVDS2K_22P/CDR/X4DQS15_X8DQS7/CQ7_X16DQ3_X32DQ1 A14 -200 -5050 200 R 40 40 4 1 I
X IO_2K_35_A16/LVDS2K_7N/NOCDR/X4DQ10_X8DQ5_X16DQ2_X32DQ1 A16 -200 -1950 200 R 40 40 4 1 I
X IO_2K_34_A17/LVDS2K_7P/NOCDR/X4DQ10_X8DQ5_X16DQ2_X32DQ1 A17 -200 -2050 200 R 40 40 4 1 I
X IO_2K_33_A18/LVDS2K_8N/CDR/X4DQSN10_X8DQ5_X16DQ2_X32DQ1 A18 -200 -2150 200 R 40 40 4 1 I
X IO_2K_32_A19/LVDS2K_8P/CDR/X4DQS10_X8DQ5_X16DQ2_X32DQ1 A19 -200 -2250 200 R 40 40 4 1 I
X IO_2K_14_A21/LVDS2K_17P/NOCDR/X4DQ13_X8DQ6_X16DQ3_X32DQ1 A21 -200 -4050 200 R 40 40 4 1 I
X IO_2K_15_A22/LVDS2K_17N/NOCDR/X4DQ13_X8DQ6_X16DQ3_X32DQ1 A22 -200 -3950 200 R 40 40 4 1 I
X IO_2K_23_A23/CLK_2K_0N/LVDS2K_13N/NOCDR/X4DQ12_X8DQ6_X16DQ3_X32DQ1 A23 -200 -3150 200 R 40 40 4 1 I
X IO_2K_22_A24/CLK_2K_0P/LVDS2K_13P/NOCDR/X4DQ12_X8DQ6_X16DQ3_X32DQ1 A24 -200 -3250 200 R 40 40 4 1 I
X IO_2K_17_A26/LVDS2K_16N/CDR/X4DQSN13_X8DQSN6/CQN6_X16DQ3_X32DQ1 A26 -200 -3750 200 R 40 40 4 1 I
X IO_2K_16_A27/LVDS2K_16P/CDR/X4DQS13_X8DQS6/CQ6_X16DQ3_X32DQ1 A27 -200 -3850 200 R 40 40 4 1 I
X IO_2K_41_A8/LVDS2K_4N/CDR/X4DQSN9_X8DQSN4/CQN4_X16DQ2_X32DQ1 A8 -200 -1350 200 R 40 40 4 1 I
X IO_2K_40_A9/LVDS2K_4P/CDR/X4DQS9_X8DQS4/CQ4_X16DQ2_X32DQ1 A9 -200 -1450 200 R 40 40 4 1 I
X IO_2K_44_B10/LVDS2K_2P/CDR/X4DQS8_X8DQ4_X16DQ2_X32DQ1 B10 -200 -1050 200 R 40 40 4 1 I
X IO_2K_1_B11/LVDS2K_24N/CDR/X4DQ15_X8DQ7_X16DQ3_X32DQ1 B11 -200 -5350 200 R 40 40 4 1 I
X VCCIO2K_1 B12 -200 0 200 R 40 40 4 1 I
X IO_2K_5_B13/LVDS2K_22N/CDR/X4DQSN15_X8DQSN7/CQN7_X16DQ3_X32DQ1 B13 -200 -4950 200 R 40 40 4 1 I
X IO_2K_7_B15/LVDS2K_21N/NOCDR/X4DQ14_X8DQ7_X16DQ3_X32DQ1 B15 -200 -4750 200 R 40 40 4 1 I
X IO_2K_30_B16/LVDS2K_9P/NOCDR/X4DQ10_X8DQ5_X16DQ2_X32DQ1 B16 -200 -2450 200 R 40 40 4 1 I
X IO_2K_29_B18/PLL_2K_CLKOUT1N/LVDS2K_10N/CDR/X4DQSN11_X8DQSN5/CQN5_X16DQ2_X32DQ1 B18 -200 -2550 200 R 40 40 4 1 I
X IO_2K_28_B19/PLL_2K_CLKOUT1P,PLL_2K_CLKOUT1,PLL_2K_FB1/LVDS2K_10P/CDR/X4DQS11_X8DQS5/CQ5_X16DQ2_X32DQ1 B19 -200 -2650 200 R 40 40 4 1 I
X IO_2K_26_B20/RZQ_2K/LVDS2K_11P/NOCDR/X4DQ11_X8DQ5_X16DQ2_X32DQ1 B20 -200 -2850 200 R 40 40 4 1 I
X IO_2K_20_B21/LVDS2K_14P/CDR/X4DQS12_X8DQ6_X16DQ3_X32DQS1/CQ1 B21 -200 -3450 200 R 40 40 4 1 I
X IO_2K_19_B23/PLL_2K_CLKOUT0N/LVDS2K_15N/NOCDR/X4DQ12_X8DQ6_X16DQ3_X32DQ1 B23 -200 -3550 200 R 40 40 4 1 I
X IO_2K_18_B24/PLL_2K_CLKOUT0P,PLL_2K_CLKOUT0,PLL_2K_FB0/LVDS2K_15P/NOCDR/X4DQ12_X8DQ6_X16DQ3_X32DQ1 B24 -200 -3650 200 R 40 40 4 1 I
X IO_2K_13_B25/LVDS2K_18N/CDR/X4DQ13_X8DQ6_X16DQSN3/CQN3_X32DQ1 B25 -200 -4150 200 R 40 40 4 1 I
X IO_2K_12_B26/LVDS2K_18P/CDR/X4DQ13_X8DQ6_X16DQS3/CQ3_X32DQ1 B26 -200 -4250 200 R 40 40 4 1 I
X IO_2K_47_B8/LVDS2K_1N/NOCDR/X4DQ8_X8DQ4_X16DQ2_X32DQ1 B8 -200 -750 200 R 40 40 4 1 I
X IO_2K_46_B9/LVDS2K_1P/NOCDR/X4DQ8_X8DQ4_X16DQ2_X32DQ1 B9 -200 -850 200 R 40 40 4 1 I
X IO_2K_45_C10/LVDS2K_2N/CDR/X4DQSN8_X8DQ4_X16DQ2_X32DQ1 C10 -200 -950 200 R 40 40 4 1 I
X IO_2K_43_C11/LVDS2K_3N/NOCDR/X4DQ8_X8DQ4_X16DQ2_X32DQ1 C11 -200 -1150 200 R 40 40 4 1 I
X IO_2K_42_C12/LVDS2K_3P/NOCDR/X4DQ8_X8DQ4_X16DQ2_X32DQ1 C12 -200 -1250 200 R 40 40 4 1 I
X IO_2K_8_C13/LVDS2K_20P/CDR/X4DQS14_X8DQ7_X16DQ3_X32DQ1 C13 -200 -4650 200 R 40 40 4 1 I
X VCCIO2K_2 C14 -200 -100 200 R 40 40 4 1 I
X IO_2K_31_C15/LVDS2K_9N/NOCDR/X4DQ10_X8DQ5_X16DQ2_X32DQ1 C15 -200 -2350 200 R 40 40 4 1 I
X IO_2K_27_C20/LVDS2K_11N/NOCDR/X4DQ11_X8DQ5_X16DQ2_X32DQ1 C20 -200 -2750 200 R 40 40 4 1 I
X IO_2K_21_C21/LVDS2K_14N/CDR/X4DQSN12_X8DQ6_X16DQ3_X32DQSN1/CQN1 C21 -200 -3350 200 R 40 40 4 1 I
X IO_2K_38_C8/LVDS2K_5P/NOCDR/X4DQ9_X8DQ4_X16DQ2_X32DQ1 C8 -200 -1650 200 R 40 40 4 1 I
X IO_2K_37_D10/LVDS2K_6N/CDR/X4DQ9_X8DQ4_X16DQSN2/CQN2_X32DQ1 D10 -200 -1750 200 R 40 40 4 1 I
X IO_2K_9_D13/LVDS2K_20N/CDR/X4DQSN14_X8DQ7_X16DQ3_X32DQ1 D13 -200 -4550 200 R 40 40 4 1 I
X IO_2K_10_D14/LVDS2K_19P/NOCDR/X4DQ14_X8DQ7_X16DQ3_X32DQ1 D14 -200 -4450 200 R 40 40 4 1 I
X IO_2K_24_D15/CLK_2K_1P/LVDS2K_12P/CDR/X4DQ11_X8DQ5_X16DQ2_X32DQ1 D15 -200 -3050 200 R 40 40 4 1 I
X IO_2K_39_D8/LVDS2K_5N/NOCDR/X4DQ9_X8DQ4_X16DQ2_X32DQ1 D8 -200 -1550 200 R 40 40 4 1 I
X IO_2K_36_D9/LVDS2K_6P/CDR/X4DQ9_X8DQ4_X16DQS2/CQ2_X32DQ1 D9 -200 -1850 200 R 40 40 4 1 I
X IO_2K_11_E14/LVDS2K_19N/NOCDR/X4DQ14_X8DQ7_X16DQ3_X32DQ1 E14 -200 -4350 200 R 40 40 4 1 I
X IO_2K_25_E15/CLK_2K_1N/LVDS2K_12N/CDR/X4DQ11_X8DQ5_X16DQ2_X32DQ1 E15 -200 -2950 200 R 40 40 4 1 I
X VREFB2KN0 E9 -200 -500 200 R 40 40 4 1 I
X VCCIO2K_3 F15 -200 -200 200 R 40 40 4 1 I
X IO_2J_28_AA17/PLL_2J_CLKOUT1P,PLL_2J_CLKOUT1,PLL_2J_FB1/LVDS2J_10P/CDR/X4DQS19_X8DQS9/CQ9_X16DQ4_X32DQ2 AA17 -200 -2650 200 R 40 40 5 1 I
X IO_2J_24_AA18/CLK_2J_1P/LVDS2J_12P/CDR/X4DQ19_X8DQ9_X16DQ4_X32DQ2 AA18 -200 -3050 200 R 40 40 5 1 I
X IO_2J_25_AA19/CLK_2J_1N/LVDS2J_12N/CDR/X4DQ19_X8DQ9_X16DQ4_X32DQ2 AA19 -200 -2950 200 R 40 40 5 1 I
X VCCIO2J_1 AA20 -200 0 200 R 40 40 5 1 I
X IO_2J_34_AA21/LVDS2J_7P/NOCDR/X4DQ18_X8DQ9_X16DQ4_X32DQ2 AA21 -200 -2050 200 R 40 40 5 1 I
X IO_2J_7_AA22/LVDS2J_21N/NOCDR/X4DQ22_X8DQ11_X16DQ5_X32DQ2 AA22 -200 -4750 200 R 40 40 5 1 I
X IO_2J_6_AA23/LVDS2J_21P/NOCDR/X4DQ22_X8DQ11_X16DQ5_X32DQ2 AA23 -200 -4850 200 R 40 40 5 1 I
X IO_2J_30_AB18/LVDS2J_9P/NOCDR/X4DQ18_X8DQ9_X16DQ4_X32DQ2 AB18 -200 -2450 200 R 40 40 5 1 I
X IO_2J_31_AB19/LVDS2J_9N/NOCDR/X4DQ18_X8DQ9_X16DQ4_X32DQ2 AB19 -200 -2350 200 R 40 40 5 1 I
X IO_2J_23_AB20/CLK_2J_0N/LVDS2J_13N/NOCDR/X4DQ20_X8DQ10_X16DQ5_X32DQ2 AB20 -200 -3150 200 R 40 40 5 1 I
X IO_2J_19_AB21/PLL_2J_CLKOUT0N/LVDS2J_15N/NOCDR/X4DQ20_X8DQ10_X16DQ5_X32DQ2 AB21 -200 -3550 200 R 40 40 5 1 I
X IO_2J_5_AB23/LVDS2J_22N/CDR/X4DQSN23_X8DQSN11/CQN11_X16DQ5_X32DQ2 AB23 -200 -4950 200 R 40 40 5 1 I
X VCCIO2J_2 AC19 -200 -100 200 R 40 40 5 1 I
X IO_2J_22_AC20/CLK_2J_0P/LVDS2J_13P/NOCDR/X4DQ20_X8DQ10_X16DQ5_X32DQ2 AC20 -200 -3250 200 R 40 40 5 1 I
X IO_2J_18_AC21/PLL_2J_CLKOUT0P,PLL_2J_CLKOUT0,PLL_2J_FB0/LVDS2J_15P/NOCDR/X4DQ20_X8DQ10_X16DQ5_X32DQ2 AC21 -200 -3650 200 R 40 40 5 1 I
X IO_2J_1_AC22/LVDS2J_24N/CDR/X4DQ23_X8DQ11_X16DQ5_X32DQ2 AC22 -200 -5350 200 R 40 40 5 1 I
X IO_2J_4_AC23/LVDS2J_22P/CDR/X4DQS23_X8DQS11/CQ11_X16DQ5_X32DQ2 AC23 -200 -5050 200 R 40 40 5 1 I
X AD22_IO_2J_0_AD22/LVDS2J_24P/CDR/X4DQ23_X8DQ11_X16DQ5_X32DQ2 AD22 -200 -5450 200 R 40 40 5 1 I
X IO_2J_9_AD23/LVDS2J_20N/CDR/X4DQSN22_X8DQ11_X16DQ5_X32DQ2 AD23 -200 -4550 200 R 40 40 5 1 I
X IO_2J_17_AE21/LVDS2J_16N/CDR/X4DQSN21_X8DQSN10/CQN10_X16DQ5_X32DQ2 AE21 -200 -3750 200 R 40 40 5 1 I
X IO_2J_3_AE22/LVDS2J_23N/NOCDR/X4DQ23_X8DQ11_X16DQ5_X32DQ2 AE22 -200 -5150 200 R 40 40 5 1 I
X IO_2J_8_AE23/LVDS2J_20P/CDR/X4DQS22_X8DQ11_X16DQ5_X32DQ2 AE23 -200 -4650 200 R 40 40 5 1 I
X IO_2J_16_AF21/LVDS2J_16P/CDR/X4DQS21_X8DQS10/CQ10_X16DQ5_X32DQ2 AF21 -200 -3850 200 R 40 40 5 1 I
X IO_2J_2_AF22/LVDS2J_23P/NOCDR/X4DQ23_X8DQ11_X16DQ5_X32DQ2 AF22 -200 -5250 200 R 40 40 5 1 I
X IO_2J_11_AF23/LVDS2J_19N/NOCDR/X4DQ22_X8DQ11_X16DQ5_X32DQ2 AF23 -200 -4350 200 R 40 40 5 1 I
X IO_2J_46_AG10/LVDS2J_1P/NOCDR/X4DQ16_X8DQ8_X16DQ4_X32DQ2 AG10 -200 -850 200 R 40 40 5 1 I
X IO_2J_39_AG11/LVDS2J_5N/NOCDR/X4DQ17_X8DQ8_X16DQ4_X32DQ2 AG11 -200 -1550 200 R 40 40 5 1 I
X IO_2J_37_AG13/LVDS2J_6N/CDR/X4DQ17_X8DQ8_X16DQSN4/CQN4_X32DQ2 AG13 -200 -1750 200 R 40 40 5 1 I
X IO_2J_12_AG19/LVDS2J_18P/CDR/X4DQ21_X8DQ10_X16DQS5/CQ5_X32DQ2 AG19 -200 -4250 200 R 40 40 5 1 I
X IO_2J_13_AG20/LVDS2J_18N/CDR/X4DQ21_X8DQ10_X16DQSN5/CQN5_X32DQ2 AG20 -200 -4150 200 R 40 40 5 1 I
X IO_2J_15_AG21/LVDS2J_17N/NOCDR/X4DQ21_X8DQ10_X16DQ5_X32DQ2 AG21 -200 -3950 200 R 40 40 5 1 I
X IO_2J_10_AG23/LVDS2J_19P/NOCDR/X4DQ22_X8DQ11_X16DQ5_X32DQ2 AG23 -200 -4450 200 R 40 40 5 1 I
X IO_2J_47_AG9/LVDS2J_1N/NOCDR/X4DQ16_X8DQ8_X16DQ4_X32DQ2 AG9 -200 -750 200 R 40 40 5 1 I
X IO_2J_41_AH10/LVDS2J_4N/CDR/X4DQSN17_X8DQSN8/CQN8_X16DQ4_X32DQ2 AH10 -200 -1350 200 R 40 40 5 1 I
X IO_2J_40_AH11/LVDS2J_4P/CDR/X4DQS17_X8DQS8/CQ8_X16DQ4_X32DQ2 AH11 -200 -1450 200 R 40 40 5 1 I
X IO_2J_38_AH12/LVDS2J_5P/NOCDR/X4DQ17_X8DQ8_X16DQ4_X32DQ2 AH12 -200 -1650 200 R 40 40 5 1 I
X IO_2J_36_AH13/LVDS2J_6P/CDR/X4DQ17_X8DQ8_X16DQS4/CQ4_X32DQ2 AH13 -200 -1850 200 R 40 40 5 1 I
X IO_2J_43_AH15/LVDS2J_3N/NOCDR/X4DQ16_X8DQ8_X16DQ4_X32DQ2 AH15 -200 -1150 200 R 40 40 5 1 I
X IO_2J_42_AH16/LVDS2J_3P/NOCDR/X4DQ16_X8DQ8_X16DQ4_X32DQ2 AH16 -200 -1250 200 R 40 40 5 1 I
X IO_2J_45_AH17/LVDS2J_2N/CDR/X4DQSN16_X8DQ8_X16DQ4_X32DQ2 AH17 -200 -950 200 R 40 40 5 1 I
X IO_2J_44_AH18/LVDS2J_2P/CDR/X4DQS16_X8DQ8_X16DQ4_X32DQ2 AH18 -200 -1050 200 R 40 40 5 1 I
X IO_2J_21_AH20/LVDS2J_14N/CDR/X4DQSN20_X8DQ10_X16DQ5_X32DQSN2/CQN2 AH20 -200 -3350 200 R 40 40 5 1 I
X IO_2J_20_AH21/LVDS2J_14P/CDR/X4DQS20_X8DQ10_X16DQ5_X32DQS2/CQ2 AH21 -200 -3450 200 R 40 40 5 1 I
X IO_2J_14_AH22/LVDS2J_17P/NOCDR/X4DQ21_X8DQ10_X16DQ5_X32DQ2 AH22 -200 -4050 200 R 40 40 5 1 I
X VREFB2JN0 W17 -200 -500 200 R 40 40 5 1 I
X IO_2J_32_W20/LVDS2J_8P/CDR/X4DQS18_X8DQ9_X16DQ4_X32DQ2 W20 -200 -2250 200 R 40 40 5 1 I
X IO_2J_33_W21/LVDS2J_8N/CDR/X4DQSN18_X8DQ9_X16DQ4_X32DQ2 W21 -200 -2150 200 R 40 40 5 1 I
X IO_2J_29_Y17/PLL_2J_CLKOUT1N/LVDS2J_10N/CDR/X4DQSN19_X8DQSN9/CQN9_X16DQ4_X32DQ2 Y17 -200 -2550 200 R 40 40 5 1 I
X VCCIO2J_3 Y18 -200 -200 200 R 40 40 5 1 I
X IO_2J_27_Y19/LVDS2J_11N/NOCDR/X4DQ19_X8DQ9_X16DQ4_X32DQ2 Y19 -200 -2750 200 R 40 40 5 1 I
X IO_2J_26_Y20/RZQ_2J/LVDS2J_11P/NOCDR/X4DQ19_X8DQ9_X16DQ4_X32DQ2 Y20 -200 -2850 200 R 40 40 5 1 I
X IO_2J_35_Y21/LVDS2J_7N/NOCDR/X4DQ18_X8DQ9_X16DQ4_X32DQ2 Y21 -200 -1950 200 R 40 40 5 1 I
X IO_2A_11_AA11/LVDS2A_19N/NOCDR/X4DQ30_X8DQ15_X16DQ7_X32DQ3 AA11 -200 -4350 200 R 40 40 6 1 I
X IO_2A_2_AA12/DEV_OE/LVDS2A_23P/NOCDR/X4DQ31_X8DQ15_X16DQ7_X32DQ3 AA12 -200 -5250 200 R 40 40 6 1 I
X IO_2A_3_AA13/INIT_DONE/LVDS2A_23N/NOCDR/X4DQ31_X8DQ15_X16DQ7_X32DQ3 AA13 -200 -5150 200 R 40 40 6 1 I
X IO_2A_9_AA14/LVDS2A_20N/CDR/X4DQSN30_X8DQ15_X16DQ7_X32DQ3 AA14 -200 -4550 200 R 40 40 6 1 I
X VCCIO2A_1 AA15 -200 0 200 R 40 40 6 1 I
X IO_2A_23_AA16/CLK_2A_0N/DATA22/LVDS2A_13N/NOCDR/X4DQ28_X8DQ14_X16DQ7_X32DQ3 AA16 -200 -3150 200 R 40 40 6 1 I
X IO_2A_10_AB11/NPERSTL0/LVDS2A_19P/NOCDR/X4DQ30_X8DQ15_X16DQ7_X32DQ3 AB11 -200 -4450 200 R 40 40 6 1 I
X VCCIO2A_1 AB12 -200 -100 200 R 40 40 6 1 I
X IO_2A_5_AB13/CVP_CONFDONE/LVDS2A_22N/CDR/X4DQSN31_X8DQSN15/CQN15_X16DQ7_X32DQ3 AB13 -200 -4950 200 R 40 40 6 1 I
X IO_2A_8_AB14/LVDS2A_20P/CDR/X4DQS30_X8DQ15_X16DQ7_X32DQ3 AB14 -200 -4650 200 R 40 40 6 1 I
X IO_2A_7_AB15/LVDS2A_21N/NOCDR/X4DQ30_X8DQ15_X16DQ7_X32DQ3 AB15 -200 -4750 200 R 40 40 6 1 I
X IO_2A_22_AB16/CLK_2A_0P/DATA23/LVDS2A_13P/NOCDR/X4DQ28_X8DQ14_X16DQ7_X32DQ3 AB16 -200 -3250 200 R 40 40 6 1 I
X IO_2A_1_AC11/CRC_ERROR/LVDS2A_24N/CDR/X4DQ31_X8DQ15_X16DQ7_X32DQ3 AC11 -200 -5350 200 R 40 40 6 1 I
X IO_2A_0_AC12/DEV_CLRN/LVDS2A_24P/CDR/X4DQ31_X8DQ15_X16DQ7_X32DQ3 AC12 -200 -5450 200 R 40 40 6 1 I
X IO_2A_4_AC13/LVDS2A_22P/CDR/X4DQS31_X8DQS15/CQ15_X16DQ7_X32DQ3 AC13 -200 -5050 200 R 40 40 6 1 I
X VCCIO2A_3 AC14 -200 -200 200 R 40 40 6 1 I
X IO_2A_6_AC15/LVDS2A_21P/NOCDR/X4DQ30_X8DQ15_X16DQ7_X32DQ3 AC15 -200 -4850 200 R 40 40 6 1 I
X IO_2A_18_AC16/PLL_2A_CLKOUT0P,PLL_2A_CLKOUT0,PLL_2A_FB0/DATA27/LVDS2A_15P/NOCDR/X4DQ28_X8DQ14_X16DQ7_X32DQ3 AC16 -200 -3650 200 R 40 40 6 1 I
X IO_2A_19_AC17/PLL_2A_CLKOUT0N/DATA26/LVDS2A_15N/NOCDR/X4DQ28_X8DQ14_X16DQ7_X32DQ3 AC17 -200 -3550 200 R 40 40 6 1 I
X IO_2A_17_AC18/DATA28/LVDS2A_16N/CDR/X4DQSN29_X8DQSN14/CQN14_X16DQ7_X32DQ3 AC18 -200 -3750 200 R 40 40 6 1 I
X IO_2A_41_AD12/DATA6/LVDS2A_4N/CDR/X4DQSN25_X8DQSN12/CQN12_X16DQ6_X32DQ3 AD12 -200 -1350 200 R 40 40 6 1 I
X IO_2A_36_AD13/DATA11/LVDS2A_6P/CDR/X4DQ25_X8DQ12_X16DQS6/CQ6_X32DQ3 AD13 -200 -1850 200 R 40 40 6 1 I
X IO_2A_37_AD14/DATA10/LVDS2A_6N/CDR/X4DQ25_X8DQ12_X16DQSN6/CQN6_X32DQ3 AD14 -200 -1750 200 R 40 40 6 1 I
X IO_2A_43_AD15/DATA4/LVDS2A_3N/NOCDR/X4DQ24_X8DQ12_X16DQ6_X32DQ3 AD15 -200 -1150 200 R 40 40 6 1 I
X IO_2A_15_AD17/DATA30/LVDS2A_17N/NOCDR/X4DQ29_X8DQ14_X16DQ7_X32DQ3 AD17 -200 -3950 200 R 40 40 6 1 I
X IO_2A_16_AD18/DATA29/LVDS2A_16P/CDR/X4DQS29_X8DQS14/CQ14_X16DQ7_X32DQ3 AD18 -200 -3850 200 R 40 40 6 1 I
X IO_2A_21_AD19/DATA24/LVDS2A_14N/CDR/X4DQSN28_X8DQ14_X16DQ7_X32DQSN3/CQN3 AD19 -200 -3350 200 R 40 40 6 1 I
X IO_2A_20_AD20/DATA25/LVDS2A_14P/CDR/X4DQS28_X8DQ14_X16DQ7_X32DQS3/CQ3 AD20 -200 -3450 200 R 40 40 6 1 I
X IO_2A_47_AE10/DATA0/LVDS2A_1N/NOCDR/X4DQ24_X8DQ12_X16DQ6_X32DQ3 AE10 -200 -750 200 R 40 40 6 1 I
X IO_2A_46_AE11/DATA1/LVDS2A_1P/NOCDR/X4DQ24_X8DQ12_X16DQ6_X32DQ3 AE11 -200 -850 200 R 40 40 6 1 I
X IO_2A_40_AE12/DATA7/LVDS2A_4P/CDR/X4DQS25_X8DQS12/CQ12_X16DQ6_X32DQ3 AE12 -200 -1450 200 R 40 40 6 1 I
X IO_2A_45_AE14/DATA2/LVDS2A_2N/CDR/X4DQSN24_X8DQ12_X16DQ6_X32DQ3 AE14 -200 -950 200 R 40 40 6 1 I
X IO_2A_44_AE15/DATA3/LVDS2A_2P/CDR/X4DQS24_X8DQ12_X16DQ6_X32DQ3 AE15 -200 -1050 200 R 40 40 6 1 I
X IO_2A_42_AE16/DATA5/LVDS2A_3P/NOCDR/X4DQ24_X8DQ12_X16DQ6_X32DQ3 AE16 -200 -1250 200 R 40 40 6 1 I
X IO_2A_14_AE17/DATA31/LVDS2A_17P/NOCDR/X4DQ29_X8DQ14_X16DQ7_X32DQ3 AE17 -200 -4050 200 R 40 40 6 1 I
X IO_2A_28_AE19/PLL_2A_CLKOUT1P,PLL_2A_CLKOUT1,PLL_2A_FB1/DATA19/LVDS2A_10P/CDR/X4DQS27_X8DQS13/CQ13_X16DQ6_X32DQ3 AE19 -200 -2650 200 R 40 40 6 1 I
X IO_2A_29_AE20/PLL_2A_CLKOUT1N/DATA18/LVDS2A_10N/CDR/X4DQSN27_X8DQSN13/CQN13_X16DQ6_X32DQ3 AE20 -200 -2550 200 R 40 40 6 1 I
X IO_2A_39_AF11/DATA8/LVDS2A_5N/NOCDR/X4DQ25_X8DQ12_X16DQ6_X32DQ3 AF11 -200 -1550 200 R 40 40 6 1 I
X IO_2A_38_AF12/DATA9/LVDS2A_5P/NOCDR/X4DQ25_X8DQ12_X16DQ6_X32DQ3 AF12 -200 -1650 200 R 40 40 6 1 I
X IO_2A_30_AF13/DATA17/LVDS2A_9P/NOCDR/X4DQ26_X8DQ13_X16DQ6_X32DQ3 AF13 -200 -2450 200 R 40 40 6 1 I
X IO_2A_31_AF14/DATA16/LVDS2A_9N/NOCDR/X4DQ26_X8DQ13_X16DQ6_X32DQ3 AF14 -200 -2350 200 R 40 40 6 1 I
X IO_2A_27_AF16/NCEO/LVDS2A_11N/NOCDR/X4DQ27_X8DQ13_X16DQ6_X32DQ3 AF16 -200 -2750 200 R 40 40 6 1 I
X IO_2A_32_AF17/DATA15/LVDS2A_8P/CDR/X4DQS26_X8DQ13_X16DQ6_X32DQ3 AF17 -200 -2250 200 R 40 40 6 1 I
X IO_2A_33_AF18/DATA14/LVDS2A_8N/CDR/X4DQSN26_X8DQ13_X16DQ6_X32DQ3 AF18 -200 -2150 200 R 40 40 6 1 I
X IO_2A_35_AF19/DATA12/LVDS2A_7N/NOCDR/X4DQ26_X8DQ13_X16DQ6_X32DQ3 AF19 -200 -1950 200 R 40 40 6 1 I
X IO_2A_24_AG14/CLK_2A_1P/DATA21/LVDS2A_12P/CDR/X4DQ27_X8DQ13_X16DQ6_X32DQ3 AG14 -200 -3050 200 R 40 40 6 1 I
X IO_2A_25_AG15/CLK_2A_1N/DATA20/LVDS2A_12N/CDR/X4DQ27_X8DQ13_X16DQ6_X32DQ3 AG15 -200 -2950 200 R 40 40 6 1 I
X IO_2A_26_AG16/RZQ_2A/LVDS2A_11P/NOCDR/X4DQ27_X8DQ13_X16DQ6_X32DQ3 AG16 -200 -2850 200 R 40 40 6 1 I
X IO_2A_34_AG18/DATA13/LVDS2A_7P/NOCDR/X4DQ26_X8DQ13_X16DQ6_X32DQ3 AG18 -200 -2050 200 R 40 40 6 1 I
X VREFB2AN0 W15 -200 -500 200 R 40 40 6 1 I
X IO_2A_13_Y15/CLKUSR/LVDS2A_18N/CDR/X4DQ29_X8DQ14_X16DQSN7/CQN7_X32DQ3 Y15 -200 -4150 200 R 40 40 6 1 I
X IO_2A_12_Y16/LVDS2A_18P/CDR/X4DQ29_X8DQ14_X16DQS7/CQ7_X32DQ3 Y16 -200 -4250 200 R 40 40 6 1 I
X IO_3B_21_G1/LVDS3B_14N/CDR/X4DQSN52_X8DQ26_X16DQ13_X32DQSN6/CQN6 G1 -200 -3350 200 R 40 40 7 1 I
X IO_3B_20_H1/LVDS3B_14P/CDR/X4DQS52_X8DQ26_X16DQ13_X32DQS6/CQ6 H1 -200 -3450 200 R 40 40 7 1 I
X IO_3B_28_H2/PLL_3B_CLKOUT1P,PLL_3B_CLKOUT1,PLL_3B_FB1/LVDS3B_10P/CDR/X4DQS51_X8DQS25/CQ25_X16DQ12_X32DQ6 H2 -200 -2650 200 R 40 40 7 1 I
X IO_3B_27_J2/LVDS3B_11N/NOCDR/X4DQ51_X8DQ25_X16DQ12_X32DQ6 J2 -200 -2750 200 R 40 40 7 1 I
X IO_3B_29_J3/PLL_3B_CLKOUT1N/LVDS3B_10N/CDR/X4DQSN51_X8DQSN25/CQN25_X16DQ12_X32DQ6 J3 -200 -2550 200 R 40 40 7 1 I
X IO_3B_15_K1/LVDS3B_17N/NOCDR/X4DQ53_X8DQ26_X16DQ13_X32DQ6 K1 -200 -3950 200 R 40 40 7 1 I
X IO_3B_26_K2/RZQ_3B/LVDS3B_11P/NOCDR/X4DQ51_X8DQ25_X16DQ12_X32DQ6 K2 -200 -2850 200 R 40 40 7 1 I
X IO_3B_32_K4/LVDS3B_8P/CDR/X4DQS50_X8DQ25_X16DQ12_X32DQ6 K4 -200 -2250 200 R 40 40 7 1 I
X IO_3B_14_L1/LVDS3B_17P/NOCDR/X4DQ53_X8DQ26_X16DQ13_X32DQ6 L1 -200 -4050 200 R 40 40 7 1 I
X IO_3B_24_L2/CLK_3B_1P/LVDS3B_12P/CDR/X4DQ51_X8DQ25_X16DQ12_X32DQ6 L2 -200 -3050 200 R 40 40 7 1 I
X IO_3B_25_L3/CLK_3B_1N/LVDS3B_12N/CDR/X4DQ51_X8DQ25_X16DQ12_X32DQ6 L3 -200 -2950 200 R 40 40 7 1 I
X IO_3B_33_L4/LVDS3B_8N/CDR/X4DQSN50_X8DQ25_X16DQ12_X32DQ6 L4 -200 -2150 200 R 40 40 7 1 I
X IO_3B_23_M1/CLK_3B_0N/LVDS3B_13N/NOCDR/X4DQ52_X8DQ26_X16DQ13_X32DQ6 M1 -200 -3150 200 R 40 40 7 1 I
X IO_3B_34_M3/LVDS3B_7P/NOCDR/X4DQ50_X8DQ25_X16DQ12_X32DQ6 M3 -200 -2050 200 R 40 40 7 1 I
X IO_3B_35_M4/LVDS3B_7N/NOCDR/X4DQ50_X8DQ25_X16DQ12_X32DQ6 M4 -200 -1950 200 R 40 40 7 1 I
X IO_3B_22_N1/CLK_3B_0P/LVDS3B_13P/NOCDR/X4DQ52_X8DQ26_X16DQ13_X32DQ6 N1 -200 -3250 200 R 40 40 7 1 I
X IO_3B_30_N2/LVDS3B_9P/NOCDR/X4DQ50_X8DQ25_X16DQ12_X32DQ6 N2 -200 -2450 200 R 40 40 7 1 I
X IO_3B_31_N3/LVDS3B_9N/NOCDR/X4DQ50_X8DQ25_X16DQ12_X32DQ6 N3 -200 -2350 200 R 40 40 7 1 I
X IO_3B_19_P2/PLL_3B_CLKOUT0N/LVDS3B_15N/NOCDR/X4DQ52_X8DQ26_X16DQ13_X32DQ6 P2 -200 -3550 200 R 40 40 7 1 I
X IO_3B_46_P3/LVDS3B_1P/NOCDR/X4DQ48_X8DQ24_X16DQ12_X32DQ6 P3 -200 -850 200 R 40 40 7 1 I
X IO_3B_47_P4/LVDS3B_1N/NOCDR/X4DQ48_X8DQ24_X16DQ12_X32DQ6 P4 -200 -750 200 R 40 40 7 1 I
X IO_3B_13_R1/LVDS3B_18N/CDR/X4DQ53_X8DQ26_X16DQSN13/CQN13_X32DQ6 R1 -200 -4150 200 R 40 40 7 1 I
X IO_3B_18_R2/PLL_3B_CLKOUT0P,PLL_3B_CLKOUT0,PLL_3B_FB0/LVDS3B_15P/NOCDR/X4DQ52_X8DQ26_X16DQ13_X32DQ6 R2 -200 -3650 200 R 40 40 7 1 I
X IO_3B_40_R4/LVDS3B_4P/CDR/X4DQS49_X8DQS24/CQ24_X16DQ12_X32DQ6 R4 -200 -1450 200 R 40 40 7 1 I
X IO_3B_41_R5/LVDS3B_4N/CDR/X4DQSN49_X8DQSN24/CQN24_X16DQ12_X32DQ6 R5 -200 -1350 200 R 40 40 7 1 I
X IO_3B_12_T1/LVDS3B_18P/CDR/X4DQ53_X8DQ26_X16DQS13/CQ13_X32DQ6 T1 -200 -4250 200 R 40 40 7 1 I
X IO_3B_16_T2/LVDS3B_16P/CDR/X4DQS53_X8DQS26/CQ26_X16DQ13_X32DQ6 T2 -200 -3850 200 R 40 40 7 1 I
X IO_3B_17_T3/LVDS3B_16N/CDR/X4DQSN53_X8DQSN26/CQN26_X16DQ13_X32DQ6 T3 -200 -3750 200 R 40 40 7 1 I
X IO_3B_38_T4/LVDS3B_5P/NOCDR/X4DQ49_X8DQ24_X16DQ12_X32DQ6 T4 -200 -1650 200 R 40 40 7 1 I
X VCCIO3B_1 T5 -200 0 200 R 40 40 7 1 I
X IO_3B_42_T6/LVDS3B_3P/NOCDR/X4DQ48_X8DQ24_X16DQ12_X32DQ6 T6 -200 -1250 200 R 40 40 7 1 I
X IO_3B_43_T7/LVDS3B_3N/NOCDR/X4DQ48_X8DQ24_X16DQ12_X32DQ6 T7 -200 -1150 200 R 40 40 7 1 I
X IO_3B_44_T8/LVDS3B_2P/CDR/X4DQS48_X8DQ24_X16DQ12_X32DQ6 T8 -200 -1050 200 R 40 40 7 1 I
X IO_3B_45_T9/LVDS3B_2N/CDR/X4DQSN48_X8DQ24_X16DQ12_X32DQ6 T9 -200 -950 200 R 40 40 7 1 I
X IO_3B_9_U1/LVDS3B_20N/CDR/X4DQSN54_X8DQ27_X16DQ13_X32DQ6 U1 -200 -4550 200 R 40 40 7 1 I
X IO_3B_10_U3/LVDS3B_19P/NOCDR/X4DQ54_X8DQ27_X16DQ13_X32DQ6 U3 -200 -4450 200 R 40 40 7 1 I
X IO_3B_11_U4/LVDS3B_19N/NOCDR/X4DQ54_X8DQ27_X16DQ13_X32DQ6 U4 -200 -4350 200 R 40 40 7 1 I
X IO_3B_39_U5/LVDS3B_5N/NOCDR/X4DQ49_X8DQ24_X16DQ12_X32DQ6 U5 -200 -1550 200 R 40 40 7 1 I
X IO_3B_6_U6/LVDS3B_21P/NOCDR/X4DQ54_X8DQ27_X16DQ13_X32DQ6 U6 -200 -4850 200 R 40 40 7 1 I
X VCCIO3B_2 U7 -200 -100 200 R 40 40 7 1 I
X IO_3B_36_U8/LVDS3B_6P/CDR/X4DQ49_X8DQ24_X16DQS12/CQ12_X32DQ6 U8 -200 -1850 200 R 40 40 7 1 I
X VREFB3BN0 U9 -200 -500 200 R 40 40 7 1 I
X IO_3B_8_V1/LVDS3B_20P/CDR/X4DQS54_X8DQ27_X16DQ13_X32DQ6 V1 -200 -4650 200 R 40 40 7 1 I
X IO_3B_3_V2/LVDS3B_23N/NOCDR/X4DQ55_X8DQ27_X16DQ13_X32DQ6 V2 -200 -5150 200 R 40 40 7 1 I
X IO_3B_1_V3/LVDS3B_24N/CDR/X4DQ55_X8DQ27_X16DQ13_X32DQ6 V3 -200 -5350 200 R 40 40 7 1 I
X VCCIO3B_3 V4 -200 -200 200 R 40 40 7 1 I
X IO_3B_4_V5/LVDS3B_22P/CDR/X4DQS55_X8DQS27/CQ27_X16DQ13_X32DQ6 V5 -200 -5050 200 R 40 40 7 1 I
X IO_3B_5_V6/LVDS3B_22N/CDR/X4DQSN55_X8DQSN27/CQN27_X16DQ13_X32DQ6 V6 -200 -4950 200 R 40 40 7 1 I
X IO_3B_7_V7/LVDS3B_21N/NOCDR/X4DQ54_X8DQ27_X16DQ13_X32DQ6 V7 -200 -4750 200 R 40 40 7 1 I
X IO_3B_37_V8/LVDS3B_6N/CDR/X4DQ49_X8DQ24_X16DQSN12/CQN12_X32DQ6 V8 -200 -1750 200 R 40 40 7 1 I
X IO_3B_2_W2/LVDS3B_23P/NOCDR/X4DQ55_X8DQ27_X16DQ13_X32DQ6 W2 -200 -5250 200 R 40 40 7 1 I
X IO_3B_0_W3/LVDS3B_24P/CDR/X4DQ55_X8DQ27_X16DQ13_X32DQ6 W3 -200 -5450 200 R 40 40 7 1 I
X IO_3A_33_AA1/LVDS3A_8N/CDR/X4DQSN58_X8DQ29_X16DQ14_X32DQ7 AA1 -200 -2050 200 R 40 40 8 1 I
X IO_3A_28_AA2/PLL_3A_CLKOUT1P,PLL_3A_CLKOUT1,PLL_3A_FB1/LVDS3A_10P/CDR/X4DQS59_X8DQS29/CQ29_X16DQ14_X32DQ7 AA2 -200 -2550 200 R 40 40 8 1 I
X IO_3A_26_AA3/RZQ_3A/LVDS3A_11P/NOCDR/X4DQ59_X8DQ29_X16DQ14_X32DQ7 AA3 -200 -2750 200 R 40 40 8 1 I
X IO_3A_27_AA4/LVDS3A_11N/NOCDR/X4DQ59_X8DQ29_X16DQ14_X32DQ7 AA4 -200 -2650 200 R 40 40 8 1 I
X VCCIO3A_1 AA5 -200 0 200 R 40 40 8 1 I
X IO_3A_24_AA6/CLK_3A_1P/LVDS3A_12P/CDR/X4DQ59_X8DQ29_X16DQ14_X32DQ7 AA6 -200 -2950 200 R 40 40 8 1 I
X IO_3A_25_AA7/CLK_3A_1N/LVDS3A_12N/CDR/X4DQ59_X8DQ29_X16DQ14_X32DQ7 AA7 -200 -2850 200 R 40 40 8 1 I
X IO_3A_37_AA8/LVDS3A_6N/CDR/X4DQ57_X8DQ28_X16DQSN14/CQN14_X32DQ7 AA8 -200 -1650 200 R 40 40 8 1 I
X IO_3A_36_AA9/LVDS3A_6P/CDR/X4DQ57_X8DQ28_X16DQS14/CQ14_X32DQ7 AA9 -200 -1750 200 R 40 40 8 1 I
X IO_3A_32_AB1/LVDS3A_8P/CDR/X4DQS58_X8DQ29_X16DQ14_X32DQ7 AB1 -200 -2150 200 R 40 40 8 1 I
X IO_3A_29_AB3/PLL_3A_CLKOUT1N/LVDS3A_10N/CDR/X4DQSN59_X8DQSN29/CQN29_X16DQ14_X32DQ7 AB3 -200 -2450 200 R 40 40 8 1 I
X IO_3A_35_AB4/LVDS3A_7N/NOCDR/X4DQ58_X8DQ29_X16DQ14_X32DQ7 AB4 -200 -1850 200 R 40 40 8 1 I
X IO_3A_31_AB5/LVDS3A_9N/NOCDR/X4DQ58_X8DQ29_X16DQ14_X32DQ7 AB5 -200 -2250 200 R 40 40 8 1 I
X IO_3A_30_AB6/LVDS3A_9P/NOCDR/X4DQ58_X8DQ29_X16DQ14_X32DQ7 AB6 -200 -2350 200 R 40 40 8 1 I
X IO_3A_18_AC1/PLL_3A_CLKOUT0P,PLL_3A_CLKOUT0,PLL_3A_FB0/LVDS3A_15P/NOCDR/X4DQ60_X8DQ30_X16DQ15_X32DQ7 AC1 -200 -3550 200 R 40 40 8 1 I
X IO_3A_19_AC2/PLL_3A_CLKOUT0N/LVDS3A_15N/NOCDR/X4DQ60_X8DQ30_X16DQ15_X32DQ7 AC2 -200 -3450 200 R 40 40 8 1 I
X IO_3A_23_AC3/CLK_3A_0N/LVDS3A_13N/NOCDR/X4DQ60_X8DQ30_X16DQ15_X32DQ7 AC3 -200 -3050 200 R 40 40 8 1 I
X IO_3A_34_AC5/LVDS3A_7P/NOCDR/X4DQ58_X8DQ29_X16DQ14_X32DQ7 AC5 -200 -1950 200 R 40 40 8 1 I
X IO_3A_6_AC6/LVDS3A_21P/NOCDR/X4DQ62_X8DQ31_X16DQ15_X32DQ7 AC6 -200 -4750 200 R 40 40 8 1 I
X IO_3A_7_AC7/LVDS3A_21N/NOCDR/X4DQ62_X8DQ31_X16DQ15_X32DQ7 AC7 -200 -4650 200 R 40 40 8 1 I
X IO_3A_17_AD2/LVDS3A_16N/CDR/X4DQSN61_X8DQSN30/CQN30_X16DQ15_X32DQ7 AD2 -200 -3650 200 R 40 40 8 1 I
X IO_3A_22_AD3/CLK_3A_0P/LVDS3A_13P/NOCDR/X4DQ60_X8DQ30_X16DQ15_X32DQ7 AD3 -200 -3150 200 R 40 40 8 1 I
X IO_3A_9_AD4/LVDS3A_20N/CDR/X4DQSN62_X8DQ31_X16DQ15_X32DQ7 AD4 -200 -4450 200 R 40 40 8 1 I
X IO_3A_20_AE1/LVDS3A_14P/CDR/X4DQS60_X8DQ30_X16DQ15_X32DQS7/CQ7 AE1 -200 -3350 200 R 40 40 8 1 I
X IO_3A_16_AE2/LVDS3A_16P/CDR/X4DQS61_X8DQS30/CQ30_X16DQ15_X32DQ7 AE2 -200 -3750 200 R 40 40 8 1 I
X IO_3A_8_AE4/LVDS3A_20P/CDR/X4DQS62_X8DQ31_X16DQ15_X32DQ7 AE4 -200 -4550 200 R 40 40 8 1 I
X IO_3A_5_AE6/LVDS3A_22N/CDR/X4DQSN63_X8DQSN31/CQN31_X16DQ15_X32DQ7 AE6 -200 -4850 200 R 40 40 8 1 I
X IO_3A_15_AF1/LVDS3A_17N/NOCDR/X4DQ61_X8DQ30_X16DQ15_X32DQ7 AF1 -200 -3850 200 R 40 40 8 1 I
X IO_3A_21_AF2/LVDS3A_14N/CDR/X4DQSN60_X8DQ30_X16DQ15_X32DQSN7/CQN7 AF2 -200 -3250 200 R 40 40 8 1 I
X IO_3A_13_AF3/LVDS3A_18N/CDR/X4DQ61_X8DQ30_X16DQSN15/CQN15_X32DQ7 AF3 -200 -4050 200 R 40 40 8 1 I
X IO_3A_4_AF6/LVDS3A_22P/CDR/X4DQS63_X8DQS31/CQ31_X16DQ15_X32DQ7 AF6 -200 -4950 200 R 40 40 8 1 I
X IO_3A_14_AG1/LVDS3A_17P/NOCDR/X4DQ61_X8DQ30_X16DQ15_X32DQ7 AG1 -200 -3950 200 R 40 40 8 1 I
X IO_3A_12_AG3/LVDS3A_18P/CDR/X4DQ61_X8DQ30_X16DQS15/CQ15_X32DQ7 AG3 -200 -4150 200 R 40 40 8 1 I
X IO_3A_10_AH2/LVDS3A_19P/NOCDR/X4DQ62_X8DQ31_X16DQ15_X32DQ7 AH2 -200 -4350 200 R 40 40 8 1 I
X IO_3A_11_AH3/LVDS3A_19N/NOCDR/X4DQ62_X8DQ31_X16DQ15_X32DQ7 AH3 -200 -4250 200 R 40 40 8 1 I
X IO_3A_46_W4/LVDS3A_1P/NOCDR/X4DQ56_X8DQ28_X16DQ14_X32DQ7 W4 -200 -750 200 R 40 40 8 1 I
X IO_3A_40_W5/LVDS3A_4P/CDR/X4DQS57_X8DQS28/CQ28_X16DQ14_X32DQ7 W5 -200 -1350 200 R 40 40 8 1 I
X VCCIO3A_2 W6 -200 -100 200 R 40 40 8 1 I
X IO_3A_45_W7/LVDS3A_2N/CDR/X4DQSN56_X8DQ28_X16DQ14_X32DQ7 W7 -200 -850 200 R 40 40 8 1 I
X IO_3A_44_W8/LVDS3A_2P/CDR/X4DQS56_X8DQ28_X16DQ14_X32DQ7 W8 -200 -950 200 R 40 40 8 1 I
X VREFB3AN0 W9 -200 -400 200 R 40 40 8 1 I
X IO_3A_38_Y1/LVDS3A_5P/NOCDR/X4DQ57_X8DQ28_X16DQ14_X32DQ7 Y1 -200 -1550 200 R 40 40 8 1 I
X IO_3A_39_Y2/LVDS3A_5N/NOCDR/X4DQ57_X8DQ28_X16DQ14_X32DQ7 Y2 -200 -1450 200 R 40 40 8 1 I
X IO_3A_47_Y4/LVDS3A_1N/NOCDR/X4DQ56_X8DQ28_X16DQ14_X32DQ7 Y4 -200 -650 200 R 40 40 8 1 I
X IO_3A_41_Y5/LVDS3A_4N/CDR/X4DQSN57_X8DQSN28/CQN28_X16DQ14_X32DQ7 Y5 -200 -1250 200 R 40 40 8 1 I
X IO_3A_43_Y6/LVDS3A_3N/NOCDR/X4DQ56_X8DQ28_X16DQ14_X32DQ7 Y6 -200 -1050 200 R 40 40 8 1 I
X IO_3A_42_Y7/LVDS3A_3P/NOCDR/X4DQ56_X8DQ28_X16DQ14_X32DQ7 Y7 -200 -1150 200 R 40 40 8 1 I
X VCCIO3A_3 Y8 -200 -200 200 R 40 40 8 1 I
X CSS_AB8/MSEL2 AB8 -200 -800 200 R 40 40 9 1 I
X CSS_AB9/NCE AB9 -200 -1800 200 R 40 40 9 1 I
X CSS_AC10/TDI AC10 -200 -400 200 R 40 40 9 1 I
X CSS_AC8/NCONFIG AC8 -200 -1600 200 R 40 40 9 1 I
X CSS_AD7/MSEL1 AD7 -200 -700 200 R 40 40 9 1 I
X CSS_AD8/NIO_PULLUP AD8 -200 -1000 200 R 40 40 9 1 I
X CSS_AD9/DCLK AD9 -200 -2800 200 R 40 40 9 1 I
X CSS_AE7/MSEL0 AE7 -200 -600 200 R 40 40 9 1 I
X CSS_AE9/AS_DATA0,ASDO AE9 -200 -2300 200 R 40 40 9 1 I
X CSS_AF7/NSTATUS AF7 -200 -1200 200 R 40 40 9 1 I
X CSS_AF8/TRST AF8 -200 -200 200 R 40 40 9 1 I
X CSS_AF9/NCSO2 AF9 -200 -2100 200 R 40 40 9 1 I
X CSS_AG5/AS_DATA2 AG5 -200 -2500 200 R 40 40 9 1 I
X CSS_AG6/AS_DATA1 AG6 -200 -2400 200 R 40 40 9 1 I
X CSS_AG8/CONF_DONE AG8 -200 -1400 200 R 40 40 9 1 I
X CSS_AH5/AS_DATA3 AH5 -200 -2600 200 R 40 40 9 1 I
X CSS_AH6/TMS AH6 -200 -100 200 R 40 40 9 1 I
X CSS_AH7/NCSO1 AH7 -200 -2000 200 R 40 40 9 1 I
X CSS_AH8/NCSO0 AH8 -200 -1900 200 R 40 40 9 1 I
X CSS_W10/TDO W10 -200 0 200 R 40 40 9 1 I
X CSS_Y9/TCK Y9 -200 -300 200 R 40 40 9 1 I
X VSIGP_0 E10 -200 -300 200 R 40 40 10 1 I
X VSIGN_0 E11 -200 -400 200 R 40 40 10 1 I
X VSIGP_1 F11 -200 -600 200 R 40 40 10 1 I
X ADCGND G10 950 -700 200 L 40 40 10 1 I
X VSIGN_1 G11 -200 -700 200 R 40 40 10 1 I
X TEMPDIODEN H10 -200 -100 200 R 40 40 10 1 I
X TEMPDIODEP H11 -200 0 200 R 40 40 10 1 I
X VREFN_ADC J10 950 -550 200 L 40 40 10 1 I
X VREFP_ADC K10 950 -350 200 L 40 40 10 1 I
X VCC_1 L11 -200 0 200 R 50 50 11 1 P
X VCC_2 L12 -200 -100 200 R 50 50 11 1 P
X VCC_3 L16 -200 -200 200 R 50 50 11 1 P
X VCC_4 L17 -200 -300 200 R 50 50 11 1 P
X VCC_5 L18 -200 -400 200 R 50 50 11 1 P
X VCC_6 L19 -200 -500 200 R 50 50 11 1 P
X VCC_7 M10 -200 -600 200 R 50 50 11 1 P
X VCC_8 M11 -200 -700 200 R 50 50 11 1 P
X VCCPT_1 M14 1100 -1350 200 L 50 50 11 1 P
X VCC_9 M15 -200 -800 200 R 50 50 11 1 P
X VCC_10 M16 -200 -900 200 R 50 50 11 1 P
X VCCPT_2 M18 1100 -1450 200 L 50 50 11 1 P
X VCC_11 M19 -200 -1000 200 R 50 50 11 1 P
X VCC_12 M20 -200 -1100 200 R 50 50 11 1 P
X VCC_13 N10 -200 -1200 200 R 50 50 11 1 P
X VCCP_1 N11 1100 -550 200 L 50 50 11 1 P
X VCC_14 N12 -200 -1300 200 R 50 50 11 1 P
X VCC_15 N13 -200 -1400 200 R 50 50 11 1 P
X VCC_16 N15 -200 -1500 200 R 50 50 11 1 P
X VCC_17 N16 -200 -1600 200 R 50 50 11 1 P
X VCCP_2 N17 1100 -650 200 L 50 50 11 1 P
X VCC_18 N18 -200 -1700 200 R 50 50 11 1 P
X VCC_19 N20 -200 -1800 200 R 50 50 11 1 P
X VCC_20 P10 -200 -1900 200 R 50 50 11 1 P
X VCC_21 P12 -200 -2000 200 R 50 50 11 1 P
X VCCA_PLL_1 P13 1100 -3100 200 L 50 50 11 1 P
X VCC_22 P14 -200 -2100 200 R 50 50 11 1 P
X VCCA_PLL_2 P15 1100 -3200 200 L 50 50 11 1 P
X VCC_23 P17 -200 -2200 200 R 50 50 11 1 P
X VCC_24 P18 -200 -2300 200 R 50 50 11 1 P
X VCC_25 P19 -200 -2400 200 R 50 50 11 1 P
X VCC_26 P20 -200 -2500 200 R 50 50 11 1 P
X VCC_27 R10 -200 -2600 200 R 50 50 11 1 P
X VCC_28 R11 -200 -2700 200 R 50 50 11 1 P
X VCC_29 R14 -200 -2800 200 R 50 50 11 1 P
X VCC_30 R15 -200 -2900 200 R 50 50 11 1 P
X VCC_31 R16 -200 -3000 200 R 50 50 11 1 P
X VCC_32 R19 -200 -3100 200 R 50 50 11 1 P
X VCC_33 R20 -200 -3200 200 R 50 50 11 1 P
X VCC_34 T11 -200 -3300 200 R 50 50 11 1 P
X GNDSENSE T12 1100 -200 200 L 50 50 11 1 P
X VCCLSENSE T13 1100 -100 200 L 50 50 11 1 P
X VCC_35 T14 -200 -3400 200 R 50 50 11 1 P
X VCC_36 T16 -200 -3500 200 R 50 50 11 1 P
X VCC_37 T17 -200 -3600 200 R 50 50 11 1 P
X VCC_38 T18 -200 -3700 200 R 50 50 11 1 P
X VCC_39 T19 -200 -3800 200 R 50 50 11 1 P
X VCC_40 U10 -200 -3900 200 R 50 50 11 1 P
X VCCP_3 U11 1100 -750 200 L 50 50 11 1 P
X VCCP_4 U13 1100 -850 200 L 50 50 11 1 P
X VCC_41 U14 -200 -4000 200 R 50 50 11 1 P
X VCC_42 U15 -200 -4100 200 R 50 50 11 1 P
X VCCP_5 U16 1100 -950 200 L 50 50 11 1 P
X VCC_43 U18 -200 -4200 200 R 50 50 11 1 P
X VCC_44 U19 -200 -4300 200 R 50 50 11 1 P
X VCC_45 U20 -200 -4400 200 R 50 50 11 1 P
X VCC_46 V10 -200 -4500 200 R 50 50 11 1 P
X VCC_47 V11 -200 -4600 200 R 50 50 11 1 P
X VCCPT_3 V12 1100 -1550 200 L 50 50 11 1 P
X VCC_48 V13 -200 -4700 200 R 50 50 11 1 P
X VCC_49 V15 -200 -4800 200 R 50 50 11 1 P
X VCC_50 V16 -200 -4900 200 R 50 50 11 1 P
X VCC_51 V17 -200 -5000 200 R 50 50 11 1 P
X VCCPT_4 V18 1100 -1650 200 L 50 50 11 1 P
X VCC_52 V20 -200 -5100 200 R 50 50 11 1 P
X VCC_53 W12 -200 -5200 200 R 50 50 11 1 P
X VCCBAT W13 1100 -2550 200 L 50 50 11 1 P
X VCCPGM_1 W14 1100 -2050 200 L 50 50 11 1 P
X VCC_54 W18 -200 -5300 200 R 50 50 11 1 P
X VCC_55 W19 -200 -5400 200 R 50 50 11 1 P
X VCCPGM_2 Y14 1100 -2150 200 L 50 50 11 1 P
X DNU_1 AH23 1200 -900 200 L 40 40 12 1 I
X DNU_2 AH24 1200 -1000 200 L 40 40 12 1 I
X RREF_BL AH25 1200 -600 200 L 40 40 12 1 I
X RREF_TL C28 1200 -700 200 L 40 40 12 1 I
X VCCH_GXBL_1 M22 -200 0 200 R 40 40 12 1 I
X VCCT_GXBL1D_1 M23 -200 -1200 200 R 40 40 12 1 I
X VCCT_GXBL1D_2 M24 -200 -1300 200 R 40 40 12 1 I
X VCCR_GXBL1D_1 P23 -200 -600 200 R 40 40 12 1 I
X VCCR_GXBL1D_2 P24 -200 -700 200 R 40 40 12 1 I
X VCCERAM_1 R12 1200 0 200 L 40 40 12 1 I
X VCCERAM_2 R17 1200 -100 200 L 40 40 12 1 I
X VCCH_GXBL_2 T22 -200 -100 200 R 40 40 12 1 I
X VCCT_GXBL1C_1 T23 -200 -900 200 R 40 40 12 1 I
X VCCT_GXBL1C_2 T24 -200 -1000 200 R 40 40 12 1 I
X VCCR_GXBL1C_1 V23 -200 -300 200 R 40 40 12 1 I
X VCCR_GXBL1C_2 V24 -200 -400 200 R 40 40 12 1 I
X DNU_5 Y10 1200 -1300 200 L 40 40 12 1 I
X DNU_3 Y11 1200 -1100 200 L 40 40 12 1 I
X DNU_4 Y12 1200 -1200 200 L 40 40 12 1 I
X GND_10 A10 -200 -900 200 R 50 50 13 1 P
X GND_11 A15 -200 -1000 200 R 50 50 13 1 P
X GND_12 A20 -200 -1100 200 R 50 50 13 1 P
X GND_13 A25 -200 -1200 200 R 50 50 13 1 P
X GND_14 A5 -200 -1300 200 R 50 50 13 1 P
X GND_15 AA10 -200 -1400 200 R 50 50 13 1 P
X GND_16 AA24 -200 -1500 200 R 50 50 13 1 P
X GND_17 AA25 -200 -1600 200 R 50 50 13 1 P
X GND_18 AA26 -200 -1700 200 R 50 50 13 1 P
X GND_1 AB10 -200 0 200 R 50 50 13 1 P
X GND_19 AB17 -200 -1800 200 R 50 50 13 1 P
X GND_20 AB2 -200 -1900 200 R 50 50 13 1 P
X GND_21 AB22 -200 -2000 200 R 50 50 13 1 P
X GND_22 AB24 -200 -2100 200 R 50 50 13 1 P
X GND_23 AB27 -200 -2200 200 R 50 50 13 1 P
X GND_24 AB28 -200 -2300 200 R 50 50 13 1 P
X GND_25 AB7 -200 -2400 200 R 50 50 13 1 P
X GND_26 AC24 -200 -2500 200 R 50 50 13 1 P
X GND_27 AC25 -200 -2600 200 R 50 50 13 1 P
X GND_28 AC26 -200 -2700 200 R 50 50 13 1 P
X GND_29 AC4 -200 -2800 200 R 50 50 13 1 P
X GND_30 AC9 -200 -2900 200 R 50 50 13 1 P
X GND_31 AD1 -200 -3000 200 R 50 50 13 1 P
X GND_2 AD10 -200 -100 200 R 50 50 13 1 P
X GND_32 AD11 -200 -3100 200 R 50 50 13 1 P
X GND_33 AD16 -200 -3200 200 R 50 50 13 1 P
X GND_34 AD21 -200 -3300 200 R 50 50 13 1 P
X GND_35 AD24 -200 -3400 200 R 50 50 13 1 P
X GND_36 AD27 -200 -3500 200 R 50 50 13 1 P
X GND_37 AD28 -200 -3600 200 R 50 50 13 1 P
X GND_38 AD6 -200 -3700 200 R 50 50 13 1 P
X GND_39 AE13 -200 -3800 200 R 50 50 13 1 P
X GND_40 AE18 -200 -3900 200 R 50 50 13 1 P
X GND_41 AE24 -200 -4000 200 R 50 50 13 1 P
X GND_42 AE25 -200 -4100 200 R 50 50 13 1 P
X GND_43 AE26 -200 -4200 200 R 50 50 13 1 P
X GND_44 AE3 -200 -4300 200 R 50 50 13 1 P
X GND_45 AE8 -200 -4400 200 R 50 50 13 1 P
X GND_46 AF10 -200 -4500 200 R 50 50 13 1 P
X GND_47 AF15 -200 -4600 200 R 50 50 13 1 P
X GND_48 AF20 -200 -4700 200 R 50 50 13 1 P
X GND_49 AF24 -200 -4800 200 R 50 50 13 1 P
X GND_50 AF27 -200 -4900 200 R 50 50 13 1 P
X GND_51 AF28 1050 0 200 L 50 50 13 1 P
X GND_52 AF5 1050 -100 200 L 50 50 13 1 P
X GND_53 AG12 1050 -200 200 L 50 50 13 1 P
X GND_54 AG17 1050 -300 200 L 50 50 13 1 P
X GND_55 AG2 1050 -400 200 L 50 50 13 1 P
X GND_56 AG22 1050 -500 200 L 50 50 13 1 P
X GND_57 AG24 1050 -600 200 L 50 50 13 1 P
X GND_58 AG25 1050 -700 200 L 50 50 13 1 P
X GND_59 AG26 1050 -800 200 L 50 50 13 1 P
X GND_60 AG7 1050 -900 200 L 50 50 13 1 P
X GND_61 AH14 1050 -1000 200 L 50 50 13 1 P
X GND_62 AH19 1050 -1100 200 L 50 50 13 1 P
X GND_63 AH26 1050 -1200 200 L 50 50 13 1 P
X GND_64 AH27 1050 -1300 200 L 50 50 13 1 P
X GND_65 AH4 1050 -1400 200 L 50 50 13 1 P
X GND_66 AH9 1050 -1500 200 L 50 50 13 1 P
X GND_67 B17 1050 -1600 200 L 50 50 13 1 P
X GND_68 B2 1050 -1700 200 L 50 50 13 1 P
X GND_69 B22 1050 -1800 200 L 50 50 13 1 P
X GND_70 B27 1050 -1900 200 L 50 50 13 1 P
X GND_71 B28 1050 -2000 200 L 50 50 13 1 P
X GND_72 B7 1050 -2100 200 L 50 50 13 1 P
X GND_73 C19 1050 -2200 200 L 50 50 13 1 P
X GND_74 C24 1050 -2300 200 L 50 50 13 1 P
X GND_75 C25 1050 -2400 200 L 50 50 13 1 P
X GND_76 C26 1050 -2500 200 L 50 50 13 1 P
X GND_77 C27 1050 -2600 200 L 50 50 13 1 P
X GND_78 C4 1050 -2700 200 L 50 50 13 1 P
X GND_79 C9 1050 -2800 200 L 50 50 13 1 P
X GND_80 D1 1050 -2900 200 L 50 50 13 1 P
X GND_81 D11 1050 -3000 200 L 50 50 13 1 P
X GND_82 D16 1050 -3100 200 L 50 50 13 1 P
X GND_83 D21 1050 -3200 200 L 50 50 13 1 P
X GND_84 D24 1050 -3300 200 L 50 50 13 1 P
X GND_85 D27 1050 -3400 200 L 50 50 13 1 P
X GND_86 D28 1050 -3500 200 L 50 50 13 1 P
X GND_87 D6 1050 -3600 200 L 50 50 13 1 P
X GND_88 E13 1050 -3700 200 L 50 50 13 1 P
X GND_89 E24 1050 -3800 200 L 50 50 13 1 P
X GND_90 E25 1050 -3900 200 L 50 50 13 1 P
X GND_91 E26 1050 -4000 200 L 50 50 13 1 P
X GND_92 E3 1050 -4100 200 L 50 50 13 1 P
X GND_93 E8 1050 -4200 200 L 50 50 13 1 P
X GND_94 F10 1050 -4300 200 L 50 50 13 1 P
X GND_95 F20 1050 -4400 200 L 50 50 13 1 P
X GND_96 F24 1050 -4500 200 L 50 50 13 1 P
X GND_97 F27 1050 -4600 200 L 50 50 13 1 P
X GND_98 F28 1050 -4700 200 L 50 50 13 1 P
X GND_99 F5 1050 -4800 200 L 50 50 13 1 P
X GND_100 G12 1050 -4900 200 L 50 50 13 1 P
X GND_4 H13 -200 -300 200 R 50 50 13 1 P
X GND_3 J13 -200 -200 200 R 50 50 13 1 P
X GND_9 J14 -200 -800 200 R 50 50 13 1 P
X GND_5 K14 -200 -400 200 R 50 50 13 1 P
X GND_6 L13 -200 -500 200 R 50 50 13 1 P
X GND_7 L14 -200 -600 200 R 50 50 13 1 P
X GND_8 M13 -200 -700 200 R 50 50 13 1 P
X GND_101 G17 -200 0 200 R 50 50 14 1 P
X GND_102 G2 -200 -100 200 R 50 50 14 1 P
X GND_103 G22 -200 -200 200 R 50 50 14 1 P
X GND_104 G24 -200 -300 200 R 50 50 14 1 P
X GND_105 G25 -200 -400 200 R 50 50 14 1 P
X GND_106 G26 -200 -500 200 R 50 50 14 1 P
X GND_107 H14 -200 -600 200 R 50 50 14 1 P
X GND_108 H24 -200 -700 200 R 50 50 14 1 P
X GND_109 H27 -200 -800 200 R 50 50 14 1 P
X GND_110 H28 -200 -900 200 R 50 50 14 1 P
X GND_111 H4 -200 -1000 200 R 50 50 14 1 P
X GND_112 J1 -200 -1100 200 R 50 50 14 1 P
X GND_113 J11 -200 -1200 200 R 50 50 14 1 P
X GND_114 J16 -200 -1300 200 R 50 50 14 1 P
X GND_115 J21 -200 -1400 200 R 50 50 14 1 P
X GND_116 J24 -200 -1500 200 R 50 50 14 1 P
X GND_117 J25 -200 -1600 200 R 50 50 14 1 P
X GND_118 J26 -200 -1700 200 R 50 50 14 1 P
X GND_119 J6 -200 -1800 200 R 50 50 14 1 P
X GND_120 K13 -200 -1900 200 R 50 50 14 1 P
X GND_121 K24 -200 -2000 200 R 50 50 14 1 P
X GND_122 K27 -200 -2100 200 R 50 50 14 1 P
X GND_123 K28 -200 -2200 200 R 50 50 14 1 P
X GND_124 K3 -200 -2300 200 R 50 50 14 1 P
X GND_125 L10 -200 -2400 200 R 50 50 14 1 P
X GND_126 L15 -200 -2500 200 R 50 50 14 1 P
X GND_127 L20 -200 -2600 200 R 50 50 14 1 P
X GND_128 L21 -200 -2700 200 R 50 50 14 1 P
X GND_129 L22 -200 -2800 200 R 50 50 14 1 P
X GND_130 L23 -200 -2900 200 R 50 50 14 1 P
X GND_131 L24 -200 -3000 200 R 50 50 14 1 P
X GND_132 L25 -200 -3100 200 R 50 50 14 1 P
X GND_133 L26 -200 -3200 200 R 50 50 14 1 P
X GND_134 M12 -200 -3300 200 R 50 50 14 1 P
X GND_135 M17 -200 -3400 200 R 50 50 14 1 P
X GND_136 M2 -200 -3500 200 R 50 50 14 1 P
X GND_137 M21 -200 -3600 200 R 50 50 14 1 P
X GND_138 M27 -200 -3700 200 R 50 50 14 1 P
X GND_139 M28 -200 -3800 200 R 50 50 14 1 P
X GND_140 N14 -200 -3900 200 R 50 50 14 1 P
X GND_141 N19 -200 -4000 200 R 50 50 14 1 P
X GND_142 N21 -200 -4100 200 R 50 50 14 1 P
X GND_143 N22 -200 -4200 200 R 50 50 14 1 P
X GND_144 N25 -200 -4300 200 R 50 50 14 1 P
X GND_145 N26 -200 -4400 200 R 50 50 14 1 P
X GND_146 N4 -200 -4500 200 R 50 50 14 1 P
X GND_147 N9 -200 -4600 200 R 50 50 14 1 P
X GND_148 P1 -200 -4700 200 R 50 50 14 1 P
X GND_149 P11 -200 -4800 200 R 50 50 14 1 P
X GND_150 P16 -200 -4900 200 R 50 50 14 1 P
X GND_151 P21 1150 0 200 L 50 50 14 1 P
X GND_152 P22 1150 -100 200 L 50 50 14 1 P
X GND_153 P27 1150 -200 200 L 50 50 14 1 P
X GND_154 P28 1150 -300 200 L 50 50 14 1 P
X GND_155 R13 1150 -400 200 L 50 50 14 1 P
X GND_156 R18 1150 -500 200 L 50 50 14 1 P
X GND_157 R21 1150 -600 200 L 50 50 14 1 P
X GND_158 R22 1150 -700 200 L 50 50 14 1 P
X GND_159 R25 1150 -800 200 L 50 50 14 1 P
X GND_160 R26 1150 -900 200 L 50 50 14 1 P
X GND_161 R3 1150 -1000 200 L 50 50 14 1 P
X GND_162 R8 1150 -1100 200 L 50 50 14 1 P
X GND_163 T10 1150 -1200 200 L 50 50 14 1 P
X GND_164 T15 1150 -1300 200 L 50 50 14 1 P
X GND_165 T20 1150 -1400 200 L 50 50 14 1 P
X GND_166 T21 1150 -1500 200 L 50 50 14 1 P
X GND_167 T27 1150 -1600 200 L 50 50 14 1 P
X GND_168 T28 1150 -1700 200 L 50 50 14 1 P
X GND_169 U12 1150 -1800 200 L 50 50 14 1 P
X GND_170 U17 1150 -1900 200 L 50 50 14 1 P
X GND_171 U2 1150 -2000 200 L 50 50 14 1 P
X GND_172 U21 1150 -2100 200 L 50 50 14 1 P
X GND_173 U22 1150 -2200 200 L 50 50 14 1 P
X GND_174 U25 1150 -2300 200 L 50 50 14 1 P
X GND_175 U26 1150 -2400 200 L 50 50 14 1 P
X GND_176 V14 1150 -2500 200 L 50 50 14 1 P
X GND_177 V19 1150 -2600 200 L 50 50 14 1 P
X GND_178 V21 1150 -2700 200 L 50 50 14 1 P
X GND_179 V22 1150 -2800 200 L 50 50 14 1 P
X GND_180 V27 1150 -2900 200 L 50 50 14 1 P
X GND_181 V28 1150 -3000 200 L 50 50 14 1 P
X GND_182 V9 1150 -3100 200 L 50 50 14 1 P
X GND_183 W1 1150 -3200 200 L 50 50 14 1 P
X GND_184 W11 1150 -3300 200 L 50 50 14 1 P
X GND_185 W16 1150 -3400 200 L 50 50 14 1 P
X GND_186 W22 1150 -3500 200 L 50 50 14 1 P
X GND_187 W25 1150 -3600 200 L 50 50 14 1 P
X GND_188 W26 1150 -3700 200 L 50 50 14 1 P
X GND_189 Y13 1150 -3800 200 L 50 50 14 1 P
X GND_190 Y22 1150 -3900 200 L 50 50 14 1 P
X GND_191 Y23 1150 -4000 200 L 50 50 14 1 P
X GND_192 Y24 1150 -4100 200 L 50 50 14 1 P
X GND_193 Y27 1150 -4200 200 L 50 50 14 1 P
X GND_194 Y28 1150 -4300 200 L 50 50 14 1 P
X GND_195 Y3 1150 -4400 200 L 50 50 14 1 P
X NC_64 A2 950 -1200 200 L 50 50 15 1 P
X NC_65 A3 950 -1300 200 L 50 50 15 1 P
X NC_68 A4 950 -1600 200 L 50 50 15 1 P
X NC_33 A6 -200 -3200 200 R 50 50 15 1 P
X NC_32 A7 -200 -3100 200 R 50 50 15 1 P
X NC_100 AD5 950 -4800 200 L 50 50 15 1 P
X NC_101 AE5 950 -4900 200 L 50 50 15 1 P
X NC_98 AF4 950 -4600 200 L 50 50 15 1 P
X NC_99 AG4 950 -4700 200 L 50 50 15 1 P
X NC_47 B1 -200 -4600 200 R 50 50 15 1 P
X NC_70 B3 950 -1800 200 L 50 50 15 1 P
X NC_69 B4 950 -1700 200 L 50 50 15 1 P
X NC_39 B5 -200 -3800 200 R 50 50 15 1 P
X NC_38 B6 -200 -3700 200 R 50 50 15 1 P
X NC_45 C1 -200 -4400 200 R 50 50 15 1 P
X NC_61 C2 950 -900 200 L 50 50 15 1 P
X NC_71 C3 950 -1900 200 L 50 50 15 1 P
X NC_37 C5 -200 -3600 200 R 50 50 15 1 P
X NC_36 C6 -200 -3500 200 R 50 50 15 1 P
X NC_31 C7 -200 -3000 200 R 50 50 15 1 P
X NC_6 D12 -200 -500 200 R 50 50 15 1 P
X NC_60 D2 950 -800 200 L 50 50 15 1 P
X NC_62 D3 950 -1000 200 L 50 50 15 1 P
X NC_63 D4 950 -1100 200 L 50 50 15 1 P
X NC_42 D5 -200 -4100 200 R 50 50 15 1 P
X NC_30 D7 -200 -2900 200 R 50 50 15 1 P
X NC_43 E1 -200 -4200 200 R 50 50 15 1 P
X NC_14 E12 -200 -1300 200 R 50 50 15 1 P
X NC_59 E2 950 -700 200 L 50 50 15 1 P
X NC_67 E4 950 -1500 200 L 50 50 15 1 P
X NC_40 E5 -200 -3900 200 R 50 50 15 1 P
X NC_35 E6 -200 -3400 200 R 50 50 15 1 P
X NC_34 E7 -200 -3300 200 R 50 50 15 1 P
X NC_41 F1 -200 -4000 200 R 50 50 15 1 P
X NC_4 F12 -200 -300 200 R 50 50 15 1 P
X NC_17 F13 -200 -1600 200 R 50 50 15 1 P
X NC_9 F14 -200 -800 200 R 50 50 15 1 P
X NC_13 F16 -200 -1200 200 R 50 50 15 1 P
X NC_57 F2 950 -500 200 L 50 50 15 1 P
X NC_55 F3 950 -300 200 L 50 50 15 1 P
X NC_66 F4 950 -1400 200 L 50 50 15 1 P
X NC_27 F6 -200 -2600 200 R 50 50 15 1 P
X NC_26 F7 -200 -2500 200 R 50 50 15 1 P
X NC_28 F8 -200 -2700 200 R 50 50 15 1 P
X NC_21 F9 -200 -2000 200 R 50 50 15 1 P
X NC_10 G13 -200 -900 200 R 50 50 15 1 P
X NC_1 G14 -200 0 200 R 50 50 15 1 P
X NC_15 G15 -200 -1400 200 R 50 50 15 1 P
X NC_5 G16 -200 -400 200 R 50 50 15 1 P
X NC_53 G3 950 -100 200 L 50 50 15 1 P
X NC_90 G4 950 -3800 200 L 50 50 15 1 P
X NC_72 G5 950 -2000 200 L 50 50 15 1 P
X NC_73 G6 950 -2100 200 L 50 50 15 1 P
X NC_52 G7 950 0 200 L 50 50 15 1 P
X NC_29 G8 -200 -2800 200 R 50 50 15 1 P
X NC_20 G9 -200 -1900 200 R 50 50 15 1 P
X NC_8 H12 -200 -700 200 R 50 50 15 1 P
X NC_12 H15 -200 -1100 200 R 50 50 15 1 P
X NC_49 H3 -200 -4800 200 R 50 50 15 1 P
X NC_91 H5 950 -3900 200 L 50 50 15 1 P
X NC_96 H6 950 -4400 200 L 50 50 15 1 P
X NC_97 H7 950 -4500 200 L 50 50 15 1 P
X NC_25 H8 -200 -2400 200 R 50 50 15 1 P
X NC_50 H9 -200 -4900 200 R 50 50 15 1 P
X NC_7 J12 -200 -600 200 R 50 50 15 1 P
X NC_11 J15 -200 -1000 200 R 50 50 15 1 P
X NC_51 J4 -200 -5000 200 R 50 50 15 1 P
X NC_79 J5 950 -2700 200 L 50 50 15 1 P
X NC_89 J7 950 -3700 200 L 50 50 15 1 P
X NC_24 J8 -200 -2300 200 R 50 50 15 1 P
X NC_18 J9 -200 -1700 200 R 50 50 15 1 P
X NC_2 K11 -200 -100 200 R 50 50 15 1 P
X NC_3 K12 -200 -200 200 R 50 50 15 1 P
X NC_16 K15 -200 -1500 200 R 50 50 15 1 P
X NC_78 K5 950 -2600 200 L 50 50 15 1 P
X NC_93 K6 950 -4100 200 L 50 50 15 1 P
X NC_88 K7 950 -3600 200 L 50 50 15 1 P
X NC_48 K8 -200 -4700 200 R 50 50 15 1 P
X NC_19 K9 -200 -1800 200 R 50 50 15 1 P
X NC_58 L5 950 -600 200 L 50 50 15 1 P
X NC_92 L6 950 -4000 200 L 50 50 15 1 P
X NC_86 L7 950 -3400 200 L 50 50 15 1 P
X NC_22 L8 -200 -2100 200 R 50 50 15 1 P
X NC_23 L9 -200 -2200 200 R 50 50 15 1 P
X NC_76 M5 950 -2400 200 L 50 50 15 1 P
X NC_77 M6 950 -2500 200 L 50 50 15 1 P
X NC_56 M7 950 -400 200 L 50 50 15 1 P
X NC_87 M8 950 -3500 200 L 50 50 15 1 P
X NC_44 M9 -200 -4300 200 R 50 50 15 1 P
X NC_74 N5 950 -2200 200 L 50 50 15 1 P
X NC_82 N6 950 -3000 200 L 50 50 15 1 P
X NC_94 N7 950 -4200 200 L 50 50 15 1 P
X NC_95 N8 950 -4300 200 L 50 50 15 1 P
X NC_75 P5 950 -2300 200 L 50 50 15 1 P
X NC_54 P6 950 -200 200 L 50 50 15 1 P
X NC_83 P7 950 -3100 200 L 50 50 15 1 P
X NC_85 P8 950 -3300 200 L 50 50 15 1 P
X NC_84 P9 950 -3200 200 L 50 50 15 1 P
X NC_80 R6 950 -2800 200 L 50 50 15 1 P
X NC_81 R7 950 -2900 200 L 50 50 15 1 P
X NC_46 R9 -200 -4500 200 R 50 50 15 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_10M08SAU169C8G
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_10M08SAU169C8G IC 0 40 Y Y 11 L N
F0 "IC" 0 850 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_10M08SAU169C8G" 0 750 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" 0 250 50 H I L CNN
F3 "" 2270 20795 50 H I L CNN
F4 "169-UBGA (11x11)" 0 550 50 H I L CNN "Chip Set"
F5 "Intel" 0 650 50 H I L CNN "Manufacturer"
F6 "10M08SAU169C8G" 0 450 50 H I L CNN "MPN"
F7 "544-3135-ND" 0 350 50 H I L CNN "Digi-Key_PN"
DRAW
S 0 100 500 -2300 1 1 0 N
S 0 100 1150 -1300 2 1 0 N
S 0 100 1400 -1000 3 1 0 N
S 0 100 1000 -2900 4 1 0 N
S 0 100 900 -1600 5 1 0 N
S 0 100 900 -1600 6 1 0 N
S 0 100 900 -2000 7 1 0 N
S 0 100 1200 -1900 8 1 0 N
S 0 100 1250 -1200 9 1 0 N
S 0 100 500 -300 10 1 0 N
S 0 100 350 -1400 11 1 0 N
X VCCIO8_C6 C6 -200 -1300 200 R 40 40 1 1 W
X VCCIO8_C7 C7 -200 -1200 200 R 40 40 1 1 W
X VCCIO8_C8 C8 -200 -1100 200 R 40 40 1 1 W
X VCCA2_D10 D10 -200 -1500 200 R 40 40 1 1 W
X VCCA3_D4 D4 -200 -1600 200 R 40 40 1 1 W
X VCCIO6_F11 F11 -200 -1000 200 R 40 40 1 1 W
X VCCIO1A__F2 F2 -200 0 200 R 40 40 1 1 W
X VCC_ONE_F7 F7 -200 -2200 200 R 40 40 1 1 W
X VCCIO6_G11 G11 -200 -900 200 R 40 40 1 1 W
X VCCIO1B__G3 G3 -200 -100 200 R 40 40 1 1 W
X VCC_ONE_G6 G6 -200 -2100 200 R 40 40 1 1 W
X VCC_ONE_G8 G8 -200 -2000 200 R 40 40 1 1 W
X VCCIO5_H11 H11 -200 -800 200 R 40 40 1 1 W
X VCC_ONE_H7 H7 -200 -1900 200 R 40 40 1 1 W
X VCCIO5_J11 J11 -200 -700 200 R 40 40 1 1 W
X VCCIO2__J3 J3 -200 -300 200 R 40 40 1 1 W
X VCCIO2__K3 K3 -200 -200 200 R 40 40 1 1 W
X VCCA1_K4 K4 -200 -1400 200 R 40 40 1 1 W
X VCCA4_K9 K9 -200 -1700 200 R 40 40 1 1 W
X VCCIO3__L6 L6 -200 -600 200 R 40 40 1 1 W
X VCCIO3_L7 L7 -200 -500 200 R 40 40 1 1 W
X VCCIO3_L8 L8 -200 -400 200 R 40 40 1 1 W
X IO_1A_B1/ADC1IN6/DIFFIO_RX_L5P B1 -200 -500 200 R 40 40 2 1 B
X IO_1A_C1/ADC1IN5/DIFFIO_RX_L5N C1 -200 -400 200 R 40 40 2 1 B
X IO_1A_C2/ADC1IN2/DIFFIO_RX_L1P C2 -200 -100 200 R 40 40 2 1 B
X IO_1A_D1/ADC1IN1/DIFFIO_RX_L1N D1 -200 0 200 R 40 40 2 1 B
X IO_1A_E1/ADC1IN8/DIFFIO_RX_L7P E1 -200 -700 200 R 40 40 2 1 B
X IO_1A_E3/ADC1IN3/DIFFIO_RX_L3N E3 -200 -200 200 R 40 40 2 1 B
X IO_1A_E4/ADC1IN4/DIFFIO_RX_L3P E4 -200 -300 200 R 40 40 2 1 B
X IO_1A_F1/ADC1IN7/DIFFIO_RX_L7N F1 -200 -600 200 R 40 40 2 1 B
X IO_1B_F4/DIFFIO_RX_L14N F4 -200 -900 200 R 40 40 2 1 B
X IO_1B_G4/DIFFIO_RX_L14P G4 -200 -1000 200 R 40 40 2 1 B
X IO_1B_H2/DIFFIO_RX_L16N H2 -200 -1100 200 R 40 40 2 1 B
X IO_1B_H3/DIFFIO_RX_L16P H3 -200 -1200 200 R 40 40 2 1 B
X IO_2_J1/DIFFIO_RX_L19N J1 -200 -300 200 R 40 40 3 1 B
X IO_2_J2/DIFFIO_RX_L19P J2 -200 -400 200 R 40 40 3 1 B
X IO_2_K1/DIFFIO_RX_L28N K1 -200 -800 200 R 40 40 3 1 B
X IO_2_K2/DIFFIO_RX_L28P K2 -200 -900 200 R 40 40 3 1 B
X IO_2_L2 L2 -200 -700 200 R 40 40 3 1 B
X IO_2_L3/PLL_L_CLKOUTP/DIFFIO_RX_L27P L3 -200 -100 200 R 40 40 3 1 B C
X IO_2_M1/DIFFIO_RX_L21N M1 -200 -500 200 R 40 40 3 1 B
X IO_2_M2/DIFFIO_RX_L21P M2 -200 -600 200 R 40 40 3 1 B
X IO_2_M3/PLL_L_CLKOUTN/DIFFIO_RX_L27N M3 -200 0 200 R 40 40 3 1 B C
X IO_3_J5/DIFFIO_TX_RX_B3P J5 -200 -600 200 R 40 40 4 1 B
X IO_3_J6/DIFFIO_TX_RX_B7N J6 -200 -1200 200 R 40 40 4 1 B
X IO_3_J7/DIFFIO_TX_RX_B9N J7 -200 -1600 200 R 40 40 4 1 B
X IO_3_J8/DIFFIO_TX_RX_B14N J8 -200 -2600 200 R 40 40 4 1 B
X IO_3_K5/DIFFIO_TX_RX_B3N K5 -200 -400 200 R 40 40 4 1 B
X IO_3_K6/DIFFIO_TX_RX_B7P K6 -200 -1400 200 R 40 40 4 1 B
X IO_3_K7/DIFFIO_TX_RX_B9P K7 -200 -1700 200 R 40 40 4 1 B
X IO_3_K8/DIFFIO_TX_RX_B14P K8 -200 -2500 200 R 40 40 4 1 B
X IO_3_L10/DIFFIO_TX_RX_B16P L10 -200 -2400 200 R 40 40 4 1 B
X IO_3_L11/DIFFIO_TX_RX_B12P L11 -200 -2700 200 R 40 40 4 1 B
X IO_3_L4/DIFFIO_TX_RX_B1P L4 -200 -200 200 R 40 40 4 1 B
X IO_3_L5/DIFFIO_TX_RX_B1N L5 -200 0 200 R 40 40 4 1 B
X IO_3_M10/DIFFIO_TX_RX_B16N M10 -200 -2300 200 R 40 40 4 1 B
X IO_3_M11/DIFFIO_TX_RX_B12N M11 -200 -2800 200 R 40 40 4 1 B
X IO_3_M12/DIFFIO_TX_RX_B10P M12 -200 -2100 200 R 40 40 4 1 B
X IO_3_M13/DIFFIO_TX_RX_B10N M13 -200 -1900 200 R 40 40 4 1 B
X IO_3_M4/DIFFIO_RX_B2N M4 -200 -100 200 R 40 40 4 1 B
X IO_3_M5/DIFFIO_RX_B2P M5 -200 -300 200 R 40 40 4 1 B
X IO_3_M7/DIFFIO_TX_RX_B5P M7 -200 -1000 200 R 40 40 4 1 B
X IO_3_M8/DIFFIO_RX_B8N M8 -200 -1300 200 R 40 40 4 1 B
X IO_3_M9/DIFFIO_RX_B8P M9 -200 -1500 200 R 40 40 4 1 B
X IO_3_N10/DIFFIO_RX_B11N N10 -200 -2000 200 R 40 40 4 1 B
X IO_3_N12 N12 -200 -1800 200 R 40 40 4 1 B
X IO_3_N4/DIFFIO_RX_B4N N4 -200 -500 200 R 40 40 4 1 B
X IO_3_N5/DIFFIO_RX_B4P N5 -200 -700 200 R 40 40 4 1 B
X IO_3_N6/DIFFIO_TX_RX_B5N N6 -200 -800 200 R 40 40 4 1 B
X IO_3_N7/DIFFIO_RX_B6N N7 -200 -900 200 R 40 40 4 1 B
X IO_3_N8/DIFFIO_RX_B6P N8 -200 -1100 200 R 40 40 4 1 B
X IO_3_N9/DIFFIO_RX_B11P N9 -200 -2200 200 R 40 40 4 1 B
X IO_5_G12/DIFFIO_RX_R11N G12 -200 -1500 200 R 40 40 5 1 B
X IO_5_G13/DIFFIO_RX_R11P G13 -200 -1300 200 R 40 40 5 1 B
X IO_5_H10/DIFFIO_RX_R8N H10 -200 -1000 200 R 40 40 5 1 B
X IO_5_H13/DIFFIO_RX_R9N H13 -200 -1100 200 R 40 40 5 1 B
X IO_5_H8/DIFFIO_RX_R10N H8 -200 -1400 200 R 40 40 5 1 B
X IO_5_H9/DIFFIO_RX_R10P H9 -200 -1200 200 R 40 40 5 1 B
X IO_5_J10/DIFFIO_RX_R1N J10 -200 -100 200 R 40 40 5 1 B
X IO_5_J12/DIFFIO_RX_R7N J12 -200 -700 200 R 40 40 5 1 B
X IO_5_J13/DIFFIO_RX_R9P J13 -200 -900 200 R 40 40 5 1 B
X IO_5_J9/DIFFIO_RX_R8P J9 -200 -800 200 R 40 40 5 1 B
X IO_5_K10/DIFFIO_RX_R1P K10 -200 0 200 R 40 40 5 1 B
X IO_5_K11/DIFFIO_RX_R2P K11 -200 -300 200 R 40 40 5 1 B
X IO_5_K12/DIFFIO_RX_R7P K12 -200 -500 200 R 40 40 5 1 B
X IO_5_L12/DIFFIO_RX_R2N L12 -200 -400 200 R 40 40 5 1 B
X IO_5_L13 L13 -200 -600 200 R 40 40 5 1 B
X IO_6_A12/DIFFIO_RX_R30N A12 -200 -1100 200 R 40 40 6 1 B
X IO_6_B11/DIFFIO_RX_R28N B11 -200 -700 200 R 40 40 6 1 B
X IO_6_B12/DIFFIO_RX_R28P B12 -200 -500 200 R 40 40 6 1 B
X IO_6_B13/DIFFIO_RX_R30P B13 -200 -900 200 R 40 40 6 1 B
X IO_6_C11/DIFFIO_RX_R29N C11 -200 -1000 200 R 40 40 6 1 B
X IO_6_C12/DIFFIO_RX_R29P C12 -200 -800 200 R 40 40 6 1 B
X IO_6_C13 C13 -200 -300 200 R 40 40 6 1 B
X IO_6_D11/DIFFIO_RX_R33N D11 -200 -1500 200 R 40 40 6 1 B
X IO_6_D12/DIFFIO_RX_R33P D12 -200 -1400 200 R 40 40 6 1 B
X IO_6_D9/DIFFIO_RX_R31N D9 -200 -1300 200 R 40 40 6 1 B
X IO_6_E10/DIFFIO_RX_R31P E10 -200 -1200 200 R 40 40 6 1 B
X IO_6_E12/DIFFIO_RX_R18N E12 -200 -100 200 R 40 40 6 1 B
X IO_6_E9/DIFFIO_RX_R27N E9 -200 -600 200 R 40 40 6 1 B
X IO_6_F12/DIFFIO_RX_R18P F12 -200 0 200 R 40 40 6 1 B
X IO_6_F8/DIFFIO_RX_R27P F8 -200 -400 200 R 40 40 6 1 B
X IO_8_A10/DIFFIO_RX_T17P A10 -200 -500 200 R 40 40 7 1 B
X IO_8_A11/DIFFIO_RX_T17N A11 -200 -600 200 R 40 40 7 1 B
X IO_8_A2/DIFFIO_RX_T26P A2 -200 -1800 200 R 40 40 7 1 B
X IO_8_A3/DIFFIO_RX_T21N A3 -200 -1300 200 R 40 40 7 1 B
X IO_8_A4/DIFFIO_RX_T21P A4 -200 -1100 200 R 40 40 7 1 B
X IO_8_A5 A5 -200 -1700 200 R 40 40 7 1 B
X IO_8_A6/DIFFIO_RX_T19N A6 -200 -900 200 R 40 40 7 1 B
X IO_8_A7/DIFFIO_RX_T19P A7 -200 -800 200 R 40 40 7 1 B
X IO_8_A8/DIFFIO_RX_T15P A8 -200 -200 200 R 40 40 7 1 B
X IO_8_A9/DIFFIO_RX_T15N A9 -200 -300 200 R 40 40 7 1 B
X IO_8_B10/DIFFIO_RX_T16P B10 -200 -400 200 R 40 40 7 1 B
X IO_8_B2/DIFFIO_RX_T26N B2 -200 -1900 200 R 40 40 7 1 B
X IO_8_B3/DIFFIO_RX_T23P B3 -200 -1500 200 R 40 40 7 1 B
X IO_8_B4/DIFFIO_RX_T23N B4 -200 -1600 200 R 40 40 7 1 B
X IO_8_B5/DIFFIO_RX_T20N B5 -200 -1200 200 R 40 40 7 1 B
X IO_8_B6/DIFFIO_RX_T20P B6 -200 -1000 200 R 40 40 7 1 B
X IO_8_C10/DIFFIO_RX_T14P C10 -200 0 200 R 40 40 7 1 B
X IO_8_C9/DIFFIO_RX_T14N C9 -200 -100 200 R 40 40 7 1 B
X IO_8_E6/DIFFIO_RX_T22P E6 -200 -1400 200 R 40 40 7 1 B
X IO_8_E8/DIFFIO_RX_T18N E8 -200 -700 200 R 40 40 7 1 B
X IO_8_B7/VREFB8N0 B7 -200 -1800 200 R 40 40 8 1 I
X IO_6_D13/VREFB6N0 D13 -200 -1700 200 R 40 40 8 1 I
X IO_6_E13/CLK3N/DIFFIO_RX_R16N E13 -200 -900 200 R 40 40 8 1 B C
X IO_6_F10/DPCLK2/DIFFIO_RX_R26N F10 -200 -1100 200 R 40 40 8 1 B C
X IO_6_F13/CLK3P/DIFFIO_RX_R16P F13 -200 -800 200 R 40 40 8 1 B C
X IO_6_F9/DPCLK3/DIFFIO_RX_R26P F9 -200 -1000 200 R 40 40 8 1 B C
X IO_6_G10/CLK2N/DIFFIO_RX_R14N G10 -200 -700 200 R 40 40 8 1 B C
X IO_2_G5/CLK0N/DIFFIO_RX_L18N G5 -200 0 200 R 40 40 8 1 B C
X IO_6_G9/CLK2P/DIFFIO_RX_R14P G9 -200 -600 200 R 40 40 8 1 B C
X IO_1B_H1/VREFB1N0 H1 -200 -1300 200 R 40 40 8 1 I
X IO_2_H4/CLK1P/DIFFIO_RX_L20P H4 -200 -300 200 R 40 40 8 1 B C
X IO_2_H5/CLK1N/DIFFIO_RX_L20N H5 -200 -200 200 R 40 40 8 1 B C
X IO_2_H6/CLK0P/DIFFIO_RX_L18P H6 -200 -100 200 R 40 40 8 1 B C
X IO_5_K13/VREFB5N0 K13 -200 -1600 200 R 40 40 8 1 I
X IO_2_L1/VREFB2N0 L1 -200 -1400 200 R 40 40 8 1 I
X IO_3_N11/VREFB3N0 N11 -200 -1500 200 R 40 40 8 1 I
X IO_2_N2/DPCLK0/DIFFIO_RX_L22N N2 -200 -400 200 R 40 40 8 1 B C
X IO_2_N3/DPCLK1/DIFFIO_RX_L22P N3 -200 -500 200 R 40 40 8 1 B C
X IO_8_B9/DEV_CLRN/DIFFIO_RX_T16N B9 -200 -500 200 R 40 40 9 1 B
X IO_8_C4/NSTATUS/DIFFIO_RX_T24P C4 -200 -1000 200 R 40 40 9 1 B
X IO_8_C5/CONF_DONE/DIFFIO_RX_T24N C5 -200 -1100 200 R 40 40 9 1 B
X IO_8_D6/CRC_ERROR/DIFFIO_RX_T22N D6 -200 -900 200 R 40 40 9 1 B
X IO_8_D7/CONFIG_SEL D7 -200 -700 200 R 40 40 9 1 B
X IO_8_D8/DEV_OE/DIFFIO_RX_T18P D8 -200 -600 200 R 40 40 9 1 B
X IO_1B_E5/JTAGEN E5 -200 0 200 R 40 40 9 1 B
X INPUT_ONLY_8_E7/NCONFIG E7 -200 -800 200 R 40 40 9 1 I
X IO_1B_F5/TDI/DIFFIO_RX_L12N F5 -200 -300 200 R 40 40 9 1 B
X IO_1B_F6/TDO/DIFFIO_RX_L12P F6 -200 -400 200 R 40 40 9 1 B
X IO_1B_G1/TMS/DIFFIO_RX_L11N G1 -200 -100 200 R 40 40 9 1 B
X IO_1B_G2/TCK/DIFFIO_RX_L11P G2 -200 -200 200 R 40 40 9 1 B
X ANAIN1__D2 D2 -200 -200 200 R 40 40 10 1 I
X ADC_VREF__D3 D3 -200 -100 200 R 40 40 10 1 I
X REFGND__E2 E2 -200 0 200 R 40 40 10 1 I
X GND__A1 A1 -200 0 200 R 40 40 11 1 W
X GND__A13 A13 -200 -100 200 R 40 40 11 1 W
X GND__B8 B8 -200 -200 200 R 40 40 11 1 W
X GND__C3 C3 -200 -300 200 R 40 40 11 1 W
X GND__D5 D5 -200 -400 200 R 40 40 11 1 W
X GND__E11 E11 -200 -500 200 R 40 40 11 1 W
X GND__F3 F3 -200 -600 200 R 40 40 11 1 W
X GND__G7 G7 -200 -700 200 R 40 40 11 1 W
X GND__H12 H12 -200 -800 200 R 40 40 11 1 W
X GND__J4 J4 -200 -900 200 R 40 40 11 1 W
X GND__L9 L9 -200 -1000 200 R 40 40 11 1 W
X GND__M6 M6 -200 -1100 200 R 40 40 11 1 W
X GND__N1 N1 -200 -1200 200 R 40 40 11 1 W
X GND__N13 N13 -200 -1300 200 R 40 40 11 1 W
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_150060VS75000
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_150060VS75000 D 0 10 N N 1 F N
F0 "D" 100 -100 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_150060VS75000" 100 -200 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:LED_0603_1608Metric" 100 -1000 50 H I L CNN
F3 "" 350 -150 50 V I L CNN
F4 "20mA" 100 -300 50 H I L CNN "Current"
F5 "1.9V" 100 -400 50 H I L CNN "Voltage - Forward"
F6 "0603" 100 -500 50 H V L CNN "Chip set"
F7 "Würth Elektronik" 100 -600 50 H I L CNN "Manufacturer"
F8 "GREEN " 100 -700 50 H V L CNN "Color"
F9 "150060VS75000" 100 -800 50 H I L CNN "MPN"
F10 "732-4980-2-ND" 100 -900 50 H I L CNN "Digi-Key_PN"
$FPLIST
 TO-???*
 *_Diode_*
 *SingleDiode*
 D_*
$ENDFPLIST
DRAW
P 2 0 1 0 -30 -40 -30 40 N
P 2 0 1 0 -30 0 30 0 N
P 4 0 1 0 30 -40 -30 0 30 40 30 -40 F
X K 1 -100 0 70 R 50 50 1 1 P
X A 2 100 0 70 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_434121043816
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_434121043816 J 0 40 Y N 1 F N
F0 "J" 25 -100 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_434121043816" 25 -175 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:434121043816" 25 -275 50 H I L CNN
F3 "" 50 100 50 H I L CNN
F4 "Würth Elektronik" 25 -375 50 H I L CNN "Manufacturer"
F5 "434121043816" 25 -475 50 H I L CNN "MPN"
F6 "732-7046-2-ND" 25 -575 50 H I L CNN "Digi-Key_PN"
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
C -60 0 10 1 1 0 N
C 60 0 10 1 1 0 N
P 2 1 1 0 -100 0 -70 0 N
P 2 1 1 0 -70 50 70 50 N
P 2 1 1 0 -40 110 40 110 N
P 2 1 1 0 0 50 0 110 N
P 2 1 1 0 100 0 70 0 N
X ~ 1 -200 0 100 R 50 50 1 1 P
X ~ 2 200 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_510MCA50M0000AAGR
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_510MCA50M0000AAGR Y 0 40 Y Y 1 F N
F0 "Y" 50 -300 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_510MCA50M0000AAGR" 50 -400 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:Si510" 50 -500 50 H I L CNN
F3 "" 0 50 50 H I L CNN
F4 "50 MHz" 50 -600 50 H I L CNN "value"
F5 "±20ppm" 50 -675 50 H I L CNN "Tolerance"
F6 "6-SMD, No Lead" 50 -775 50 H I L CNN "Chip Set"
F7 "Silicon Labs" 50 -875 50 H I L CNN "Manufacturer"
F8 "510MCA50M0000AAGR" 50 -1075 50 H I L CNN "MPN"
F9 "336-5600-2-ND" 50 -975 50 H I L CNN "Digi-Key_PN"
DRAW
S -250 200 250 -200 0 1 0 N
S -250 400 300 -200 0 2 0 N
X NC 1 -350 100 100 R 50 50 1 1 N
X OE 2 -350 0 100 R 50 50 1 1 I
X GND 3 -350 -100 100 R 50 50 1 1 W
X CLK+ 4 350 -100 100 L 50 50 1 1 O
X CLK- 5 350 0 100 L 50 50 1 1 O
X VDD 6 350 100 100 L 50 50 1 1 W
X NC 1 400 -100 100 L 50 50 1 2 N
X OE 2 -350 100 100 R 50 50 1 2 I
X GND 3 -350 -100 100 R 50 50 1 2 W
X CLK+ 4 400 200 100 L 50 50 1 2 O
X CLK- 5 400 100 100 L 50 50 1 2 O
X VDD 6 -350 300 100 R 50 50 1 2 W
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_570FAA000759DGR
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_570FAA000759DGR Y 0 40 Y Y 1 F N
F0 "Y" -250 -500 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_570FAA000759DGR" -250 -600 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:Si570" -250 -700 50 H I L CNN
F3 "" 0 50 50 H I L CNN
F4 "644.53125 MHz" -250 -800 50 H I L CNN "value"
F5 "±50ppm" -250 -875 50 H I L CNN "Tolerance"
F6 "8-SMD, No Lead" -250 -975 50 H I L CNN "Chip Set"
F7 "Silicon Labs" -250 -1075 50 H I L CNN "Manufacturer"
F8 "570FAA000759DGR" -250 -1275 50 H I L CNN "MPN"
F9 "336-5616-2-ND" -250 -1175 50 H I L CNN "Digi-Key_PN"
DRAW
S -300 300 300 -300 0 1 0 N
S -300 200 400 -400 0 2 0 N
X NC 1 -400 100 100 R 50 50 1 1 N
X OE 2 -400 0 100 R 50 50 1 1 I
X GND 3 -400 -100 100 R 50 50 1 1 W
X CLK+ 4 400 -100 100 L 50 50 1 1 O
X CLK- 5 400 0 100 L 50 50 1 1 O
X VDD 6 400 100 100 L 50 50 1 1 W
X SDA 7 0 400 100 D 50 50 1 1 P
X SCL 8 0 -400 100 U 50 50 1 1 P
X NC 1 -400 100 100 R 50 50 1 2 N
X OE 2 -400 0 100 R 50 50 1 2 I
X GND 3 -400 -100 100 R 50 50 1 2 W
X CLK+ 4 500 -100 100 L 50 50 1 2 O
X CLK- 5 500 0 100 L 50 50 1 2 O
X VDD 6 500 100 100 L 50 50 1 2 W
X SDA 7 -400 -300 100 R 50 50 1 2 P
X SCL 8 500 -300 100 L 50 50 1 2 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_61001021121
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_61001021121 J 0 40 Y Y 1 F N
F0 "J" 75 -400 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_61001021121" 75 -475 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:61001021121" 75 -575 50 H I L CNN
F3 "" 950 1150 50 H I L CNN
F4 "Würth Elektronik" 75 -675 50 H V L CNN "Manufacturer"
F5 "61001021121" 75 -775 50 H V L CNN "MPN"
F6 "732-5463-5-ND" 75 -875 50 H V L CNN "Digi-Key_PN"
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S -150 300 150 -300 0 1 0 N
X 1 1 -350 200 200 R 50 50 1 1 P
X 10 10 350 -200 200 L 50 50 1 1 P
X 2 2 350 200 200 L 50 50 1 1 P
X 3 3 -350 100 200 R 50 50 1 1 P
X 4 4 350 100 200 L 50 50 1 1 P
X 5 5 -350 0 200 R 50 50 1 1 P
X 6 6 350 0 200 L 50 50 1 1 P
X 7 7 -350 -100 200 R 50 50 1 1 P
X 8 8 350 -100 200 L 50 50 1 1 P
X 9 9 -350 -200 200 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_742792780
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_742792780 L 0 10 N N 1 F N
F0 "L" 450 0 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_742792780" 450 -100 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:L_0402_1005Metric" 450 -700 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "220 Ohm" 450 -200 50 H V L CNN "value"
F5 "100MHz" 450 -300 50 H I L CNN "Frequency"
F6 "300mA" 450 -400 50 H I L CNN "Current Rating (Max)"
F7 "0603" 450 -500 50 H V L CNN "Chip Set"
F8 "Würth Elektronik" 450 -600 50 H I L CNN "Manufacturer"
F9 "742792780" 450 -900 50 H I L CNN "MPN"
F10 "732-1569-2-ND" 450 -800 50 H I L CNN "Digi-Key_PN"
$FPLIST
 Choke_*
 *Coil*
 Inductor_*
 L_*
$ENDFPLIST
DRAW
P 2 1 1 0 -35 0 -51 0 N
P 2 1 1 0 50 0 31 0 N
P 5 1 1 0 -11 -72 -59 -44 8 72 56 44 -11 -72 N
X ~ 1 -100 0 50 R 50 50 1 1 P
X ~ 2 100 0 50 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_88E1111-B2-NDC2C000
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_88E1111-B2-NDC2C000 IC 0 40 Y Y 2 L N
F0 "IC" -3205 20 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_88E1111-B2-NDC2C000" -3200 -100 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:88E1111-B2-NDC2C000" -3200 -500 50 H I L CNN
F3 "" -3280 -55 50 H I L CNN
F4 "Marvell Semiconductor, Inc." -3200 -200 50 H V L CNN "Manufacturer"
F5 "88E1111-B2-NDC2C000" -3200 -300 50 H V L CNN "MPN"
F6 "30411-88E1111-B2-NDC2C000 Win Source Electronics" -3200 -375 50 H V L CNN "Digi-Key_PN"
DRAW
S 0 100 1100 -4300 1 1 0 N
S 0 0 1950 -1100 2 1 0 N
X TXD6 A10 1400 -1100 300 L 59 59 1 1 I
X INTn A12 -300 -2200 300 R 59 59 1 1 U
X MDIO A13 -300 -2000 300 R 59 59 1 1 B
X MDC A14 -300 -2100 300 R 59 59 1 1 I
X COMA A15 -300 0 300 R 59 59 1 1 I
X MDI0+ A16 -300 -1100 300 R 59 59 1 1 B
X MDI0- A17 -300 -1200 300 R 59 59 1 1 B
X MDI1+ A18 -300 -1300 300 R 59 59 1 1 B
X RX_ER A2 1400 -1600 300 L 59 59 1 1 O
X HSDAC+ A20 -300 -2400 300 R 59 59 1 1 U
X MDI2+ A21 -300 -1500 300 R 59 59 1 1 B
X MDI2- A22 -300 -1600 300 R 59 59 1 1 B
X MDI3- A23 -300 -1800 300 R 59 59 1 1 B
X TRSTn A25 -300 -3500 300 R 59 59 1 1 I
X TCK A26 -300 -3600 300 R 59 59 1 1 I
X TDO A27 -300 -3800 300 R 59 59 1 1 O
X VSSC A29 -300 -3300 300 R 59 59 1 1 W
X XTAL1 A30 -300 -3100 300 R 59 59 1 1 I
X CONFIG5 A32 -300 -800 300 R 59 59 1 1 I
X CONFIG3 A33 -300 -600 300 R 59 59 1 1 I
X CONFIG2 A34 -300 -500 300 R 59 59 1 1 I
X CONFIG0 A35 -300 -300 300 R 59 59 1 1 I
X LED_RX A37 1400 -3800 300 L 59 59 1 1 O
X LED_LINK1000 A39 1400 -4000 300 L 59 59 1 1 O
X TX_ER A4 1400 -300 300 L 59 59 1 1 I
X LED_LINK100 A40 1400 -4100 300 L 59 59 1 1 O
X S_OUT- A41 1400 -3500 300 L 59 59 1 1 O
X S_OUT+ A42 1400 -3400 300 L 59 59 1 1 O
X S_CLK+ A43 1400 -3000 300 L 59 59 1 1 B
X S_IN- A44 1400 -3300 300 L 59 59 1 1 I
X COL A45 1400 -2800 300 L 59 59 1 1 O
X RXD6 A47 1400 -2400 300 L 59 59 1 1 O
X RXD5 A48 1400 -2300 300 L 59 59 1 1 O
X RXD3 A49 1400 -2100 300 L 59 59 1 1 O
X TX_EN A5 1400 -200 300 L 59 59 1 1 I
X RXD2 A50 1400 -2000 300 L 59 59 1 1 O
X RXD0 A51 1400 -1800 300 L 59 59 1 1 O
X TXDO A6 1400 -500 300 L 59 59 1 1 I
X TXD4 A9 1400 -900 300 L 59 59 1 1 I
X RX_CLK B1 1400 -1400 300 L 59 59 1 1 O
X TXD7 B10 1400 -1200 300 L 59 59 1 1 I
X 125CLK B11 -300 -3000 300 R 59 59 1 1 O
X RESETn B13 -300 -100 300 R 59 59 1 1 I
X RSET B14 -300 -2700 300 R 59 59 1 1 U
X MDI1- B16 -300 -1400 300 R 59 59 1 1 B
X HSDAC- B18 -300 -2500 300 R 59 59 1 1 U
X TX_CLK B2 1400 -100 300 L 59 59 1 1 O
X MDI3+ B20 -300 -1700 300 R 59 59 1 1 B
X TDI B21 -300 -3700 300 R 59 59 1 1 I
X TMS B22 -300 -3900 300 R 59 59 1 1 I
X XTAL2 B25 -300 -3200 300 R 59 59 1 1 O
X SEL_FREQ B26 -300 -2800 300 R 59 59 1 1 U
X CONFIG6 B27 -300 -900 300 R 59 59 1 1 I
X CONFIG4 B28 -300 -700 300 R 59 59 1 1 I
X CONFIG1 B30 -300 -400 300 R 59 59 1 1 B
X LED_TX B32 1400 -3700 300 L 59 59 1 1 O
X LED_DUPLEX B33 1400 -3900 300 L 59 59 1 1 O
X LED_LINK10 B35 1400 -4200 300 L 59 59 1 1 O
X S_CLK- B37 1400 -3100 300 L 59 59 1 1 B
X S_IN+ B38 1400 -3200 300 L 59 59 1 1 I
X CRS B39 1400 -2700 300 L 59 59 1 1 O
X GTX_CLK B4 1400 0 300 L 59 59 1 1 I
X RXD7 B40 1400 -2500 300 L 59 59 1 1 O
X RXD4 B42 1400 -2200 300 L 59 59 1 1 O
X RXD1 B43 1400 -1900 300 L 59 59 1 1 O
X RX_DV B44 1400 -1500 300 L 59 59 1 1 O
X TXD1 B6 1400 -600 300 L 59 59 1 1 I
X TXD2 B7 1400 -700 300 L 59 59 1 1 I
X TXD3 B8 1400 -800 300 L 59 59 1 1 I
X TXD5 B9 1400 -1000 300 L 59 59 1 1 I
X DVDD A1 2250 -300 300 L 59 59 2 1 W
X VDDO A11 1100 300 300 D 59 59 2 1 W
X AVDD A19 -300 -600 300 R 59 59 2 1 W
X AVDD A24 -300 -100 300 R 59 59 2 1 W
X NC A28 -300 -900 300 R 59 59 2 1 N
X VDDO A3 900 300 300 D 59 59 2 1 W
X DVDD A31 2250 -400 300 L 59 59 2 1 W
X DVDD A36 2250 -500 300 L 59 59 2 1 W
X DVDD A38 2250 -600 300 L 59 59 2 1 W
X DVDD A46 2250 -200 300 L 59 59 2 1 W
X VDDO A52 1000 300 300 D 59 59 2 1 W
X NC A7 -300 -800 300 R 59 59 2 1 N
X DVDD A8 2250 -100 300 L 59 59 2 1 W
X VDDOX B12 600 300 300 D 59 59 2 1 W
X AVDD B15 -300 -200 300 R 59 59 2 1 W
X AVDD B17 -300 -300 300 R 59 59 2 1 W
X AVDD B19 -300 -400 300 R 59 59 2 1 W
X VDDOX B23 500 300 300 D 59 59 2 1 W
X VDDOH B24 1500 300 300 D 59 59 2 1 W
X DVDD B29 2250 -900 300 L 59 59 2 1 W
X DVDD B3 2250 -700 300 L 59 59 2 1 W
X VDDOH B31 1400 300 300 D 59 59 2 1 W
X VDDOH B34 1300 300 300 D 59 59 2 1 W
X AVDD B36 -300 -500 300 R 59 59 2 1 W
X VDDO B41 800 300 300 D 59 59 2 1 W
X DVDD B5 2250 -800 300 L 59 59 2 1 W
X VSS EPAD -300 -1000 300 R 59 59 2 1 W
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ABM8AIG-25.000MHZ-12-2Z-T3
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ABM8AIG-25.000MHZ-12-2Z-T3 Y 0 40 Y N 1 F N
F0 "Y" 175 -100 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ABM8AIG-25.000MHZ-12-2Z-T3" 175 -200 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:ABM8AIG25000MHZ122ZT3" 175 -300 50 H I L CNN
F3 "" 25 -350 50 H I L CNN
F4 "25 MHz" 175 -400 50 H I L CNN "value"
F5 "±20ppm" 175 -475 50 H I L CNN "Tolerance"
F6 "4-SMD, No Lead" 175 -575 50 H I L CNN "Chip Set"
F7 "ABRACON" 175 -675 50 H I L CNN "Manufacturer"
F8 "ABM8AIG-25.000MHZ-12-2Z-T3" 175 -875 50 H I L CNN "MPN"
F9 "535-13394-2-ND" 175 -775 50 H I L CNN "Digi-Key_PN"
DRAW
S -30 -60 30 60 1 1 0 N
P 2 1 1 15 -50 -30 -50 30 N
P 2 1 1 15 50 -30 50 30 N
P 4 1 1 0 -50 -50 -50 -75 50 -75 50 -50 N
P 4 1 1 0 -50 50 -50 75 50 75 50 50 N
X 1 1 -150 0 100 R 30 50 1 1 P
X 2 2 0 -125 50 U 30 50 1 1 P
X 3 3 150 0 100 L 30 50 1 1 P
X 4 4 0 125 50 D 30 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ASP-134486-01
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ASP-134486-01 CN 0 40 Y Y 6 L N
F0 "CN" -200 300 50 H V C CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ASP-134486-01" 50 200 50 H V C CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:ASP-134486-01" 50 1300 50 H I C CNN
F3 "" 50 1300 50 H I C CNN
F4 "Samtec Inc." 950 100 50 H V C CNN "Manufacturer"
F5 "ASP-134486-01" 1050 0 50 H V C CNN "MPN"
F6 "SAM8728CT-ND" 1050 -100 50 H V C CNN "Digi-Key_PN"
DRAW
S -250 100 250 -3900 1 1 0 N
S -250 100 250 -2600 2 1 0 N
S -250 100 250 -2400 3 1 0 N
S -250 100 250 -2600 4 1 0 N
S -250 100 250 -2600 5 1 0 N
S -250 100 250 -8000 6 1 0 N
X C10 C10 -450 -1300 200 R 50 50 1 1 P
X C11 C11 -450 -1400 200 R 50 50 1 1 P
X C14 C14 -450 -2200 200 R 50 50 1 1 P
X C15 C15 -450 -2300 200 R 50 50 1 1 P
X C18 C18 -450 -3100 200 R 50 50 1 1 P
X C19 C19 -450 -3200 200 R 50 50 1 1 P
X C22 C22 450 -400 200 L 50 50 1 1 P
X C23 C23 450 -500 200 L 50 50 1 1 P
X C26 C26 450 -2400 200 L 50 50 1 1 P
X C27 C27 450 -2500 200 L 50 50 1 1 P
X D11 D11 -450 -1100 200 R 50 50 1 1 P
X D12 D12 -450 -1200 200 R 50 50 1 1 P
X D14 D14 -450 -2000 200 R 50 50 1 1 P
X D15 D15 -450 -2100 200 R 50 50 1 1 P
X D17 D17 -450 -2900 200 R 50 50 1 1 P
X D18 D18 -450 -3000 200 R 50 50 1 1 P
X D20 D20 450 -200 200 L 50 50 1 1 P
X D21 D21 450 -300 200 L 50 50 1 1 P
X D23 D23 450 -1500 200 L 50 50 1 1 P
X D24 D24 450 -1600 200 L 50 50 1 1 P
X D26 D26 450 -2200 200 L 50 50 1 1 P
X D27 D27 450 -2300 200 L 50 50 1 1 P
X D8 D8 -450 -200 200 R 50 50 1 1 P
X D9 D9 -450 -300 200 R 50 50 1 1 P
X G10 G10 -450 -700 200 R 50 50 1 1 P
X G12 G12 -450 -1800 200 R 50 50 1 1 P
X G13 G13 -450 -1900 200 R 50 50 1 1 P
X G15 G15 -450 -2700 200 R 50 50 1 1 P
X G16 G16 -450 -2800 200 R 50 50 1 1 P
X G18 G18 450 0 200 L 50 50 1 1 P
X G19 G19 450 -100 200 L 50 50 1 1 P
X G21 G21 450 -900 200 L 50 50 1 1 P
X G22 G22 450 -1000 200 L 50 50 1 1 P
X G24 G24 450 -1300 200 L 50 50 1 1 P
X G25 G25 450 -1400 200 L 50 50 1 1 P
X G27 G27 450 -2000 200 L 50 50 1 1 P
X G28 G28 450 -2100 200 L 50 50 1 1 P
X G30 G30 450 -2900 200 L 50 50 1 1 P
X G31 G31 450 -3000 200 L 50 50 1 1 P
X G33 G33 450 -3300 200 L 50 50 1 1 P
X G34 G34 450 -3400 200 L 50 50 1 1 P
X G36 G36 450 -3700 200 L 50 50 1 1 P
X G37 G37 450 -3800 200 L 50 50 1 1 P
X G6 G6 -450 0 200 R 50 50 1 1 P
X G7 G7 -450 -100 200 R 50 50 1 1 P
X G9 G9 -450 -600 200 R 50 50 1 1 P
X H10 H10 -450 -900 200 R 50 50 1 1 P
X H11 H11 -450 -1000 200 R 50 50 1 1 P
X H13 H13 -450 -1500 200 R 50 50 1 1 P
X H14 H14 -450 -1600 200 R 50 50 1 1 P
X H16 H16 -450 -2400 200 R 50 50 1 1 P
X H17 H17 -450 -2500 200 R 50 50 1 1 P
X H19 H19 -450 -3300 200 R 50 50 1 1 P
X H20 H20 -450 -3400 200 R 50 50 1 1 P
X H22 H22 450 -600 200 L 50 50 1 1 P
X H23 H23 450 -700 200 L 50 50 1 1 P
X H25 H25 450 -1100 200 L 50 50 1 1 P
X H26 H26 450 -1200 200 L 50 50 1 1 P
X H28 H28 450 -1800 200 L 50 50 1 1 P
X H29 H29 450 -1900 200 L 50 50 1 1 P
X H31 H31 450 -2700 200 L 50 50 1 1 P
X H32 H32 450 -2800 200 L 50 50 1 1 P
X H34 H34 450 -3100 200 L 50 50 1 1 P
X H35 H35 450 -3200 200 L 50 50 1 1 P
X H37 H37 450 -3500 200 L 50 50 1 1 P
X H38 H38 450 -3600 200 L 50 50 1 1 P
X H7 H7 -450 -400 200 R 50 50 1 1 P
X H8 H8 -450 -500 200 R 50 50 1 1 P
X E10 E10 -450 -2100 200 R 50 50 2 1 P
X E12 E12 450 -200 200 L 50 50 2 1 P
X E13 E13 450 -300 200 L 50 50 2 1 P
X E15 E15 450 -900 200 L 50 50 2 1 P
X E16 E16 450 -1000 200 L 50 50 2 1 P
X E18 E18 450 -1800 200 L 50 50 2 1 P
X E19 E19 450 -1900 200 L 50 50 2 1 P
X E2 E2 -450 -200 200 R 50 50 2 1 P
X E3 E3 -450 -300 200 R 50 50 2 1 P
X E6 E6 -450 -1100 200 R 50 50 2 1 P
X E7 E7 -450 -1200 200 R 50 50 2 1 P
X E9 E9 -450 -2000 200 R 50 50 2 1 P
X F10 F10 -450 -1800 200 R 50 50 2 1 P
X F11 F11 -450 -1900 200 R 50 50 2 1 P
X F13 F13 450 0 200 L 50 50 2 1 P
X F14 F14 450 -100 200 L 50 50 2 1 P
X F16 F16 450 -600 200 L 50 50 2 1 P
X F17 F17 450 -700 200 L 50 50 2 1 P
X F19 F19 450 -1500 200 L 50 50 2 1 P
X F20 F20 450 -1600 200 L 50 50 2 1 P
X F4 F4 -450 0 200 R 50 50 2 1 P
X F5 F5 -450 -100 200 R 50 50 2 1 P
X F7 F7 -450 -900 200 R 50 50 2 1 P
X F8 F8 -450 -1000 200 R 50 50 2 1 P
X J10 J10 -450 -1600 200 R 50 50 2 1 P
X J12 J12 -450 -2400 200 R 50 50 2 1 P
X J13 J13 -450 -2500 200 R 50 50 2 1 P
X J15 J15 450 -400 200 L 50 50 2 1 P
X J16 J16 450 -500 200 L 50 50 2 1 P
X J18 J18 450 -1300 200 L 50 50 2 1 P
X J19 J19 450 -1400 200 L 50 50 2 1 P
X J21 J21 450 -2200 200 L 50 50 2 1 P
X J22 J22 450 -2300 200 L 50 50 2 1 P
X J6 J6 -450 -600 200 R 50 50 2 1 P
X J7 J7 -450 -700 200 R 50 50 2 1 P
X J9 J9 -450 -1500 200 R 50 50 2 1 P
X K10 K10 -450 -1300 200 R 50 50 2 1 P
X K11 K11 -450 -1400 200 R 50 50 2 1 P
X K13 K13 -450 -2200 200 R 50 50 2 1 P
X K14 K14 -450 -2300 200 R 50 50 2 1 P
X K16 K16 450 -1100 200 L 50 50 2 1 P
X K17 K17 450 -1200 200 L 50 50 2 1 P
X K19 K19 450 -2000 200 L 50 50 2 1 P
X K20 K20 450 -2100 200 L 50 50 2 1 P
X K22 K22 450 -2400 200 L 50 50 2 1 P
X K23 K23 450 -2500 200 L 50 50 2 1 P
X K7 K7 -450 -400 200 R 50 50 2 1 P
X K8 K8 -450 -500 200 R 50 50 2 1 P
X E21 E21 -450 -600 200 R 50 50 3 1 P
X E22 E22 -450 -700 200 R 50 50 3 1 P
X E24 E24 -450 -1100 200 R 50 50 3 1 P
X E25 E25 -450 -1200 200 R 50 50 3 1 P
X E27 E27 -450 -2000 200 R 50 50 3 1 P
X E28 E28 -450 -2100 200 R 50 50 3 1 P
X E30 E30 450 -400 200 L 50 50 3 1 P
X E31 E31 450 -500 200 L 50 50 3 1 P
X E33 E33 450 -1800 200 L 50 50 3 1 P
X E34 E34 450 -1900 200 L 50 50 3 1 P
X E36 E36 450 -2200 200 L 50 50 3 1 P
X E37 E37 450 -2300 200 L 50 50 3 1 P
X F22 F22 -450 -400 200 R 50 50 3 1 P
X F23 F23 -450 -500 200 R 50 50 3 1 P
X F25 F25 -450 -900 200 R 50 50 3 1 P
X F26 F26 -450 -1000 200 R 50 50 3 1 P
X F28 F28 -450 -1800 200 R 50 50 3 1 P
X F29 F29 -450 -1900 200 R 50 50 3 1 P
X F31 F31 450 -200 200 L 50 50 3 1 P
X F32 F32 450 -300 200 L 50 50 3 1 P
X F34 F34 450 -1100 200 L 50 50 3 1 P
X F35 F35 450 -1200 200 L 50 50 3 1 P
X F37 F37 450 -2000 200 L 50 50 3 1 P
X F38 F38 450 -2100 200 L 50 50 3 1 P
X J24 J24 -450 -200 200 R 50 50 3 1 P
X J25 J25 -450 -300 200 R 50 50 3 1 P
X J27 J27 -450 -1500 200 R 50 50 3 1 P
X J28 J28 -450 -1600 200 R 50 50 3 1 P
X J30 J30 450 0 200 L 50 50 3 1 P
X J31 J31 450 -100 200 L 50 50 3 1 P
X J33 J33 450 -900 200 L 50 50 3 1 P
X J34 J34 450 -1000 200 L 50 50 3 1 P
X J36 J36 450 -1500 200 L 50 50 3 1 P
X J37 J37 450 -1600 200 L 50 50 3 1 P
X K25 K25 -450 0 200 R 50 50 3 1 P
X K26 K26 -450 -100 200 R 50 50 3 1 P
X K28 K28 -450 -1300 200 R 50 50 3 1 P
X K29 K29 -450 -1400 200 R 50 50 3 1 P
X K31 K31 -450 -2200 200 R 50 50 3 1 P
X K32 K32 -450 -2300 200 R 50 50 3 1 P
X K34 K34 450 -600 200 L 50 50 3 1 P
X K35 K35 450 -700 200 L 50 50 3 1 P
X K37 K37 450 -1300 200 L 50 50 3 1 P
X K38 K38 450 -1400 200 L 50 50 3 1 P
X A10 A10 450 -600 200 L 50 50 4 1 P
X A11 A11 450 -700 200 L 50 50 4 1 P
X A14 A14 450 -800 200 L 50 50 4 1 P
X A15 A15 450 -900 200 L 50 50 4 1 P
X A18 A18 450 -1100 200 L 50 50 4 1 P
X A19 A19 450 -1200 200 L 50 50 4 1 P
X A2 A2 450 -200 200 L 50 50 4 1 P
X A22 A22 -450 -200 200 R 50 50 4 1 P
X A23 A23 -450 -300 200 R 50 50 4 1 P
X A26 A26 -450 -400 200 R 50 50 4 1 P
X A27 A27 -450 -500 200 R 50 50 4 1 P
X A3 A3 450 -300 200 L 50 50 4 1 P
X A30 A30 -450 -600 200 R 50 50 4 1 P
X A31 A31 -450 -700 200 R 50 50 4 1 P
X A34 A34 -450 -800 200 R 50 50 4 1 P
X A35 A35 -450 -900 200 R 50 50 4 1 P
X A38 A38 -450 -1100 200 R 50 50 4 1 P
X A39 A39 -450 -1200 200 R 50 50 4 1 P
X A6 A6 450 -400 200 L 50 50 4 1 P
X A7 A7 450 -500 200 L 50 50 4 1 P
X B12 B12 450 -1500 200 L 50 50 4 1 P
X B13 B13 450 -1600 200 L 50 50 4 1 P
X B16 B16 450 -1300 200 L 50 50 4 1 P
X B17 B17 450 -1400 200 L 50 50 4 1 P
X B20 B20 450 -2400 200 L 50 50 4 1 P
X B21 B21 450 -2500 200 L 50 50 4 1 P
X B24 B24 -450 -1900 200 R 50 50 4 1 P
X B25 B25 -450 -2000 200 R 50 50 4 1 P
X B28 B28 -450 -1700 200 R 50 50 4 1 P
X B29 B29 -450 -1800 200 R 50 50 4 1 P
X B32 B32 -450 -1500 200 R 50 50 4 1 P
X B33 B33 -450 -1600 200 R 50 50 4 1 P
X B36 B36 -450 -1300 200 R 50 50 4 1 P
X B37 B37 -450 -1400 200 R 50 50 4 1 P
X B4 B4 450 -1900 200 L 50 50 4 1 P
X B5 B5 450 -2000 200 L 50 50 4 1 P
X B8 B8 450 -1700 200 L 50 50 4 1 P
X B9 B9 450 -1800 200 L 50 50 4 1 P
X C2 C2 -450 0 200 R 50 50 4 1 P
X C3 C3 -450 -100 200 R 50 50 4 1 P
X C6 C6 450 0 200 L 50 50 4 1 P
X C7 C7 450 -100 200 L 50 50 4 1 P
X D4 D4 450 -2200 200 L 50 50 4 1 P
X D5 D5 450 -2300 200 L 50 50 4 1 P
X B1 B1 -450 -2200 200 R 50 50 5 1 P
X B40 B40 450 -2400 200 L 50 50 5 1 P
X C30 C30 -450 -1500 200 R 50 50 5 1 P
X C31 C31 -450 -1400 200 R 50 50 5 1 P
X C34 C34 -450 -2400 200 R 50 50 5 1 P
X C35 C35 -450 -700 200 R 50 50 5 1 P
X C37 C37 -450 -800 200 R 50 50 5 1 P
X C39 C39 -450 -300 200 R 50 50 5 1 P
X D1 D1 -450 -1000 200 R 50 50 5 1 P
X D29 D29 450 -1700 200 L 50 50 5 1 P
X D30 D30 450 -1600 200 L 50 50 5 1 P
X D31 D31 450 -1500 200 L 50 50 5 1 P
X D32 D32 -450 0 200 R 50 50 5 1 P
X D33 D33 450 -1400 200 L 50 50 5 1 P
X D34 D34 450 -1300 200 L 50 50 5 1 P
X D35 D35 -450 -2500 200 R 50 50 5 1 P
X D36 D36 -450 -400 200 R 50 50 5 1 P
X D38 D38 -450 -500 200 R 50 50 5 1 P
X D40 D40 -450 -200 200 R 50 50 5 1 P
X E39 E39 450 0 200 L 50 50 5 1 P
X F1 F1 450 -1100 200 L 50 50 5 1 P
X F40 F40 450 -100 200 L 50 50 5 1 P
X G2 G2 450 -2100 200 L 50 50 5 1 P
X G3 G3 450 -2200 200 L 50 50 5 1 P
X G39 G39 450 -200 200 L 50 50 5 1 P
X H1 H1 450 -900 200 L 50 50 5 1 P
X H2 H2 -450 -1200 200 R 50 50 5 1 P
X H4 H4 450 -1900 200 L 50 50 5 1 P
X H40 H40 450 -300 200 L 50 50 5 1 P
X H5 H5 450 -2000 200 L 50 50 5 1 P
X J2 J2 -450 -1900 200 R 50 50 5 1 P
X J3 J3 -450 -2000 200 R 50 50 5 1 P
X J39 J39 450 -600 200 L 50 50 5 1 P
X K1 K1 450 -800 200 L 50 50 5 1 P
X K4 K4 -450 -1700 200 R 50 50 5 1 P
X K40 K40 450 -500 200 L 50 50 5 1 P
X K5 K5 -450 -1800 200 R 50 50 5 1 P
X A1 A1 450 -5600 200 L 50 50 6 1 P
X A12 A12 450 -5100 200 L 50 50 6 1 P
X A13 A13 450 -5000 200 L 50 50 6 1 P
X A16 A16 450 -4900 200 L 50 50 6 1 P
X A17 A17 450 -4800 200 L 50 50 6 1 P
X A20 A20 450 -4700 200 L 50 50 6 1 P
X A21 A21 450 -4600 200 L 50 50 6 1 P
X A24 A24 450 -4500 200 L 50 50 6 1 P
X A25 A25 450 -4400 200 L 50 50 6 1 P
X A28 A28 450 -4300 200 L 50 50 6 1 P
X A29 A29 450 -4200 200 L 50 50 6 1 P
X A32 A32 450 -4100 200 L 50 50 6 1 P
X A33 A33 450 -4000 200 L 50 50 6 1 P
X A36 A36 450 -3900 200 L 50 50 6 1 P
X A37 A37 450 -3800 200 L 50 50 6 1 P
X A4 A4 450 -5500 200 L 50 50 6 1 P
X A40 A40 450 -3700 200 L 50 50 6 1 P
X A5 A5 450 -5400 200 L 50 50 6 1 P
X A8 A8 450 -5300 200 L 50 50 6 1 P
X A9 A9 450 -5200 200 L 50 50 6 1 P
X B10 B10 450 -7200 200 L 50 50 6 1 P
X B11 B11 450 -7100 200 L 50 50 6 1 P
X B14 B14 450 -7000 200 L 50 50 6 1 P
X B15 B15 450 -6900 200 L 50 50 6 1 P
X B18 B18 450 -6800 200 L 50 50 6 1 P
X B19 B19 450 -6700 200 L 50 50 6 1 P
X B2 B2 450 -7600 200 L 50 50 6 1 P
X B22 B22 450 -6600 200 L 50 50 6 1 P
X B23 B23 450 -6500 200 L 50 50 6 1 P
X B26 B26 450 -6400 200 L 50 50 6 1 P
X B27 B27 450 -6300 200 L 50 50 6 1 P
X B3 B3 450 -7500 200 L 50 50 6 1 P
X B30 B30 450 -6200 200 L 50 50 6 1 P
X B31 B31 450 -6100 200 L 50 50 6 1 P
X B34 B34 450 -6000 200 L 50 50 6 1 P
X B35 B35 450 -5900 200 L 50 50 6 1 P
X B38 B38 450 -5800 200 L 50 50 6 1 P
X B39 B39 450 -5700 200 L 50 50 6 1 P
X B6 B6 450 -7400 200 L 50 50 6 1 P
X B7 B7 450 -7300 200 L 50 50 6 1 P
X C1 C1 -450 -6300 200 R 50 50 6 1 P
X C12 C12 -450 -6800 200 R 50 50 6 1 P
X C13 C13 -450 -6900 200 R 50 50 6 1 P
X C16 C16 -450 -7000 200 R 50 50 6 1 P
X C17 C17 -450 -7100 200 R 50 50 6 1 P
X C20 C20 -450 -7200 200 R 50 50 6 1 P
X C21 C21 -450 -7300 200 R 50 50 6 1 P
X C24 C24 -450 -7400 200 R 50 50 6 1 P
X C25 C25 -450 -7500 200 R 50 50 6 1 P
X C28 C28 -450 -7600 200 R 50 50 6 1 P
X C29 C29 -450 -7700 200 R 50 50 6 1 P
X C32 C32 -450 -7800 200 R 50 50 6 1 P
X C33 C33 -450 -7900 200 R 50 50 6 1 P
X C36 C36 450 -7900 200 L 50 50 6 1 P
X C38 C38 450 -7800 200 L 50 50 6 1 P
X C4 C4 -450 -6400 200 R 50 50 6 1 P
X C40 C40 450 -7700 200 L 50 50 6 1 P
X C5 C5 -450 -6500 200 R 50 50 6 1 P
X C8 C8 -450 -6600 200 R 50 50 6 1 P
X C9 C9 -450 -6700 200 R 50 50 6 1 P
X D10 D10 -450 -5400 200 R 50 50 6 1 P
X D13 D13 -450 -5500 200 R 50 50 6 1 P
X D16 D16 -450 -5600 200 R 50 50 6 1 P
X D19 D19 -450 -5700 200 R 50 50 6 1 P
X D2 D2 -450 -5000 200 R 50 50 6 1 P
X D22 D22 -450 -5800 200 R 50 50 6 1 P
X D25 D25 -450 -5900 200 R 50 50 6 1 P
X D28 D28 -450 -6000 200 R 50 50 6 1 P
X D3 D3 -450 -5100 200 R 50 50 6 1 P
X D37 D37 -450 -6100 200 R 50 50 6 1 P
X D39 D39 -450 -6200 200 R 50 50 6 1 P
X D6 D6 -450 -5200 200 R 50 50 6 1 P
X D7 D7 -450 -5300 200 R 50 50 6 1 P
X E1 E1 450 -700 200 L 50 50 6 1 P
X E11 E11 450 -300 200 L 50 50 6 1 P
X E14 E14 450 -200 200 L 50 50 6 1 P
X E17 E17 450 -100 200 L 50 50 6 1 P
X E20 E20 -450 0 200 R 50 50 6 1 P
X E23 E23 -450 -100 200 R 50 50 6 1 P
X E26 E26 -450 -200 200 R 50 50 6 1 P
X E29 E29 -450 -300 200 R 50 50 6 1 P
X E32 E32 -450 -500 200 R 50 50 6 1 P
X E35 E35 -450 -600 200 R 50 50 6 1 P
X E38 E38 -450 -400 200 R 50 50 6 1 P
X E4 E4 450 -600 200 L 50 50 6 1 P
X E40 E40 -450 -700 200 R 50 50 6 1 P
X E5 E5 450 -500 200 L 50 50 6 1 P
X E8 E8 450 -400 200 L 50 50 6 1 P
X F12 F12 450 -1700 200 L 50 50 6 1 P
X F15 F15 450 -1600 200 L 50 50 6 1 P
X F18 F18 450 -1500 200 L 50 50 6 1 P
X F2 F2 450 -2100 200 L 50 50 6 1 P
X F21 F21 450 -1400 200 L 50 50 6 1 P
X F24 F24 450 -1300 200 L 50 50 6 1 P
X F27 F27 450 -1200 200 L 50 50 6 1 P
X F3 F3 450 -2000 200 L 50 50 6 1 P
X F30 F30 450 -1100 200 L 50 50 6 1 P
X F33 F33 450 -1000 200 L 50 50 6 1 P
X F36 F36 450 -900 200 L 50 50 6 1 P
X F39 F39 450 -800 200 L 50 50 6 1 P
X F6 F6 450 -1900 200 L 50 50 6 1 P
X F9 F9 450 -1800 200 L 50 50 6 1 P
X G1 G1 450 -3600 200 L 50 50 6 1 P
X G11 G11 450 -3200 200 L 50 50 6 1 P
X G14 G14 450 -3100 200 L 50 50 6 1 P
X G17 G17 450 -3000 200 L 50 50 6 1 P
X G20 G20 450 -2900 200 L 50 50 6 1 P
X G23 G23 450 -2800 200 L 50 50 6 1 P
X G26 G26 450 -2700 200 L 50 50 6 1 P
X G29 G29 450 -2600 200 L 50 50 6 1 P
X G32 G32 450 -2500 200 L 50 50 6 1 P
X G35 G35 450 -2400 200 L 50 50 6 1 P
X G38 G38 450 -2300 200 L 50 50 6 1 P
X G4 G4 450 -3500 200 L 50 50 6 1 P
X G40 G40 450 -2200 200 L 50 50 6 1 P
X G5 G5 450 -3400 200 L 50 50 6 1 P
X G8 G8 450 -3300 200 L 50 50 6 1 P
X H12 H12 -450 -4000 200 R 50 50 6 1 P
X H15 H15 -450 -4100 200 R 50 50 6 1 P
X H18 H18 -450 -4200 200 R 50 50 6 1 P
X H21 H21 -450 -4300 200 R 50 50 6 1 P
X H24 H24 -450 -4400 200 R 50 50 6 1 P
X H27 H27 -450 -4500 200 R 50 50 6 1 P
X H3 H3 -450 -3700 200 R 50 50 6 1 P
X H30 H30 -450 -4600 200 R 50 50 6 1 P
X H33 H33 -450 -4700 200 R 50 50 6 1 P
X H36 H36 -450 -4800 200 R 50 50 6 1 P
X H39 H39 -450 -4900 200 R 50 50 6 1 P
X H6 H6 -450 -3800 200 R 50 50 6 1 P
X H9 H9 -450 -3900 200 R 50 50 6 1 P
X J1 J1 -450 -2200 200 R 50 50 6 1 P
X J11 J11 -450 -2600 200 R 50 50 6 1 P
X J14 J14 -450 -2700 200 R 50 50 6 1 P
X J17 J17 -450 -2800 200 R 50 50 6 1 P
X J20 J20 -450 -2900 200 R 50 50 6 1 P
X J23 J23 -450 -3000 200 R 50 50 6 1 P
X J26 J26 -450 -3100 200 R 50 50 6 1 P
X J29 J29 -450 -3200 200 R 50 50 6 1 P
X J32 J32 -450 -3300 200 R 50 50 6 1 P
X J35 J35 -450 -3400 200 R 50 50 6 1 P
X J38 J38 -450 -3500 200 R 50 50 6 1 P
X J4 J4 -450 -2300 200 R 50 50 6 1 P
X J40 J40 -450 -3600 200 R 50 50 6 1 P
X J5 J5 -450 -2400 200 R 50 50 6 1 P
X J8 J8 -450 -2500 200 R 50 50 6 1 P
X K12 K12 -450 -1200 200 R 50 50 6 1 P
X K15 K15 -450 -1300 200 R 50 50 6 1 P
X K18 K18 -450 -1400 200 R 50 50 6 1 P
X K2 K2 -450 -800 200 R 50 50 6 1 P
X K21 K21 -450 -1500 200 R 50 50 6 1 P
X K24 K24 -450 -1600 200 R 50 50 6 1 P
X K27 K27 -450 -1700 200 R 50 50 6 1 P
X K3 K3 -450 -900 200 R 50 50 6 1 P
X K30 K30 -450 -1800 200 R 50 50 6 1 P
X K33 K33 -450 -1900 200 R 50 50 6 1 P
X K36 K36 -450 -2000 200 R 50 50 6 1 P
X K39 K39 -450 -2100 200 R 50 50 6 1 P
X K6 K6 -450 -1000 200 R 50 50 6 1 P
X K9 K9 -450 -1100 200 R 50 50 6 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_C1005X7R1C224K050BC
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_C1005X7R1C224K050BC C 0 40 N Y 1 F N
F0 "C" 150 150 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_C1005X7R1C224K050BC" 150 50 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" 150 -450 50 H I L CNN
F3 "" 150 -50 50 H I L CNN
F4 "0.22 µF" 150 -50 50 H V L CNN "value"
F5 "±10%" 150 -350 50 H I L CNN "Tolerance"
F6 "16 VDC" 150 -250 50 H I L CNN "MAX Voltage"
F7 "0402" 150 -150 50 H V L CNN "Chip Set"
F8 "TDK Electronics" 150 -550 50 H I L CNN "Manufacturer"
F9 "C1005X7R1C224K050BC" 150 -750 50 H I L CNN "MPN"
F10 "445-5936-2-ND" 150 -650 50 H I L CNN "Digi-Key_PN"
DRAW
P 2 1 1 13 -60 -20 60 -20 N
P 2 1 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_C10_1.5V
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_C10_1.5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" -250 -50 50 H I C CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_C10_1.5V" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 0 0 0 100 N
P 2 0 1 10 50 100 -50 100 N
X IO_1.8V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_C10_VIO_ADJ
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_C10_VIO_ADJ #PWR 0 0 Y Y 1 F P
F0 "#PWR" -250 -50 50 H I C CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_C10_VIO_ADJ" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 0 0 0 100 N
P 2 0 1 10 50 100 -50 100 N
X IO_1.8V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CC0402KRX5R6BB474
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CC0402KRX5R6BB474 C 0 40 N Y 1 F N
F0 "C" 150 150 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CC0402KRX5R6BB474" 150 50 50 H I L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" 150 -50 50 H I L CNN
F3 "" 150 -50 50 H I L CNN
F4 "0.47 µF" 150 -150 50 H V L CNN "value"
F5 "±10%" 150 -350 50 H I L CNN "Tolerance"
F6 "10V" 150 -250 50 H I L CNN "MAX Voltage"
F7 "0402" 150 -450 50 H V L CNN "Chip Set"
F8 "Yageo America/Phycomp" 150 -550 50 H I L CNN "Manufacturer"
F9 "CC0402KRX5R6BB474" 150 -750 50 H I L CNN "MPN"
F10 "311-1689-2-ND" 150 -650 50 H I L CNN "Digi-Key_PN"
DRAW
P 2 1 1 13 -60 -20 60 -20 N
P 2 1 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CC0402KRX7R7BB104
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CC0402KRX7R7BB104 C 0 40 N Y 1 F N
F0 "C" 150 150 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CC0402KRX7R7BB104" 150 50 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" 150 -50 50 H I L CNN
F3 "" 150 -50 50 H I L CNN
F4 "0.1 uF" 150 -150 50 H V L CNN "value"
F5 "±10%" 150 -450 50 H I L CNN "Tolerance"
F6 "16V" 150 -350 50 H I L CNN "MAX Voltage"
F7 "0402" 150 -250 50 H V L CNN "Chip Set"
F8 "Yageo America/Phycomp" 150 -550 50 H I L CNN "Manufacturer"
F9 "CC0402KRX7R7BB104" 150 -750 50 H I L CNN "MPN"
F10 "311-1338-2-ND" 150 -650 50 H I L CNN "Digi-Key_PN"
DRAW
P 2 1 1 13 -60 -20 60 -20 N
P 2 1 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CSD17313Q2T
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CSD17313Q2T Q 0 0 Y N 1 F N
F0 "Q" 50 -275 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CSD17313Q2T" 50 -375 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:CSD25302Q2" 50 -225 50 H I L CNN
F3 "" -80 5 50 H I L CNN
F4 "Texas Instruments" 50 -750 50 H I L CNN "Manufacturer"
F5 "3V, 8V" 50 -675 50 H I L CNN "Vdss"
F6 "5A (Ta)" 50 -600 50 H I L CNN "Id"
F7 "+10V, -8V" 50 -525 50 H I L CNN "Vgs (Max)"
F8 "2.4W" 50 -450 50 H I L CNN "Power Dissipation (Max)"
F9 "6-WDFN Exposed Pad" 50 -825 50 H I L CNN "Chip code"
F10 "CSD17313Q2T" 325 -925 50 H I C CNN "MPN"
F11 "296-44045-2-ND" 425 -1025 50 H I C CNN "Digi-Key_PN"
DRAW
C -15 5 110 1 1 10 N
C 20 -65 10 1 1 0 F
C 20 75 10 1 1 0 F
S -325 200 275 -200 0 1 0 N
P 2 0 1 0 -300 -50 -260 -50 N
P 2 0 1 0 20 -100 20 -150 N
P 2 0 1 0 250 -150 -300 -150 N
P 3 0 1 0 -300 50 -260 50 -260 -150 N
P 3 0 1 0 20 110 20 150 210 150 N
P 3 0 1 0 250 -50 210 -50 210 -150 N
P 4 0 1 0 -70 10 -160 10 -160 150 -300 150 N
P 4 0 1 0 250 50 210 50 210 150 250 150 N
P 2 1 1 10 -70 -70 -70 80 N
P 2 1 1 10 -50 -85 -50 -45 N
P 2 1 1 10 -50 -15 -50 25 N
P 2 1 1 10 -50 55 -50 95 N
P 2 1 1 0 20 -95 20 -65 N
P 3 1 1 0 20 105 20 5 -50 5 N
P 4 1 1 0 -50 75 50 75 50 -65 -50 -65 N
P 4 1 1 0 -40 5 0 -10 0 20 -40 5 F
P 4 1 1 0 30 -15 35 -10 65 -10 70 -5 N
P 4 1 1 0 50 -10 35 15 65 15 50 -10 N
X D_1 1 -500 -50 200 R 50 50 1 1 P
X D_2 2 -500 50 200 R 50 50 1 1 P
X G 3 -500 150 200 R 50 50 1 1 P
X S_1 4 450 150 200 L 50 50 1 1 P
X D_3 5 450 -50 200 L 50 50 1 1 P
X D_4 6 450 -150 200 L 50 50 1 1 P
X S_2 7 450 50 200 L 50 50 1 1 P
X D_5 8 -500 -150 200 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CY7C68013A-56LTXC
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CY7C68013A-56LTXC IC 0 40 Y Y 1 F N
F0 "IC" -750 -3075 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_CY7C68013A-56LTXC" -750 -3175 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN50P800X800X100-57N" -2780 2295 50 H I L CNN
F3 "" 70 -1980 50 H I L CNN
F4 "56-VFQFN Exposed Pad" -750 -3350 50 H V L CNN "Chip Set"
F5 "Cypress Semiconductor Corp" -750 -3275 50 H V L CNN "Manufacturer"
F6 "CY7C68013A-56LTXC" -750 -3450 50 H V L CNN "MPN"
F7 "428-4634-2-ND" -750 -3525 50 H V L CNN "Digi-Key_PN"
DRAW
S -750 800 650 -2900 0 2 0 N
P 5 1 1 6 -800 1250 800 1250 800 -1250 -800 -1250 -800 1250 N
X RDY0/~SLRD 1 -1000 650 200 R 50 50 1 1 P
X AGND_2 10 -1000 -250 200 R 50 50 1 1 P
X VCC_1 11 -1000 -350 200 R 50 50 1 1 P
X GND_1 12 -1000 -450 200 R 50 50 1 1 P
X ~IFCLK 13 -1000 -550 200 R 50 50 1 1 P
X RESERVED 14 -1000 -650 200 R 50 50 1 1 P
X SCL 15 -700 -1450 200 U 50 50 1 1 P
X SDA 16 -600 -1450 200 U 50 50 1 1 P
X VCC_2 17 -500 -1450 200 U 50 50 1 1 P
X PB0/FD0 18 -400 -1450 200 U 50 50 1 1 P
X PB1/FD1 19 -300 -1450 200 U 50 50 1 1 P
X RDY1/~SLWR 2 -1000 550 200 R 50 50 1 1 P
X PB2/FD2 20 -200 -1450 200 U 50 50 1 1 P
X PB3/FD3 21 -100 -1450 200 U 50 50 1 1 P
X PB4/FD4 22 0 -1450 200 U 50 50 1 1 P
X PB5/FD5 23 100 -1450 200 U 50 50 1 1 P
X PB6/FD6 24 200 -1450 200 U 50 50 1 1 P
X PB7/FD7 25 300 -1450 200 U 50 50 1 1 P
X GND_2 26 400 -1450 200 U 50 50 1 1 P
X VCC_3 27 500 -1450 200 U 50 50 1 1 P
X GND_3 28 600 -1450 200 U 50 50 1 1 P
X CTL0/~FLAGA 29 1000 -650 200 L 50 50 1 1 P
X AVCC_1 3 -1000 450 200 R 50 50 1 1 P
X CTL1/~FLAGB 30 1000 -550 200 L 50 50 1 1 P
X CTL2/~FLAGC 31 1000 -450 200 L 50 50 1 1 P
X VCC_4 32 1000 -350 200 L 50 50 1 1 P
X PA0/INT0# 33 1000 -250 200 L 50 50 1 1 P
X PA1/INT1# 34 1000 -150 200 L 50 50 1 1 P
X PA2/~SLOE 35 1000 -50 200 L 50 50 1 1 P
X PA3/~WU2 36 1000 50 200 L 50 50 1 1 P
X PA4/FIFOADR0 37 1000 150 200 L 50 50 1 1 P
X PA5/FIFOADR1 38 1000 250 200 L 50 50 1 1 P
X PA6/~PKTEND 39 1000 350 200 L 50 50 1 1 P
X XTALOUT 4 -1000 350 200 R 50 50 1 1 P
X PA7/~FLAGD~/SLCS# 40 1000 450 200 L 50 50 1 1 P
X GND_4 41 1000 550 200 L 50 50 1 1 P
X RESET# 42 1000 650 200 L 50 50 1 1 P
X VCC_5 43 700 1450 200 D 50 50 1 1 P
X ~WAKEUP 44 600 1450 200 D 50 50 1 1 P
X PD0/FD8 45 500 1450 200 D 50 50 1 1 P
X PD1/FD9 46 400 1450 200 D 50 50 1 1 P
X PD2/FD10 47 300 1450 200 D 50 50 1 1 P
X PD3/FD11 48 200 1450 200 D 50 50 1 1 P
X PD4/FD12 49 100 1450 200 D 50 50 1 1 P
X XTALIN 5 -1000 250 200 R 50 50 1 1 P
X PD5/FD13 50 0 1450 200 D 50 50 1 1 P
X PD6/FD14 51 -100 1450 200 D 50 50 1 1 P
X PD7/FD15 52 -200 1450 200 D 50 50 1 1 P
X GND_5 53 -300 1450 200 D 50 50 1 1 P
X CLKOUT 54 -400 1450 200 D 50 50 1 1 P
X VCC_6 55 -500 1450 200 D 50 50 1 1 P
X GND_6 56 -600 1450 200 D 50 50 1 1 P
X EP 57 -700 1450 200 D 50 50 1 1 P
X AGND_1 6 -1000 150 200 R 50 50 1 1 P
X AVCC_2 7 -1000 50 200 R 50 50 1 1 P
X DPLUS 8 -1000 -50 200 R 50 50 1 1 P
X DMINUS 9 -1000 -150 200 R 50 50 1 1 P
X RDY0/~SLRD 1 850 -300 200 L 50 50 1 2 P
X AGND_2 10 -950 -2100 200 R 50 50 1 2 P
X VCC_1 11 -950 500 200 R 50 50 1 2 P
X GND_1 12 -950 -2300 200 R 50 50 1 2 P
X ~IFCLK 13 -950 -500 200 R 50 50 1 2 P
X RESERVED 14 -950 -1900 200 R 50 50 1 2 P
X SCL 15 850 600 200 L 50 50 1 2 P
X SDA 16 850 500 200 L 50 50 1 2 P
X VCC_2 17 -950 400 200 R 50 50 1 2 P
X PB0/FD0 18 850 -800 200 L 50 50 1 2 P
X PB1/FD1 19 850 -900 200 L 50 50 1 2 P
X RDY1/~SLWR 2 850 -400 200 L 50 50 1 2 P
X PB2/FD2 20 850 -1000 200 L 50 50 1 2 P
X PB3/FD3 21 850 -1100 200 L 50 50 1 2 P
X PB4/FD4 22 850 -1200 200 L 50 50 1 2 P
X PB5/FD5 23 850 -1300 200 L 50 50 1 2 P
X PB6/FD6 24 850 -1400 200 L 50 50 1 2 P
X PB7/FD7 25 850 -1500 200 L 50 50 1 2 P
X GND_2 26 -950 -2400 200 R 50 50 1 2 P
X VCC_3 27 -950 300 200 R 50 50 1 2 P
X GND_3 28 -950 -2500 200 R 50 50 1 2 P
X CTL0/~FLAGA 29 850 100 200 L 50 50 1 2 P
X AVCC_1 3 -950 700 200 R 50 50 1 2 P
X CTL1/~FLAGB 30 850 0 200 L 50 50 1 2 P
X CTL2/~FLAGC 31 850 -100 200 L 50 50 1 2 P
X VCC_4 32 -950 200 200 R 50 50 1 2 P
X PA0/INT0# 33 -950 -1000 200 R 50 50 1 2 P
X PA1/INT1# 34 -950 -1100 200 R 50 50 1 2 P
X PA2/~SLOE 35 -950 -1200 200 R 50 50 1 2 P
X PA3/~WU2 36 -950 -1300 200 R 50 50 1 2 P
X PA4/FIFOADR0 37 -950 -1400 200 R 50 50 1 2 P
X PA5/FIFOADR1 38 -950 -1500 200 R 50 50 1 2 P
X PA6/~PKTEND 39 -950 -1600 200 R 50 50 1 2 P
X XTALOUT 4 -950 -700 200 R 50 50 1 2 P
X PA7/~FLAGD~/SLCS# 40 -950 -1700 200 R 50 50 1 2 P
X GND_4 41 -950 -2600 200 R 50 50 1 2 P
X RESET# 42 850 700 200 L 50 50 1 2 P
X VCC_5 43 -950 100 200 R 50 50 1 2 P
X ~WAKEUP 44 850 300 200 L 50 50 1 2 P
X PD0/FD8 45 850 -1700 200 L 50 50 1 2 P
X PD1/FD9 46 850 -1800 200 L 50 50 1 2 P
X PD2/FD10 47 850 -1900 200 L 50 50 1 2 P
X PD3/FD11 48 850 -2000 200 L 50 50 1 2 P
X PD4/FD12 49 850 -2100 200 L 50 50 1 2 P
X XTALIN 5 -950 -800 200 R 50 50 1 2 P
X PD5/FD13 50 850 -2200 200 L 50 50 1 2 P
X PD6/FD14 51 850 -2300 200 L 50 50 1 2 P
X PD7/FD15 52 850 -2400 200 L 50 50 1 2 P
X GND_5 53 -950 -2700 200 R 50 50 1 2 P
X CLKOUT 54 850 -600 200 L 50 50 1 2 P
X VCC_6 55 -950 0 200 R 50 50 1 2 P
X GND_6 56 -950 -2800 200 R 50 50 1 2 P
X EP 57 850 -2800 200 L 50 50 1 2 P
X AGND_1 6 -950 -2000 200 R 50 50 1 2 P
X AVCC_2 7 -950 600 200 R 50 50 1 2 P
X DPLUS 8 -950 -200 200 R 50 50 1 2 P
X DMINUS 9 -950 -300 200 R 50 50 1 2 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ECS-3518-500-B-TR
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ECS-3518-500-B-TR Y 0 40 Y Y 1 F N
F0 "Y" 50 -250 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ECS-3518-500-B-TR" 50 -350 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:Si510" 50 -450 50 H I L CNN
F3 "" 50 50 50 H I L CNN
F4 "50 MHz" 50 -550 50 H I L CNN "value"
F5 "±50ppm" 50 -625 50 H I L CNN "Tolerance"
F6 "4-SMD, No Lead" 50 -725 50 H I L CNN "Chip Set"
F7 "ECS Inc." 50 -825 50 H I L CNN "Manufacturer"
F8 "ECS-3518-500-B-TR" 50 -1025 50 H I L CNN "MPN"
F9 "XC1078TR-ND" 50 -925 50 H I L CNN "Digi-Key_PN"
DRAW
S -400 150 400 -150 0 1 0 N
X TRI-STATE 1 -500 50 100 R 50 50 1 1 T
X GND 2 -500 -50 100 R 50 50 1 1 W
X OUTPUT 3 500 -50 100 L 50 50 1 1 W
X VCC 4 500 50 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EG2207
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EG2207 J 0 40 Y N 1 F N
F0 "J" -375 -250 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EG2207" -375 -325 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:EG2207" -375 -425 50 H I L CNN
F3 "" -350 -50 50 H I L CNN
F4 "E-Switch" -375 -525 50 H I L CNN "Manufacturer"
F5 "EG2207" -375 -625 50 H I L CNN "MPN"
F6 "EG1940-ND" -375 -725 50 H I L CNN "Digi-Key_PN"
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
C -290 0 14 1 1 0 F
C -100 100 14 1 1 0 F
C 100 100 14 1 1 0 F
C 290 0 14 1 1 0 F
S -350 200 350 -150 0 1 0 N
P 2 0 1 0 -100 100 -300 100 N
P 2 0 1 0 300 100 100 100 N
P 2 1 1 0 -280 0 -80 90 N
P 2 1 1 0 280 0 80 90 N
X NC_1 1 -550 100 200 R 50 50 1 1 P
X COM_1 2 -550 0 200 R 50 50 1 1 P
X NO_1 3 -550 -100 200 R 50 50 1 1 P
X NC_2 4 550 100 200 L 50 50 1 1 P
X COM_2 5 550 0 200 L 50 50 1 1 P
X NO_2 6 550 -100 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EM2130H01QI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EM2130H01QI IC 0 40 Y Y 1 F N
F0 "IC" -405 220 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EM2130H01QI" -400 150 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:EM2130H01QI" 1070 -1295 50 H I L CNN
F3 "" -380 245 50 H I L CNN
F4 "100-QFN" -400 0 50 H V L CNN "Chip Set"
F5 "Intel" -400 75 50 H V L CNN "Manufacturer"
F6 "EM2130H01QI" -400 -100 50 H V L CNN "MPN"
F7 "544-3361-ND" -400 -175 50 H V L CNN "Digi-Key_PN"
DRAW
S -1350 1850 1200 -2150 0 1 0 N
X VOUT_1 1 -1550 1450 200 R 50 50 1 1 P
X SYNC 10 -1550 550 200 R 50 50 1 1 P
X VOUT_25 100 -850 2050 200 D 50 50 1 1 P
X VOUT_26 101 -950 2050 200 D 50 50 1 1 P
X AGND_2 102 1400 350 200 L 50 50 1 1 P
X PVIN_10 103 1400 -350 200 L 50 50 1 1 P
X PGND_40 104 -1550 -1650 200 R 50 50 1 1 P
X POK 11 -1550 450 200 R 50 50 1 1 P
X CTRL 12 -1550 350 200 R 50 50 1 1 P
X SALRT 13 -1550 250 200 R 50 50 1 1 P
X SDA 14 -1550 150 200 R 50 50 1 1 P
X SCL 15 -1550 50 200 R 50 50 1 1 P
X VDD33 16 -1550 -50 200 R 50 50 1 1 P
X PVIN_1 17 -1550 -150 200 R 50 50 1 1 P
X PVIN_2 18 -1550 -250 200 R 50 50 1 1 P
X PVIN_3 19 -1550 -350 200 R 50 50 1 1 P
X VOUT_2 2 -1550 1350 200 R 50 50 1 1 P
X PVIN_4 20 -1550 -450 200 R 50 50 1 1 P
X PVIN_5 21 -1550 -550 200 R 50 50 1 1 P
X PGND_1 22 -1550 -650 200 R 50 50 1 1 P
X PGND_2 23 -1550 -750 200 R 50 50 1 1 P
X PGND_3 24 -1550 -850 200 R 50 50 1 1 P
X PGND_4 25 -1550 -950 200 R 50 50 1 1 P
X PGND_5 26 -1550 -1050 200 R 50 50 1 1 P
X PGND_6 27 -1550 -1150 200 R 50 50 1 1 P
X PGND_7 28 -1550 -1250 200 R 50 50 1 1 P
X PGND_8 29 -1550 -1350 200 R 50 50 1 1 P
X VOUT_3 3 -1550 1250 200 R 50 50 1 1 P
X PGND_9 30 -1550 -1450 200 R 50 50 1 1 P
X PGND_10 31 -1550 -1550 200 R 50 50 1 1 P
X PGND_11 32 -1050 -2350 200 U 50 50 1 1 P
X PGND_12 33 -950 -2350 200 U 50 50 1 1 P
X PGND_13 34 -850 -2350 200 U 50 50 1 1 P
X PGND_14 35 -750 -2350 200 U 50 50 1 1 P
X PGND_15 36 -650 -2350 200 U 50 50 1 1 P
X PGND_16 37 -550 -2350 200 U 50 50 1 1 P
X PGND_17 38 -450 -2350 200 U 50 50 1 1 P
X PGND_18 39 -350 -2350 200 U 50 50 1 1 P
X RVSET 4 -1550 1150 200 R 50 50 1 1 P
X PGND_19 40 -250 -2350 200 U 50 50 1 1 P
X PGND_20 41 -150 -2350 200 U 50 50 1 1 P
X PGND_21 42 -50 -2350 200 U 50 50 1 1 P
X PGND_22 43 50 -2350 200 U 50 50 1 1 P
X PGND_23 44 150 -2350 200 U 50 50 1 1 P
X PGND_24 45 250 -2350 200 U 50 50 1 1 P
X PGND_25 46 350 -2350 200 U 50 50 1 1 P
X PGND_26 47 450 -2350 200 U 50 50 1 1 P
X PGND_27 48 550 -2350 200 U 50 50 1 1 P
X PGND_28 49 650 -2350 200 U 50 50 1 1 P
X RTUNE 5 -1550 1050 200 R 50 50 1 1 P
X PGND_29 50 750 -2350 200 U 50 50 1 1 P
X PGND_30 51 850 -2350 200 U 50 50 1 1 P
X PGND_31 52 1400 -1650 200 L 50 50 1 1 P
X PGND_32 53 1400 -1550 200 L 50 50 1 1 P
X PGND_33 54 1400 -1450 200 L 50 50 1 1 P
X PGND_34 55 1400 -1350 200 L 50 50 1 1 P
X PGND_35 56 1400 -1250 200 L 50 50 1 1 P
X PGND_36 57 1400 -1150 200 L 50 50 1 1 P
X PGND_37 58 1400 -1050 200 L 50 50 1 1 P
X PGND_38 59 1400 -950 200 L 50 50 1 1 P
X VINSEN 6 -1550 950 200 R 50 50 1 1 P
X PGND_39 60 1400 -850 200 L 50 50 1 1 P
X PVIN_6 61 1400 -750 200 L 50 50 1 1 P
X PVIN_7 62 1400 -650 200 L 50 50 1 1 P
X PVIN_8 63 1400 -550 200 L 50 50 1 1 P
X PVIN_9 64 1400 -450 200 L 50 50 1 1 P
X PVCC 65 1400 -250 200 L 50 50 1 1 P
X VCC 66 1400 -150 200 L 50 50 1 1 P
X NC_1 67 1400 -50 200 L 50 50 1 1 P
X NC_2 68 1400 50 200 L 50 50 1 1 P
X DGND 69 1400 150 200 L 50 50 1 1 P
X ADDR1 7 -1550 850 200 R 50 50 1 1 P
X AGND_1 70 1400 250 200 L 50 50 1 1 P
X VSENP 71 1400 450 200 L 50 50 1 1 P
X VSENN 72 1400 550 200 L 50 50 1 1 P
X NC_3 73 1400 650 200 L 50 50 1 1 P
X NC_4 74 1400 750 200 L 50 50 1 1 P
X NC_5 75 1400 850 200 L 50 50 1 1 P
X NC_6 76 1400 950 200 L 50 50 1 1 P
X VTRACK 77 1400 1050 200 L 50 50 1 1 P
X VCCSEN 78 1400 1150 200 L 50 50 1 1 P
X VOUT_4 79 1400 1250 200 L 50 50 1 1 P
X ADDR0 8 -1550 750 200 R 50 50 1 1 P
X VOUT_5 80 1400 1350 200 L 50 50 1 1 P
X VOUT_6 81 1400 1450 200 L 50 50 1 1 P
X VOUT_7 82 950 2050 200 D 50 50 1 1 P
X VOUT_8 83 850 2050 200 D 50 50 1 1 P
X VOUT_9 84 750 2050 200 D 50 50 1 1 P
X VOUT_10 85 650 2050 200 D 50 50 1 1 P
X VOUT_11 86 550 2050 200 D 50 50 1 1 P
X VOUT_12 87 450 2050 200 D 50 50 1 1 P
X VOUT_13 88 350 2050 200 D 50 50 1 1 P
X VOUT_14 89 250 2050 200 D 50 50 1 1 P
X PWM 9 -1550 650 200 R 50 50 1 1 P
X VOUT_15 90 150 2050 200 D 50 50 1 1 P
X VOUT_16 91 50 2050 200 D 50 50 1 1 P
X VOUT_17 92 -50 2050 200 D 50 50 1 1 P
X VOUT_18 93 -150 2050 200 D 50 50 1 1 P
X VOUT_19 94 -250 2050 200 D 50 50 1 1 P
X VOUT_20 95 -350 2050 200 D 50 50 1 1 P
X VOUT_21 96 -450 2050 200 D 50 50 1 1 P
X VOUT_22 97 -550 2050 200 D 50 50 1 1 P
X VOUT_23 98 -650 2050 200 D 50 50 1 1 P
X VOUT_24 99 -750 2050 200 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EM2130L01QI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EM2130L01QI IC 0 40 Y Y 1 F N
F0 "IC" -405 220 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EM2130L01QI" -400 150 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:EM2130H01QI" 1070 -1295 50 H I L CNN
F3 "" -380 245 50 H I L CNN
F4 "100-QFN" -400 0 50 H V L CNN "Chip Set"
F5 "Intel" -400 75 50 H V L CNN "Manufacturer"
F6 "EM2130L01QI" -400 -100 50 H V L CNN "MPN"
F7 "544-3360-ND" -400 -175 50 H V L CNN "Digi-Key_PN"
DRAW
S -1350 1850 1200 -2150 0 1 0 N
X VOUT_1 1 -1550 1450 200 R 50 50 1 1 P
X SYNC 10 -1550 550 200 R 50 50 1 1 P
X VOUT_25 100 -850 2050 200 D 50 50 1 1 P
X VOUT_26 101 -950 2050 200 D 50 50 1 1 P
X AGND_2 102 1400 350 200 L 50 50 1 1 P
X PVIN_10 103 1400 -350 200 L 50 50 1 1 P
X PGND_40 104 -1550 -1650 200 R 50 50 1 1 P
X POK 11 -1550 450 200 R 50 50 1 1 P
X CTRL 12 -1550 350 200 R 50 50 1 1 P
X SALRT 13 -1550 250 200 R 50 50 1 1 P
X SDA 14 -1550 150 200 R 50 50 1 1 P
X SCL 15 -1550 50 200 R 50 50 1 1 P
X VDD33 16 -1550 -50 200 R 50 50 1 1 P
X PVIN_1 17 -1550 -150 200 R 50 50 1 1 P
X PVIN_2 18 -1550 -250 200 R 50 50 1 1 P
X PVIN_3 19 -1550 -350 200 R 50 50 1 1 P
X VOUT_2 2 -1550 1350 200 R 50 50 1 1 P
X PVIN_4 20 -1550 -450 200 R 50 50 1 1 P
X PVIN_5 21 -1550 -550 200 R 50 50 1 1 P
X PGND_1 22 -1550 -650 200 R 50 50 1 1 P
X PGND_2 23 -1550 -750 200 R 50 50 1 1 P
X PGND_3 24 -1550 -850 200 R 50 50 1 1 P
X PGND_4 25 -1550 -950 200 R 50 50 1 1 P
X PGND_5 26 -1550 -1050 200 R 50 50 1 1 P
X PGND_6 27 -1550 -1150 200 R 50 50 1 1 P
X PGND_7 28 -1550 -1250 200 R 50 50 1 1 P
X PGND_8 29 -1550 -1350 200 R 50 50 1 1 P
X VOUT_3 3 -1550 1250 200 R 50 50 1 1 P
X PGND_9 30 -1550 -1450 200 R 50 50 1 1 P
X PGND_10 31 -1550 -1550 200 R 50 50 1 1 P
X PGND_11 32 -1050 -2350 200 U 50 50 1 1 P
X PGND_12 33 -950 -2350 200 U 50 50 1 1 P
X PGND_13 34 -850 -2350 200 U 50 50 1 1 P
X PGND_14 35 -750 -2350 200 U 50 50 1 1 P
X PGND_15 36 -650 -2350 200 U 50 50 1 1 P
X PGND_16 37 -550 -2350 200 U 50 50 1 1 P
X PGND_17 38 -450 -2350 200 U 50 50 1 1 P
X PGND_18 39 -350 -2350 200 U 50 50 1 1 P
X RVSET 4 -1550 1150 200 R 50 50 1 1 P
X PGND_19 40 -250 -2350 200 U 50 50 1 1 P
X PGND_20 41 -150 -2350 200 U 50 50 1 1 P
X PGND_21 42 -50 -2350 200 U 50 50 1 1 P
X PGND_22 43 50 -2350 200 U 50 50 1 1 P
X PGND_23 44 150 -2350 200 U 50 50 1 1 P
X PGND_24 45 250 -2350 200 U 50 50 1 1 P
X PGND_25 46 350 -2350 200 U 50 50 1 1 P
X PGND_26 47 450 -2350 200 U 50 50 1 1 P
X PGND_27 48 550 -2350 200 U 50 50 1 1 P
X PGND_28 49 650 -2350 200 U 50 50 1 1 P
X RTUNE 5 -1550 1050 200 R 50 50 1 1 P
X PGND_29 50 750 -2350 200 U 50 50 1 1 P
X PGND_30 51 850 -2350 200 U 50 50 1 1 P
X PGND_31 52 1400 -1650 200 L 50 50 1 1 P
X PGND_32 53 1400 -1550 200 L 50 50 1 1 P
X PGND_33 54 1400 -1450 200 L 50 50 1 1 P
X PGND_34 55 1400 -1350 200 L 50 50 1 1 P
X PGND_35 56 1400 -1250 200 L 50 50 1 1 P
X PGND_36 57 1400 -1150 200 L 50 50 1 1 P
X PGND_37 58 1400 -1050 200 L 50 50 1 1 P
X PGND_38 59 1400 -950 200 L 50 50 1 1 P
X VINSEN 6 -1550 950 200 R 50 50 1 1 P
X PGND_39 60 1400 -850 200 L 50 50 1 1 P
X PVIN_6 61 1400 -750 200 L 50 50 1 1 P
X PVIN_7 62 1400 -650 200 L 50 50 1 1 P
X PVIN_8 63 1400 -550 200 L 50 50 1 1 P
X PVIN_9 64 1400 -450 200 L 50 50 1 1 P
X PVCC 65 1400 -250 200 L 50 50 1 1 P
X VCC 66 1400 -150 200 L 50 50 1 1 P
X NC_1 67 1400 -50 200 L 50 50 1 1 P
X NC_2 68 1400 50 200 L 50 50 1 1 P
X DGND 69 1400 150 200 L 50 50 1 1 P
X ADDR1 7 -1550 850 200 R 50 50 1 1 P
X AGND_1 70 1400 250 200 L 50 50 1 1 P
X VSENP 71 1400 450 200 L 50 50 1 1 P
X VSENN 72 1400 550 200 L 50 50 1 1 P
X NC_3 73 1400 650 200 L 50 50 1 1 P
X NC_4 74 1400 750 200 L 50 50 1 1 P
X NC_5 75 1400 850 200 L 50 50 1 1 P
X NC_6 76 1400 950 200 L 50 50 1 1 P
X VTRACK 77 1400 1050 200 L 50 50 1 1 P
X VCCSEN 78 1400 1150 200 L 50 50 1 1 P
X VOUT_4 79 1400 1250 200 L 50 50 1 1 P
X ADDR0 8 -1550 750 200 R 50 50 1 1 P
X VOUT_5 80 1400 1350 200 L 50 50 1 1 P
X VOUT_6 81 1400 1450 200 L 50 50 1 1 P
X VOUT_7 82 950 2050 200 D 50 50 1 1 P
X VOUT_8 83 850 2050 200 D 50 50 1 1 P
X VOUT_9 84 750 2050 200 D 50 50 1 1 P
X VOUT_10 85 650 2050 200 D 50 50 1 1 P
X VOUT_11 86 550 2050 200 D 50 50 1 1 P
X VOUT_12 87 450 2050 200 D 50 50 1 1 P
X VOUT_13 88 350 2050 200 D 50 50 1 1 P
X VOUT_14 89 250 2050 200 D 50 50 1 1 P
X PWM 9 -1550 650 200 R 50 50 1 1 P
X VOUT_15 90 150 2050 200 D 50 50 1 1 P
X VOUT_16 91 50 2050 200 D 50 50 1 1 P
X VOUT_17 92 -50 2050 200 D 50 50 1 1 P
X VOUT_18 93 -150 2050 200 D 50 50 1 1 P
X VOUT_19 94 -250 2050 200 D 50 50 1 1 P
X VOUT_20 95 -350 2050 200 D 50 50 1 1 P
X VOUT_21 96 -450 2050 200 D 50 50 1 1 P
X VOUT_22 97 -550 2050 200 D 50 50 1 1 P
X VOUT_23 98 -650 2050 200 D 50 50 1 1 P
X VOUT_24 99 -750 2050 200 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EN6337QI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EN6337QI IC 0 40 Y Y 1 F N
F0 "IC" -705 1670 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EN6337QI" -700 1600 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:EN6337QI" -2780 2295 50 H I L CNN
F3 "" -680 1545 50 H I L CNN
F4 "38-QFN (7x4)" -700 1450 50 H V L CNN "Chip Set"
F5 "Intel" -700 1525 50 H V L CNN "Manufacturer"
F6 "EN6337QI" -700 1350 50 H V L CNN "MPN"
F7 "544-2862-2-ND" -700 1275 50 H V L CNN "Digi-Key_PN"
DRAW
S -700 1100 1050 -1200 0 2 0 N
P 5 1 1 6 -600 1050 600 1050 600 -1050 -600 -1050 -600 1050 N
X NC(SW)_1 1 -800 950 200 R 50 50 1 1 P
X VOUT_6 10 -800 50 200 R 50 50 1 1 P
X VOUT_7 11 -800 -50 200 R 50 50 1 1 P
X NC(SW)_3 12 -800 -150 200 R 50 50 1 1 P
X PGND_1 13 -800 -250 200 R 50 50 1 1 P
X PGND_2 14 -800 -350 200 R 50 50 1 1 P
X PGND_3 15 -800 -450 200 R 50 50 1 1 P
X PGND_4 16 -800 -550 200 R 50 50 1 1 P
X PGND_5 17 -800 -650 200 R 50 50 1 1 P
X PGND_6 18 -800 -750 200 R 50 50 1 1 P
X PVIN_1 19 -800 -850 200 R 50 50 1 1 P
X NC(SW)_2 2 -800 850 200 R 50 50 1 1 P
X PVIN_2 20 -800 -950 200 R 50 50 1 1 P
X PVIN_3 21 800 950 200 L 50 50 1 1 P
X NC_3 22 800 850 200 L 50 50 1 1 P
X NC_4 23 800 750 200 L 50 50 1 1 P
X NC_5 24 800 650 200 L 50 50 1 1 P
X NC_6 25 800 550 200 L 50 50 1 1 P
X LLM_/_SYNC 26 800 450 200 L 50 50 1 1 P
X ENABLE 27 800 350 200 L 50 50 1 1 P
X POK 28 800 250 200 L 50 50 1 1 P
X RLLM 29 800 150 200 L 50 50 1 1 P
X NC_1 3 -800 750 200 R 50 50 1 1 P
X SS 30 800 50 200 L 50 50 1 1 P
X VFB 31 800 -50 200 L 50 50 1 1 P
X AGND 32 800 -150 200 L 50 50 1 1 P
X AVIN 33 800 -250 200 L 50 50 1 1 P
X NC(SW)_4 34 800 -350 200 L 50 50 1 1 P
X NC(SW)_5 35 800 -450 200 L 50 50 1 1 P
X NC(SW)_6 36 800 -550 200 L 50 50 1 1 P
X NC(SW)_7 37 800 -650 200 L 50 50 1 1 P
X NC(SW)_8 38 800 -750 200 L 50 50 1 1 P
X PGND_7 39 800 -850 200 L 50 50 1 1 P
X NC_2 4 -800 650 200 R 50 50 1 1 P
X VOUT_1 5 -800 550 200 R 50 50 1 1 P
X VOUT_2 6 -800 450 200 R 50 50 1 1 P
X VOUT_3 7 -800 350 200 R 50 50 1 1 P
X VOUT_4 8 -800 250 200 R 50 50 1 1 P
X VOUT_5 9 -800 150 200 R 50 50 1 1 P
X NC(SW)_1 1 -600 -1400 200 U 50 50 1 2 P
X VOUT_6 10 1250 300 200 L 50 50 1 2 P
X VOUT_7 11 1250 200 200 L 50 50 1 2 P
X NC(SW)_3 12 -200 -1400 200 U 50 50 1 2 P
X PGND_1 13 1250 -200 200 L 50 50 1 2 P
X PGND_2 14 1250 -300 200 L 50 50 1 2 P
X PGND_3 15 1250 -400 200 L 50 50 1 2 P
X PGND_4 16 1250 -500 200 L 50 50 1 2 P
X PGND_5 17 1250 -600 200 L 50 50 1 2 P
X PGND_6 18 1250 -700 200 L 50 50 1 2 P
X PVIN_1 19 -900 1000 200 R 50 50 1 2 P
X NC(SW)_2 2 -500 -1400 200 U 50 50 1 2 P
X PVIN_2 20 -900 900 200 R 50 50 1 2 P
X PVIN_3 21 -900 800 200 R 50 50 1 2 P
X NC_3 22 -100 -1400 200 U 50 50 1 2 P
X NC_4 23 0 -1400 200 U 50 50 1 2 P
X NC_5 24 100 -1400 200 U 50 50 1 2 P
X NC_6 25 200 -1400 200 U 50 50 1 2 P
X LLM_/_SYNC 26 -900 300 200 R 50 50 1 2 P
X ENABLE 27 -900 600 200 R 50 50 1 2 P
X POK 28 1250 1000 200 L 50 50 1 2 P
X RLLM 29 -900 200 200 R 50 50 1 2 P
X NC_1 3 -400 -1400 200 U 50 50 1 2 P
X SS 30 -900 400 200 R 50 50 1 2 P
X VFB 31 1250 0 200 L 50 50 1 2 P
X AGND 32 1250 -1000 200 L 50 50 1 2 P
X AVIN 33 -900 500 200 R 50 50 1 2 P
X NC(SW)_4 34 300 -1400 200 U 50 50 1 2 P
X NC(SW)_5 35 400 -1400 200 U 50 50 1 2 P
X NC(SW)_6 36 500 -1400 200 U 50 50 1 2 P
X NC(SW)_7 37 600 -1400 200 U 50 50 1 2 P
X NC(SW)_8 38 700 -1400 200 U 50 50 1 2 P
X PGND_7 39 1250 -800 200 L 50 50 1 2 P
X NC_2 4 -300 -1400 200 U 50 50 1 2 P
X VOUT_1 5 1250 800 200 L 50 50 1 2 P
X VOUT_2 6 1250 700 200 L 50 50 1 2 P
X VOUT_3 7 1250 600 200 L 50 50 1 2 P
X VOUT_4 8 1250 500 200 L 50 50 1 2 P
X VOUT_5 9 1250 400 200 L 50 50 1 2 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EN6347QI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EN6347QI IC 0 40 Y Y 1 F N
F0 "IC" -705 1670 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EN6347QI" -700 1600 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:EN6337QI" -2780 2295 50 H I L CNN
F3 "" -680 1545 50 H I L CNN
F4 "38-QFN (7x4)" -700 1450 50 H V L CNN "Chip Set"
F5 "Intel" -700 1525 50 H V L CNN "Manufacturer"
F6 "EN6347QI" -700 1350 50 H V L CNN "MPN"
F7 "544-2863-2-ND" -700 1275 50 H V L CNN "Digi-Key_PN"
DRAW
S -700 1100 1050 -1200 0 2 0 N
P 5 1 1 6 -600 1050 600 1050 600 -1050 -600 -1050 -600 1050 N
X NC(SW)_1 1 -800 950 200 R 50 50 1 1 P
X VOUT_6 10 -800 50 200 R 50 50 1 1 P
X VOUT_7 11 -800 -50 200 R 50 50 1 1 P
X NC(SW)_3 12 -800 -150 200 R 50 50 1 1 P
X PGND_1 13 -800 -250 200 R 50 50 1 1 P
X PGND_2 14 -800 -350 200 R 50 50 1 1 P
X PGND_3 15 -800 -450 200 R 50 50 1 1 P
X PGND_4 16 -800 -550 200 R 50 50 1 1 P
X PGND_5 17 -800 -650 200 R 50 50 1 1 P
X PGND_6 18 -800 -750 200 R 50 50 1 1 P
X PVIN_1 19 -800 -850 200 R 50 50 1 1 P
X NC(SW)_2 2 -800 850 200 R 50 50 1 1 P
X PVIN_2 20 -800 -950 200 R 50 50 1 1 P
X PVIN_3 21 800 950 200 L 50 50 1 1 P
X NC_3 22 800 850 200 L 50 50 1 1 P
X NC_4 23 800 750 200 L 50 50 1 1 P
X NC_5 24 800 650 200 L 50 50 1 1 P
X NC_6 25 800 550 200 L 50 50 1 1 P
X LLM_/_SYNC 26 800 450 200 L 50 50 1 1 P
X ENABLE 27 800 350 200 L 50 50 1 1 P
X POK 28 800 250 200 L 50 50 1 1 P
X RLLM 29 800 150 200 L 50 50 1 1 P
X NC_1 3 -800 750 200 R 50 50 1 1 P
X SS 30 800 50 200 L 50 50 1 1 P
X VFB 31 800 -50 200 L 50 50 1 1 P
X AGND 32 800 -150 200 L 50 50 1 1 P
X AVIN 33 800 -250 200 L 50 50 1 1 P
X NC(SW)_4 34 800 -350 200 L 50 50 1 1 P
X NC(SW)_5 35 800 -450 200 L 50 50 1 1 P
X NC(SW)_6 36 800 -550 200 L 50 50 1 1 P
X NC(SW)_7 37 800 -650 200 L 50 50 1 1 P
X NC(SW)_8 38 800 -750 200 L 50 50 1 1 P
X PGND_7 39 800 -850 200 L 50 50 1 1 P
X NC_2 4 -800 650 200 R 50 50 1 1 P
X VOUT_1 5 -800 550 200 R 50 50 1 1 P
X VOUT_2 6 -800 450 200 R 50 50 1 1 P
X VOUT_3 7 -800 350 200 R 50 50 1 1 P
X VOUT_4 8 -800 250 200 R 50 50 1 1 P
X VOUT_5 9 -800 150 200 R 50 50 1 1 P
X NC(SW)_1 1 -600 -1400 200 U 50 50 1 2 P
X VOUT_6 10 1250 300 200 L 50 50 1 2 P
X VOUT_7 11 1250 200 200 L 50 50 1 2 P
X NC(SW)_3 12 -200 -1400 200 U 50 50 1 2 P
X PGND_1 13 1250 -200 200 L 50 50 1 2 P
X PGND_2 14 1250 -300 200 L 50 50 1 2 P
X PGND_3 15 1250 -400 200 L 50 50 1 2 P
X PGND_4 16 1250 -500 200 L 50 50 1 2 P
X PGND_5 17 1250 -600 200 L 50 50 1 2 P
X PGND_6 18 1250 -700 200 L 50 50 1 2 P
X PVIN_1 19 -900 1000 200 R 50 50 1 2 P
X NC(SW)_2 2 -500 -1400 200 U 50 50 1 2 P
X PVIN_2 20 -900 900 200 R 50 50 1 2 P
X PVIN_3 21 -900 800 200 R 50 50 1 2 P
X NC_3 22 -100 -1400 200 U 50 50 1 2 P
X NC_4 23 0 -1400 200 U 50 50 1 2 P
X NC_5 24 100 -1400 200 U 50 50 1 2 P
X NC_6 25 200 -1400 200 U 50 50 1 2 P
X LLM_/_SYNC 26 -900 300 200 R 50 50 1 2 P
X ENABLE 27 -900 600 200 R 50 50 1 2 P
X POK 28 1250 1000 200 L 50 50 1 2 P
X RLLM 29 -900 200 200 R 50 50 1 2 P
X NC_1 3 -400 -1400 200 U 50 50 1 2 P
X SS 30 -900 400 200 R 50 50 1 2 P
X VFB 31 1250 0 200 L 50 50 1 2 P
X AGND 32 1250 -1000 200 L 50 50 1 2 P
X AVIN 33 -900 500 200 R 50 50 1 2 P
X NC(SW)_4 34 300 -1400 200 U 50 50 1 2 P
X NC(SW)_5 35 400 -1400 200 U 50 50 1 2 P
X NC(SW)_6 36 500 -1400 200 U 50 50 1 2 P
X NC(SW)_7 37 600 -1400 200 U 50 50 1 2 P
X NC(SW)_8 38 700 -1400 200 U 50 50 1 2 P
X PGND_7 39 1250 -800 200 L 50 50 1 2 P
X NC_2 4 -300 -1400 200 U 50 50 1 2 P
X VOUT_1 5 1250 800 200 L 50 50 1 2 P
X VOUT_2 6 1250 700 200 L 50 50 1 2 P
X VOUT_3 7 1250 600 200 L 50 50 1 2 P
X VOUT_4 8 1250 500 200 L 50 50 1 2 P
X VOUT_5 9 1250 400 200 L 50 50 1 2 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EP5348UI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EP5348UI IC 0 40 Y Y 1 F N
F0 "IC" -505 1670 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EP5348UI" -500 1600 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN40P175X200X95-14N-D" -530 1745 50 H I L CNN
F3 "" -480 1545 50 H I L CNN
F4 "38-QFN (7x4)" -500 1450 50 H V L CNN "Chip Set"
F5 "Intel" -500 1525 50 H V L CNN "Manufacturer"
F6 "EN6347QI" -500 1350 50 H V L CNN "MPN"
F7 "544-2863-2-ND" -500 1275 50 H V L CNN "Digi-Key_PN"
DRAW
S 450 300 -550 -450 0 2 0 N
P 5 1 1 6 -500 750 500 750 500 -750 -500 -750 -500 750 N
X NC(SW)_1 1 -700 150 200 R 50 50 1 1 P
X ENABLE 10 700 -50 200 L 50 50 1 1 P
X AVIN 11 700 50 200 L 50 50 1 1 P
X PVIN 12 700 150 200 L 50 50 1 1 P
X NC(SW)_2 13 0 950 200 D 50 50 1 1 P
X NC(SW)_3 14 -100 950 200 D 50 50 1 1 P
X PGND 2 -700 50 200 R 50 50 1 1 P
X NC_1 3 -700 -50 200 R 50 50 1 1 P
X VFB 4 -700 -150 200 R 50 50 1 1 P
X AGND 5 -700 -250 200 R 50 50 1 1 P
X VOUT_1 6 -100 -950 200 U 50 50 1 1 P
X VOUT_2 7 0 -950 200 U 50 50 1 1 P
X NC_2 8 700 -250 200 L 50 50 1 1 P
X NC_3 9 700 -150 200 L 50 50 1 1 P
X NC(SW)_1 1 -150 -650 200 U 50 50 1 2 P
X ENABLE 10 -750 -100 200 R 50 50 1 2 P
X AVIN 11 -750 0 200 R 50 50 1 2 P
X PVIN 12 -750 100 200 R 50 50 1 2 P
X NC(SW)_2 13 50 -650 200 U 50 50 1 2 P
X NC(SW)_3 14 -50 -650 200 U 50 50 1 2 P
X PGND 2 650 -100 200 L 50 50 1 2 P
X NC_1 3 -450 -650 200 U 50 50 1 2 P
X VFB 4 650 0 200 L 50 50 1 2 P
X AGND 5 650 -200 200 L 50 50 1 2 P
X VOUT_1 6 650 100 200 L 50 50 1 2 P
X VOUT_2 7 650 200 200 L 50 50 1 2 P
X NC_2 8 -350 -650 200 U 50 50 1 2 P
X NC_3 9 -250 -650 200 U 50 50 1 2 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ER2120QI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ER2120QI IC 0 40 Y Y 1 F N
F0 "IC" -505 1670 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ER2120QI" -500 1600 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN50P400X400X100-25N" -530 1745 50 H I L CNN
F3 "" -480 1545 50 H I L CNN
F4 "QFN-24" -500 1450 50 H V L CNN "Chip Set"
F5 "Intel" -500 1525 50 H V L CNN "Manufacturer"
F6 "ER2120QI" -500 1350 50 H V L CNN "MPN"
F7 "544-2958-2-ND" -500 1275 50 H V L CNN "Digi-Key_PN"
DRAW
S -500 500 500 -850 0 2 0 N
P 5 1 1 6 -400 700 400 700 400 -800 -400 -800 -400 700 N
X POK 1 -600 200 200 R 50 50 1 1 P
X PGND_1 10 0 -1000 200 U 50 50 1 1 P
X PGND_2 11 100 -1000 200 U 50 50 1 1 P
X PGND_3 12 200 -1000 200 U 50 50 1 1 P
X PGND_4 13 600 -300 200 L 50 50 1 1 P
X SW_1 14 600 -200 200 L 50 50 1 1 P
X SW_2 15 600 -100 200 L 50 50 1 1 P
X SW_3 16 600 0 200 L 50 50 1 1 P
X SW_4 17 600 100 200 L 50 50 1 1 P
X PVIN_1 18 600 200 200 L 50 50 1 1 P
X PVIN_2 19 300 900 200 D 50 50 1 1 P
X AGND 2 -600 100 200 R 50 50 1 1 P
X PVIN_3 20 200 900 200 D 50 50 1 1 P
X PVIN_4 21 100 900 200 D 50 50 1 1 P
X BOOT 22 0 900 200 D 50 50 1 1 P
X AVINO 23 -100 900 200 D 50 50 1 1 P
X AVIN 24 -200 900 200 D 50 50 1 1 P
X GND 25 -300 900 200 D 50 50 1 1 P
X EN 3 -600 0 200 R 50 50 1 1 P
X SYNC 4 -600 -100 200 R 50 50 1 1 P
X M/S 5 -600 -200 200 R 50 50 1 1 P
X FSW 6 -600 -300 200 R 50 50 1 1 P
X COMP 7 -300 -1000 200 U 50 50 1 1 P
X FB 8 -200 -1000 200 U 50 50 1 1 P
X SS 9 -100 -1000 200 U 50 50 1 1 P
X POK 1 700 -600 200 L 50 50 1 2 P
X PGND_1 10 -150 -1050 200 U 50 50 1 2 P
X PGND_2 11 -50 -1050 200 U 50 50 1 2 P
X PGND_3 12 50 -1050 200 U 50 50 1 2 P
X PGND_4 13 150 -1050 200 U 50 50 1 2 P
X SW_1 14 700 200 200 L 50 50 1 2 P
X SW_2 15 700 100 200 L 50 50 1 2 P
X SW_3 16 700 0 200 L 50 50 1 2 P
X SW_4 17 700 -100 200 L 50 50 1 2 P
X PVIN_1 18 -700 400 200 R 50 50 1 2 P
X PVIN_2 19 -700 300 200 R 50 50 1 2 P
X AGND 2 -250 -1050 200 U 50 50 1 2 P
X PVIN_3 20 -700 200 200 R 50 50 1 2 P
X PVIN_4 21 -700 100 200 R 50 50 1 2 P
X BOOT 22 700 400 200 L 50 50 1 2 P
X AVINO 23 -700 -200 200 R 50 50 1 2 P
X AVIN 24 -700 -100 200 R 50 50 1 2 P
X GND 25 250 -1050 200 U 50 50 1 2 P
X EN 3 -700 -400 200 R 50 50 1 2 P
X SYNC 4 -700 -500 200 R 50 50 1 2 P
X M/S 5 -700 -300 200 R 50 50 1 2 P
X FSW 6 -700 -600 200 R 50 50 1 2 P
X COMP 7 700 -500 200 L 50 50 1 2 P
X FB 8 700 -300 200 L 50 50 1 2 P
X SS 9 -700 -700 200 R 50 50 1 2 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ER3105DI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ER3105DI IC 0 40 Y Y 1 F N
F0 "IC" -405 870 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ER3105DI" -400 800 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:SON50P300X400X100-13N-D" -430 945 50 H I L CNN
F3 "" -380 745 50 H I L CNN
F4 "DFN-12" -400 650 50 H V L CNN "Chip Set"
F5 "Intel" -400 725 50 H V L CNN "Manufacturer"
F6 "ER3105DI" -400 550 50 H V L CNN "MPN"
F7 "544-2959-2-ND" -400 475 50 H V L CNN "Digi-Key_PN"
DRAW
S -350 400 300 -550 0 2 0 N
P 5 1 1 6 -400 350 400 350 400 -650 -400 -650 -400 350 N
X SS 1 -600 250 200 R 50 50 1 1 P
X FB 10 600 50 200 L 50 50 1 1 P
X COMP 11 600 150 200 L 50 50 1 1 P
X FSW 12 600 250 200 L 50 50 1 1 P
X GND 13 0 -850 200 U 50 50 1 1 P
X SYNC 2 -600 150 200 R 50 50 1 1 P
X BOOT 3 -600 50 200 R 50 50 1 1 P
X PVIN 4 -600 -50 200 R 50 50 1 1 P
X SW 5 -600 -150 200 R 50 50 1 1 P
X PGND 6 -600 -250 200 R 50 50 1 1 P
X EN 7 600 -250 200 L 50 50 1 1 P
X POK 8 600 -150 200 L 50 50 1 1 P
X AVINO 9 600 -50 200 L 50 50 1 1 P
X SS 1 -550 -400 200 R 50 50 1 2 P
X FB 10 500 -100 200 L 50 50 1 2 P
X COMP 11 -550 -100 200 R 50 50 1 2 P
X FSW 12 -550 -300 200 R 50 50 1 2 P
X GND 13 50 -750 200 U 50 50 1 2 P
X SYNC 2 -550 -200 200 R 50 50 1 2 P
X BOOT 3 500 300 200 L 50 50 1 2 P
X PVIN 4 -550 300 200 R 50 50 1 2 P
X SW 5 500 100 200 L 50 50 1 2 P
X PGND 6 -50 -750 200 U 50 50 1 2 P
X EN 7 -550 200 200 R 50 50 1 2 P
X POK 8 500 -300 200 L 50 50 1 2 P
X AVINO 9 -550 100 200 R 50 50 1 2 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ES1010SI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ES1010SI IC 0 40 Y Y 1 F N
F0 "IC" 145 -480 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ES1010SI" 150 -400 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:SOIC-8_3.9x4.9mm_P1.27mm" 170 -955 50 H I L CNN
F3 "" 220 -2605 50 H I L CNN
F4 "8-SOIC" 150 -650 50 H V L CNN "Chip Set"
F5 "Intel" 150 -575 50 H V L CNN "Manufacturer"
F6 "ES1010SI" 150 -750 50 H V L CNN "MPN"
F7 "544-2960-2-ND" 150 -825 50 H V L CNN "Digi-Key_PN"
DRAW
S -300 250 300 -250 0 1 0 N
S -300 250 300 -300 0 2 0 N
X ISET- 1 -400 150 100 R 50 50 1 1 I
X ISEN+ 2 -400 50 100 R 50 50 1 1 I
X GATE 3 -400 -50 100 R 50 50 1 1 I
X GND 4 -400 -150 100 R 50 50 1 1 W
X VIN 5 400 -150 100 L 50 50 1 1 W
X CLTIM 6 400 -50 100 L 50 50 1 1 I
X POK 7 400 50 100 L 50 50 1 1 I
X EN 8 400 150 100 L 50 50 1 1 I
X ISET- 1 200 350 100 D 50 50 1 2 I
X ISEN+ 2 0 350 100 D 50 50 1 2 I
X GATE 3 -200 350 100 D 50 50 1 2 I
X GND 4 0 -400 100 U 50 50 1 2 W
X VIN 5 -400 -100 100 R 50 50 1 2 W
X CLTIM 6 400 -200 100 L 50 50 1 2 I
X POK 7 400 -100 100 L 50 50 1 2 I
X EN 8 -400 -200 100 R 50 50 1 2 I
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EV1320QI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EV1320QI IC 0 40 Y Y 1 F N
F0 "IC" 645 -1130 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_EV1320QI" 650 -1050 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN50P300X300X60-16N-D" 670 -1605 50 H I L CNN
F3 "" 220 -2605 50 H I L CNN
F4 "16-QFN (3x3)" 650 -1300 50 H V L CNN "Chip Set"
F5 "Intel" 650 -1225 50 H V L CNN "Manufacturer"
F6 "EV1320QI" 650 -1400 50 H V L CNN "MPN"
F7 "544-2881-1-ND" 650 -1475 50 H V L CNN "Digi-Key_PN"
DRAW
P 5 1 1 6 -450 750 450 750 450 -750 -450 -750 -450 750 N
X NC 1 -650 250 200 R 50 50 1 1 N
X C1N_2 10 650 -150 200 L 50 50 1 1 P
X VOUT_1 11 650 -50 200 L 50 50 1 1 P
X VOUT_2 12 650 50 200 L 50 50 1 1 P
X C1P_1 13 650 150 200 L 50 50 1 1 P
X C1P_2 14 650 250 200 L 50 50 1 1 P
X VDDQ_1 15 50 950 200 D 50 50 1 1 P
X VDDQ_2 16 -50 950 200 D 50 50 1 1 P
X AVIN 2 -650 150 200 R 50 50 1 1 P
X ENABLE 3 -650 50 200 R 50 50 1 1 P
X POK 4 -650 -50 200 R 50 50 1 1 P
X SS 5 -650 -150 200 R 50 50 1 1 P
X AGND 6 -650 -250 200 R 50 50 1 1 P
X PGND_1 7 -50 -950 200 U 50 50 1 1 P
X PGND_2 8 50 -950 200 U 50 50 1 1 P
X C1N_1 9 650 -250 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FA-128-24.0000MF10Z-W3
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FA-128-24.0000MF10Z-W3 Y 0 40 Y Y 1 F N
F0 "Y" 150 -200 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FA-128-24.0000MF10Z-W3" 150 -300 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:Si570" 150 -400 50 H I L CNN
F3 "" 0 50 50 H I L CNN
F4 "24 MHz" 150 -500 50 H I L CNN "value"
F5 "±10ppm" 150 -575 50 H I L CNN "Tolerance"
F6 "4-SMD, No Lead" 150 -675 50 H I L CNN "Chip Set"
F7 "EPSON" 150 -775 50 H I L CNN "Manufacturer"
F8 "FA-128-24.0000MF10Z-W3" 150 -975 50 H I L CNN "MPN"
F9 "SER3678TR-ND" 150 -875 50 H I L CNN "Digi-Key_PN"
DRAW
S -45 100 45 -100 1 1 12 N
P 2 1 1 0 -100 0 -80 0 N
P 2 1 1 20 -80 -50 -80 50 N
P 2 1 1 0 0 -150 0 -140 N
P 2 1 1 0 0 140 0 150 N
P 2 1 1 20 80 -50 80 50 N
P 2 1 1 0 80 0 100 0 N
P 4 1 1 0 -100 -90 -100 -140 100 -140 100 -90 N
P 4 1 1 0 -100 90 -100 140 100 140 100 90 N
X 1 1 -150 0 50 R 50 50 1 1 P
X 2 2 0 200 50 D 50 50 1 1 P
X 3 3 150 0 50 L 50 50 1 1 P
X 4 4 0 -200 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FDMC8878
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FDMC8878 Q 0 0 Y N 1 F N
F0 "Q" 40 -305 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FDMC8878" 40 -405 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:FDMC86520L" 50 -1150 50 H I L CNN
F3 "" 60 5 50 H I L CNN
F4 "ON Semiconductor" 40 -780 50 H I L CNN "Manufacturer"
F5 "4.5V, 10V" 40 -705 50 H I L CNN "Vdss"
F6 "9.6A (Ta), 16.5A (Tc)" 40 -630 50 H I L CNN "Id"
F7 "±20V" 40 -555 50 H I L CNN "Vgs (Max)"
F8 "2.1W (Ta), 31W (Tc)" 40 -480 50 H I L CNN "Power Dissipation (Max)"
F9 "8-PowerWDFN" 40 -855 50 H I L CNN "Chip code"
F10 "FDMC8878" 50 -950 50 H I L CNN "MPN"
F11 "FDMC8878TR-ND" 50 -1050 50 H I L CNN "Digi-Key_PN"
DRAW
C -40 -65 10 1 1 0 F
C -40 75 10 1 1 0 F
C -5 5 110 1 1 10 N
S -325 200 275 -200 0 1 0 N
P 2 0 1 0 -300 -50 -260 -50 N
P 2 0 1 0 -300 150 -40 150 N
P 2 0 1 0 -260 -150 -300 -150 N
P 2 0 1 0 -260 50 -260 150 N
P 2 0 1 0 -40 150 -40 110 N
P 2 0 1 0 150 150 250 150 N
P 2 0 1 0 250 -150 210 -150 N
P 3 0 1 0 -300 50 -260 50 -260 -150 N
P 3 0 1 0 50 0 150 0 150 150 N
P 3 0 1 0 210 -150 -40 -150 -40 -100 N
P 3 0 1 0 250 -50 210 -50 210 -150 N
P 3 0 1 0 250 50 210 50 210 -50 N
P 2 1 1 0 -40 105 -40 75 N
P 2 1 1 10 30 -45 30 -85 N
P 2 1 1 10 30 25 30 -15 N
P 2 1 1 10 30 95 30 55 N
P 2 1 1 10 50 80 50 -70 N
P 3 1 1 0 -40 -95 -40 5 30 5 N
P 4 1 1 0 -70 20 -55 -5 -85 -5 -70 20 N
P 4 1 1 0 -50 25 -55 20 -85 20 -90 15 N
P 4 1 1 0 20 5 -20 20 -20 -10 20 5 F
P 4 1 1 0 30 -65 -70 -65 -70 75 30 75 N
X S_1 1 450 -150 200 L 50 50 1 1 P
X S_2 2 450 -50 200 L 50 50 1 1 P
X S_3 3 450 50 200 L 50 50 1 1 P
X G 4 450 150 200 L 50 50 1 1 P
X D_1 5 -500 150 200 R 50 50 1 1 P
X D_2 6 -500 50 200 R 50 50 1 1 P
X D_3 7 -500 -50 200 R 50 50 1 1 P
X D_4 8 -500 -150 200 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FDV305N
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FDV305N Q 0 0 Y Y 1 F N
F0 "Q" 300 -250 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FDV305N" 300 -350 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:SOT-23-3" 300 -1100 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "ON Semiconductor" 300 -725 50 H V L CNN "Manufacturer"
F5 "20 V" 300 -650 50 H V L CNN "Vdss"
F6 "900mA " 300 -575 50 H V L CNN "Id"
F7 "±12V" 300 -500 50 H V L CNN "Vgs (Max)"
F8 "350mW" 300 -425 50 H V L CNN "Power Dissipation (Max)"
F9 "SOT-23" 300 -800 50 H V L CNN "Chip code"
F10 "FDV305N" 300 -900 50 H V L CNN "MPN"
F11 "FDV305NTR-ND" 300 -1000 50 H V L CNN "Digi-Key_PN"
DRAW
C 65 0 110 1 1 10 N
C 100 -70 10 1 1 0 F
C 100 70 10 1 1 0 F
P 2 1 1 0 10 0 -100 0 N
P 2 1 1 10 10 75 10 -75 N
P 2 1 1 10 30 -50 30 -90 N
P 2 1 1 10 30 20 30 -20 N
P 2 1 1 10 30 90 30 50 N
P 2 1 1 0 100 100 100 70 N
P 3 1 1 0 100 -100 100 0 30 0 N
P 4 1 1 0 30 -70 130 -70 130 70 30 70 N
P 4 1 1 0 40 0 80 15 80 -15 40 0 F
P 4 1 1 0 110 20 115 15 145 15 150 10 N
P 4 1 1 0 130 15 115 -10 145 -10 130 15 N
X G 1 -200 0 100 R 50 50 1 1 I
X S 2 100 -200 100 U 50 50 1 1 P
X D 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FXMA2102UMX
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FXMA2102UMX IC 0 40 Y Y 1 F N
F0 "IC" 145 -630 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_FXMA2102UMX" 150 -550 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN50P300X300X60-16N-D" 170 -1105 50 H I L CNN
F3 "" 220 -2605 50 H I L CNN
F4 "8-UQFN (1.4x1.2)" 150 -800 50 H V L CNN "Chip Set"
F5 "ON Semiconductor" 150 -725 50 H V L CNN "Manufacturer"
F6 "FXMA2102UMX" 150 -900 50 H V L CNN "MPN"
F7 "FXMA2102UMXTR-ND" 150 -975 50 H V L CNN "Digi-Key_PN"
DRAW
P 5 1 1 6 -300 400 300 400 300 -400 -300 -400 -300 400 N
X VCCA 1 -500 -200 200 R 50 50 1 1 P
X A0 2 -500 300 200 R 50 50 1 1 P
X A1 3 -500 200 200 R 50 50 1 1 P
X GND 4 -500 -300 200 R 50 50 1 1 P
X OE 5 -500 0 200 R 50 50 1 1 P
X B1 6 500 100 200 L 50 50 1 1 P
X B0 7 500 200 200 L 50 50 1 1 P
X VCCB 8 500 -200 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_GRM155R60J475ME87D
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_GRM155R60J475ME87D C 0 40 N Y 1 F N
F0 "C" 150 150 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_GRM155R60J475ME87D" 150 50 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" 150 -50 50 H I L CNN
F3 "" 150 -50 50 H I L CNN
F4 "4.7 µF" 150 -150 50 H V L CNN "value"
F5 "±20%" 150 -350 50 H I L CNN "Tolerance"
F6 "6.3V" 150 -250 50 H V L CNN "MAX Voltage"
F7 "0402" 150 -450 50 H I L CNN "Chip Set"
F8 "Murata Electronics" 150 -550 50 H I L CNN "Manufacturer"
F9 "GRM155R60J475ME87D" 150 -750 50 H I L CNN "MPN"
F10 "490-5408-2-ND" 150 -650 50 H I L CNN "Digi-Key_PN"
DRAW
P 2 1 1 13 -60 -20 60 -20 N
P 2 1 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_GRM155R61E105KA12D
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_GRM155R61E105KA12D C 0 40 N Y 1 F N
F0 "C" 150 150 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_GRM155R61E105KA12D" 150 50 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" 150 -50 50 H I L CNN
F3 "" 150 -50 50 H I L CNN
F4 "1 µF" 150 -150 50 H V L CNN "value"
F5 "±10%" 150 -350 50 H V L CNN "Tolerance"
F6 "25V" 150 -250 50 H V L CNN "MAX Voltage"
F7 "0402" 150 -450 50 H V L CNN "Chip Set"
F8 "Murata Electronics" 150 -550 50 H V L CNN "Manufacturer"
F9 "GRM155R61E105KA12D" 150 -750 50 H V L CNN "MPN"
F10 "490-10017-2-ND" 150 -650 50 H V L CNN "Digi-Key_PN"
DRAW
P 2 1 1 13 -60 -20 60 -20 N
P 2 1 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_GRM155R71H103KA88D
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_GRM155R71H103KA88D C 0 40 N Y 1 F N
F0 "C" 150 150 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_GRM155R71H103KA88D" 150 50 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" 150 -50 50 H I L CNN
F3 "" 150 -50 50 H I L CNN
F4 "10000 pF" 150 -150 50 H V L CNN "value"
F5 "±10%" 150 -350 50 H V L CNN "Tolerance"
F6 "50V" 150 -250 50 H V L CNN "MAX Voltage"
F7 "0402" 150 -450 50 H V L CNN "Chip Set"
F8 "Murata Electronics" 150 -550 50 H V L CNN "Manufacturer"
F9 "GRM155R71H103KA88D" 150 -750 50 H V L CNN "MPN"
F10 "490-4516-2-ND" 150 -650 50 H V L CNN "Digi-Key_PN"
DRAW
P 2 1 1 13 -60 -20 60 -20 N
P 2 1 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_HFJ11-1G02ERL
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_HFJ11-1G02ERL RJ 0 40 Y Y 1 F N
F0 "RJ" 175 -950 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_HFJ11-1G02ERL" 175 -1025 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:HFJ111G02ERL" 175 -1125 50 H I L CNN
F3 "" 100 -1050 50 H I L CNN
F4 "HALO Electronics" 175 -1225 50 H V L CNN "Manufacturer"
F5 "HFJ11-1G02ERL" 175 -1325 50 H V L CNN "MPN"
F6 "HFJ11-1G02ERL" 175 -1425 50 H V L CNN "Digi-Key_PN"
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S 350 700 -250 -850 0 1 0 N
X MH1 MH1 50 -1050 200 U 50 50 1 1 P
X MH2 MH2 -50 -1050 200 U 50 50 1 1 P
X TDO_P P1 550 400 200 L 50 50 1 1 P
X GND P10 550 -800 200 L 50 50 1 1 P
X TDO_N P2 550 300 200 L 50 50 1 1 P
X TD1_P P3 550 100 200 L 50 50 1 1 P
X TD2_P P4 550 -200 200 L 50 50 1 1 P
X TD2_N P5 550 -300 200 L 50 50 1 1 P
X TD1_N P6 550 0 200 L 50 50 1 1 P
X TD3_P P7 550 -500 200 L 50 50 1 1 P
X TD3_N P8 550 -600 200 L 50 50 1 1 P
X VCC P9 550 600 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_IO_1.8V
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_IO_1.8V #PWR 0 0 Y Y 1 F P
F0 "#PWR" -250 -50 50 H I C CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_IO_1.8V" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 0 0 0 100 N
P 2 0 1 10 50 100 -50 100 N
X IO_1.8V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_IS25WP256D-RHLE-TR
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_IS25WP256D-RHLE-TR IC 0 40 Y Y 1 F N
F0 "IC" 100 -1525 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_IS25WP256D-RHLE-TR" 100 -1625 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA-24_5x5_6.0x8.0mm" 100 -2050 50 H I L CNN
F3 "" 70 -1980 50 H I L CNN
F4 "24-TFBGA (6x8)" 100 -1800 50 H I L CNN "Chip Set"
F5 "ISSI, Integrated Silicon Solution Inc" 100 -1725 50 H I L CNN "Manufacturer"
F6 "IS25WP256D-RHLE-TR" 100 -1900 50 H I L CNN "MPN"
F7 "706-1653-ND" 100 -1975 50 H I L CNN "Digi-Key_PN"
DRAW
S -500 100 400 -1400 0 1 0 N
X DNU1 A2 -700 -1000 200 R 50 50 1 1 P
X DNU2 A3 -700 -1100 200 R 50 50 1 1 P
X RESET#/DNU3 A4 -700 -800 200 R 50 50 1 1 P
X DNU4 A5 -700 -1200 200 R 50 50 1 1 P
X DNU5 B1 -700 -1300 200 R 50 50 1 1 P
X C B2 -700 -500 200 R 50 50 1 1 P
X VSS B3 600 -100 200 L 50 50 1 1 W
X VCC B4 600 0 200 L 50 50 1 1 W
X NDU6 B5 600 -300 200 L 50 50 1 1 P
X DNU7 C1 600 -400 200 L 50 50 1 1 P
X S# C2 -700 -700 200 R 50 50 1 1 P
X DNU8 C3 600 -500 200 L 50 50 1 1 P
X DQ2/W# C4 -700 -200 200 R 50 50 1 1 P
X DNU9 C5 600 -600 200 L 50 50 1 1 P
X DNU10 D1 600 -700 200 L 50 50 1 1 P
X DQ1/SO D2 -700 -100 200 R 50 50 1 1 P
X DQ0/SI D3 -700 0 200 R 50 50 1 1 P
X DQ3 D4 -700 -300 200 R 50 50 1 1 P
X DNU11 D5 600 -800 200 L 50 50 1 1 P
X DNU12 E1 600 -900 200 L 50 50 1 1 P
X DNU13 E2 600 -1000 200 L 50 50 1 1 P
X DNU14 E3 600 -1100 200 L 50 50 1 1 P
X DNU15 E4 600 -1200 200 L 50 50 1 1 P
X DNU16 E5 600 -1300 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_IS43TR16256B-107MBLI
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_IS43TR16256B-107MBLI IC 0 40 Y Y 1 F N
F0 "IC" 50 775 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_IS43TR16256B-107MBLI" 50 675 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA-96_9x16_9.0x13.0mm" 50 250 50 H I L CNN
F3 "" 20 320 50 H I L CNN
F4 "96-TWBGA (9x13)" 50 500 50 H I L CNN "Chip Set"
F5 "ISSI, Integrated Silicon Solution Inc" 50 575 50 H I L CNN "Manufacturer"
F6 "IS43TR16256B-107MBLI" 50 400 50 H I L CNN "MPN"
F7 "706-1726-ND" 50 325 50 H I L CNN "Digi-Key_PN"
DRAW
S 0 100 1450 -6000 0 1 0 N
X VDDQ1 A1 1650 -2600 200 L 50 50 1 1 P
X DQ13 A2 1650 -1300 200 L 50 50 1 1 P
X DQ15 A3 1650 -1500 200 L 50 50 1 1 P
X DQ12 A7 1650 -1200 200 L 50 50 1 1 P
X VDDQ2 A8 1650 -2700 200 L 50 50 1 1 P
X VSS1 A9 1650 -4600 200 L 50 50 1 1 P
X VSSQ1 B1 -200 -5100 200 R 50 50 1 1 P
X VDD1 B2 -200 -4100 200 R 50 50 1 1 P
X VSS2 B3 1650 -4700 200 L 50 50 1 1 P
X UDQS_L B7 1650 -2100 200 L 50 50 1 1 P
X DQ14 B8 1650 -1400 200 L 50 50 1 1 P
X VSSQ2 B9 -200 -5200 200 R 50 50 1 1 P
X VDDQ3 C1 1650 -2800 200 L 50 50 1 1 P
X DQ11 C2 1650 -1100 200 L 50 50 1 1 P
X DQ9 C3 1650 -900 200 L 50 50 1 1 P
X UDQS C7 1650 -2000 200 L 50 50 1 1 P
X DQ10 C8 1650 -1000 200 L 50 50 1 1 P
X VDDQ4 C9 1650 -2900 200 L 50 50 1 1 P
X VSSQ3 D1 -200 -5300 200 R 50 50 1 1 P
X VDDQ5 D2 1650 -3000 200 L 50 50 1 1 P
X UDM D3 1650 -2400 200 L 50 50 1 1 P
X DQ8 D7 1650 -800 200 L 50 50 1 1 P
X VSSQ4 D8 -200 -5400 200 R 50 50 1 1 P
X VDD2 D9 -200 -4200 200 R 50 50 1 1 P
X VSS3 E1 1650 -4800 200 L 50 50 1 1 P
X VSSQ5 E2 -200 -5500 200 R 50 50 1 1 P
X DQ0 E3 1650 0 200 L 50 50 1 1 P
X LDM E7 1650 -2300 200 L 50 50 1 1 P
X VSSQ6 E8 -200 -5600 200 R 50 50 1 1 P
X VDDQ6 E9 1650 -3100 200 L 50 50 1 1 P
X VDDQ7 F1 1650 -3200 200 L 50 50 1 1 P
X DQ2 F2 1650 -200 200 L 50 50 1 1 P
X LDQS F3 1650 -1700 200 L 50 50 1 1 P
X DQ1 F7 1650 -100 200 L 50 50 1 1 P
X DQ3 F8 1650 -300 200 L 50 50 1 1 P
X VSSQ7 F9 -200 -5700 200 R 50 50 1 1 P
X VSSQ8 G1 -200 -5800 200 R 50 50 1 1 P
X DQ6 G2 1650 -600 200 L 50 50 1 1 P
X LDQS_L G3 1650 -1800 200 L 50 50 1 1 P
X VDD3 G7 -200 -4300 200 R 50 50 1 1 P
X VSS4 G8 1650 -4900 200 L 50 50 1 1 P
X VSSQ9 G9 -200 -5900 200 R 50 50 1 1 P
X VDDEFDQ H1 1650 -4200 200 L 50 50 1 1 P
X VDDQ8 H2 1650 -3300 200 L 50 50 1 1 P
X DQ4 H3 1650 -400 200 L 50 50 1 1 P
X DQ7 H7 1650 -700 200 L 50 50 1 1 P
X DQ5 H8 1650 -500 200 L 50 50 1 1 P
X VDDQ9 H9 1650 -3400 200 L 50 50 1 1 P
X ODT1 J1 -200 -3600 200 R 50 50 1 1 P
X VSS5 J2 1650 -5000 200 L 50 50 1 1 P
X RAS_L J3 -200 -3100 200 R 50 50 1 1 P
X CK J7 -200 -2300 200 R 50 50 1 1 P
X VSS6 J8 1650 -5100 200 L 50 50 1 1 P
X CKE1 J9 -200 -2100 200 R 50 50 1 1 P
X ODT0 K1 -200 -3500 200 R 50 50 1 1 P
X VDD4 K2 -200 -4400 200 R 50 50 1 1 P
X CAS_L K3 -200 -2900 200 R 50 50 1 1 P
X CK_L K7 -200 -2400 200 R 50 50 1 1 P
X VDD5 K8 -200 -4500 200 R 50 50 1 1 P
X CKE0 K9 -200 -2000 200 R 50 50 1 1 P
X CS1_L L1 -200 -2700 200 R 50 50 1 1 P
X CS0_L L2 -200 -2600 200 R 50 50 1 1 P
X WE_L L3 -200 -3000 200 R 50 50 1 1 P
X A10_AP L7 -200 -1000 200 R 50 50 1 1 P
X ZQ0 L8 -200 -3800 200 R 50 50 1 1 P
X ZQ1 L9 -200 -3900 200 R 50 50 1 1 P
X VSS7 M1 1650 -5200 200 L 50 50 1 1 P
X BA0 M2 -200 -1600 200 R 50 50 1 1 P
X BA2 M3 -200 -1800 200 R 50 50 1 1 P
X RFU M7 1650 -5900 200 L 50 50 1 1 P
X VREFCA M8 1650 -4100 200 L 50 50 1 1 P
X VSS8 M9 1650 -5300 200 L 50 50 1 1 P
X VDD6 N1 -200 -4600 200 R 50 50 1 1 P
X A3 N2 -200 -300 200 R 50 50 1 1 P
X A0 N3 -200 0 200 R 50 50 1 1 P
X A12_BC_L N7 -200 -1200 200 R 50 50 1 1 P
X BA1 N8 -200 -1700 200 R 50 50 1 1 P
X VDD7 N9 -200 -4700 200 R 50 50 1 1 P
X VSS9 P1 1650 -5400 200 L 50 50 1 1 P
X A5 P2 -200 -500 200 R 50 50 1 1 P
X A2 P3 -200 -200 200 R 50 50 1 1 P
X A1 P7 -200 -100 200 R 50 50 1 1 P
X A4 P8 -200 -400 200 R 50 50 1 1 P
X VSS10 P9 1650 -5500 200 L 50 50 1 1 P
X VDD8 R1 -200 -4800 200 R 50 50 1 1 P
X A7 R2 -200 -700 200 R 50 50 1 1 P
X A9 R3 -200 -900 200 R 50 50 1 1 P
X A11 R7 -200 -1100 200 R 50 50 1 1 P
X A6 R8 -200 -600 200 R 50 50 1 1 P
X VDD9 R9 -200 -4900 200 R 50 50 1 1 P
X VSS11 T1 1650 -5600 200 L 50 50 1 1 P
X RESET_L T2 -200 -3300 200 R 50 50 1 1 P
X A13 T3 -200 -1300 200 R 50 50 1 1 P
X A14 T7 -200 -1400 200 R 50 50 1 1 P
X A8 T8 -200 -800 200 R 50 50 1 1 P
X VSS12 T9 1650 -5700 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ISL80101IRAJZ
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ISL80101IRAJZ IC 0 40 Y Y 1 F N
F0 "IC" -505 -580 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_ISL80101IRAJZ" -500 -650 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:ISL80101IRAJZ" -480 -1055 50 H I L CNN
F3 "" -380 -555 50 H I L CNN
F4 "10-DFN (3x3)" -500 -800 50 H I L CNN "Chip Set"
F5 "Renesas Electronics America Inc" -500 -725 50 H I L CNN "Manufacturer"
F6 "ISL80101IRAJZ" -500 -900 50 H I L CNN "MPN"
F7 "ISL80101IRAJZ-ND" -500 -975 50 H I L CNN "Digi-Key_PN"
DRAW
S -500 600 450 -400 0 1 0 N
X VOUT_1 1 650 300 200 L 50 50 1 1 P
X VIN_2 10 -700 400 200 R 50 50 1 1 P
X EP 11 650 -200 200 L 50 50 1 1 P
X VOUT_2 2 650 200 200 L 50 50 1 1 P
X ADJ 3 650 0 200 L 50 50 1 1 P
X PG 4 650 500 200 L 50 50 1 1 P
X GND 5 650 -300 200 L 50 50 1 1 P
X SS 6 -700 -300 200 R 50 50 1 1 P
X ENABLE 7 -700 0 200 R 50 50 1 1 P
X NC 8 -700 -200 200 R 50 50 1 1 N
X VIN_1 9 -700 500 200 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_LT6656AIS6-1.25#TRMPBF
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_LT6656AIS6-1.25#TRMPBF IC 0 40 Y Y 1 F N
F0 "IC" -350 -425 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_LT6656AIS6-1.25#TRMPBF" -350 -525 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:LT6656AIS6-1.25-TRMPBF" -350 -950 50 H I L CNN
F3 "" -380 -880 50 H I L CNN
F4 "TSOT-23-6" -350 -700 50 H I L CNN "Chip Set"
F5 "Analog Devices Inc." -350 -625 50 H I L CNN "Manufacturer"
F6 "LT6656AIS6-1.25#TRMPBF" -350 -800 50 H I L CNN "MPN"
F7 "161-LT6656AIS6-1.25#TRMPBFTR-ND" -350 -875 50 H I L CNN "Digi-Key_PN"
DRAW
S -350 200 300 -300 0 1 0 N
X GND1 1 -650 -200 300 R 59 59 1 1 W
X GND2 2 -650 -100 300 R 59 59 1 1 W
X NC1 3 -650 0 300 R 59 59 1 1 N
X VIN 4 600 -200 300 L 59 59 1 1 I
X NC2 5 -650 100 300 R 59 59 1 1 N
X VOUT 6 600 100 300 L 59 59 1 1 O
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_LTC2497CUHF#TRPBF
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_LTC2497CUHF#TRPBF IC 0 40 Y Y 1 F N
F0 "IC" -1730 -2380 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_LTC2497CUHF#TRPBF" -1725 -2300 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN-38_UHF" -1705 -2855 50 H I L CNN
F3 "" 220 -2605 50 H I L CNN
F4 "QFN-38" -1725 -2550 50 H I L CNN "Chip Set"
F5 "Linear Technology" -1725 -2475 50 H I L CNN "Manufacturer"
F6 "LTC2497CUHF#TRPBF" -1725 -2650 50 H I L CNN "MPN"
F7 "LTC2497CUHF#TRPBFTR-ND" -1725 -2725 50 H I L CNN "Digi-Key_PN"
DRAW
S 0 100 550 -2700 0 1 0 N
X GND_6 1 -300 -2400 300 R 40 40 1 1 W
X CH2 10 850 -300 300 L 40 40 1 1 I
X CH3 11 850 -400 300 L 40 40 1 1 I
X CH4 12 850 -600 300 L 40 40 1 1 I
X CH5 13 850 -700 300 L 40 40 1 1 I
X CH6 14 850 -900 300 L 40 40 1 1 I
X CH7 15 850 -1000 300 L 40 40 1 1 I
X CH8 16 850 -1200 300 L 40 40 1 1 I
X CH9 17 850 -1300 300 L 40 40 1 1 I
X CH10 18 850 -1500 300 L 40 40 1 1 I
X CH11 19 850 -1600 300 L 40 40 1 1 I
X SCL 2 -300 -1200 300 R 40 40 1 1 P
X CH12 20 850 -1800 300 L 40 40 1 1 I
X CH13 21 850 -1900 300 L 40 40 1 1 I
X CH14 22 850 -2100 300 L 40 40 1 1 I
X CH15 23 850 -2200 300 L 40 40 1 1 I
X MUXOUTP 24 -300 -900 300 R 40 40 1 1 O
X ADCINP 25 -300 -600 300 R 40 40 1 1 I
X ADCINN 26 -300 -500 300 R 40 40 1 1 I
X MUXOUTN 27 -300 -800 300 R 40 40 1 1 O
X VCC 28 -300 -1800 300 R 40 40 1 1 W
X REF+ 29 -300 -300 300 R 40 40 1 1 I
X SDA 3 -300 -1100 300 R 40 40 1 1 B
X REF- 30 -300 -200 300 R 40 40 1 1 I
X GND_1 31 -300 -1900 300 R 40 40 1 1 W
X GND_2 32 -300 -2000 300 R 40 40 1 1 W
X GND_3 33 -300 -2100 300 R 40 40 1 1 W
X GND_4 34 -300 -2200 300 R 40 40 1 1 W
X FO 35 -300 0 300 R 40 40 1 1 I
X CA0 36 -300 -1600 300 R 40 40 1 1 P
X CA1 37 -300 -1500 300 R 40 40 1 1 P
X CA2 38 -300 -1400 300 R 40 40 1 1 P
X GND_5 39 -300 -2300 300 R 40 40 1 1 P
X GND_7 4 -300 -2500 300 R 40 40 1 1 W
X NC 5 850 -2400 300 L 40 40 1 1 N
X GND_8 6 -300 -2600 300 R 40 40 1 1 W
X COM 7 850 -2500 300 L 40 40 1 1 I
X CH0 8 850 0 300 L 40 40 1 1 I
X CH1 9 850 -100 300 L 40 40 1 1 I
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_LTC4357IDCB#TRPBF
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_LTC4357IDCB#TRPBF IC 0 40 Y Y 1 F N
F0 "IC" -255 -430 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_LTC4357IDCB#TRPBF" -250 -350 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:DFN-6_DCB" -280 -855 50 H I L CNN
F3 "" 220 -2605 50 H I L CNN
F4 "DFN-6" -250 -600 50 H I L CNN "Chip Set"
F5 "Linear Technology" -250 -525 50 H I L CNN "Manufacturer"
F6 "LTC4357IDCB#TRPBF" -250 -700 50 H I L CNN "MPN"
F7 "LTC4357IDCB#TRPBF-ND" -250 -775 50 H V L CNN "Digi-Key_PN"
DRAW
S -250 300 250 -200 0 1 0 N
X OUT 1 450 200 200 L 40 40 1 1 O
X IN 2 -450 200 200 R 40 40 1 1 I
X GATE 3 -450 100 200 R 40 40 1 1 O
X GND 4 450 0 200 L 40 40 1 1 W
X NC 5 -450 -100 200 R 40 40 1 1 N
X VDD 6 450 100 200 L 40 40 1 1 W
X EPAD 7 450 -100 200 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MAX811SEUS+T
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MAX811SEUS+T IC 0 40 Y Y 1 F N
F0 "IC" 145 -480 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MAX811SEUS+T" 150 -400 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:MAX811SEUST" 170 -905 50 H I L CNN
F3 "" 220 -2605 50 H I L CNN
F4 "SOT143-4" 150 -650 50 H I L CNN "Chip Set"
F5 "Maxim Integrated Products, Inc." 150 -575 50 H I L CNN "Manufacturer"
F6 "MAX811SEUS+T" 150 -750 50 H I L CNN "MPN"
F7 "MAX811SEUS+TTR-ND" 150 -825 50 H V L CNN "Digi-Key_PN"
DRAW
S 0 100 550 -200 0 1 0 N
X GND 1 -200 0 200 R 50 50 1 1 P
X ~RESET 2 -200 -100 200 R 50 50 1 1 P
X ~MR 3 750 -100 200 L 50 50 1 1 P
X VCC 4 750 0 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MMBD1205
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MMBD1205 D 0 10 Y Y 1 F N
F0 "D" -325 -250 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MMBD1205" -325 -325 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:SOT-23-3" -325 -1100 50 H I L CNN
F3 "" -300 -275 50 V I L CNN
F4 "200mA" -325 -400 50 H I L CNN "Current"
F5 "1 V @ 200 mA" -325 -500 50 H I L CNN "Voltage - Forward"
F6 "100 V" -325 -600 50 H I L CNN "Voltage - DC Reverse"
F7 "SOT-23-3" -325 -700 50 H I L CNN "Chip set"
F8 "ON Semiconductor" -325 -800 50 H I L CNN "Manufacturer"
F9 "MMBD1205" -325 -900 50 H I L CNN "MPN"
F10 "MMBD1205TR-ND" -325 -1000 50 H I L CNN "Digi-Key_PN"
$FPLIST
 TO-???*
 *_Diode_*
 *SingleDiode*
 D_*
$ENDFPLIST
DRAW
S -300 200 200 -200 0 1 0 N
P 2 0 1 0 -130 60 -130 140 N
P 2 0 1 0 -130 100 -70 100 N
P 2 0 1 0 -125 -100 -175 -100 N
P 2 0 1 0 -125 100 -175 100 N
P 2 0 1 0 75 0 125 0 N
P 3 0 1 0 75 0 75 -100 -75 -100 N
P 3 0 1 0 75 0 75 100 -75 100 N
P 4 0 1 0 -70 60 -130 100 -70 140 -70 60 F
P 2 1 1 0 -130 -140 -130 -60 N
P 2 1 1 0 -130 -100 -70 -100 N
P 4 1 1 0 -70 -140 -130 -100 -70 -60 -70 -140 F
X K1 1 -400 100 100 R 50 50 1 1 P
X K2 2 -400 -100 100 R 50 50 1 1 P
X A 3 300 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MT25QU01GBBB8E12-0SIT_TR
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MT25QU01GBBB8E12-0SIT_TR IC 0 40 Y Y 1 F N
F0 "IC" 1150 -1400 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MT25QU01GBBB8E12-0SIT_TR" 1150 -1500 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:MT25QU01GBBB8E12-0SIT_TR" 1150 -1900 50 H I L CNN
F3 "" 1070 -2005 50 H I L CNN
F4 "24-T-PBGA (6x8)" 1150 -1650 50 H I L CNN "Chip Set"
F5 "Micron Technology Inc." 1150 -1575 50 H I L CNN "Manufacturer"
F6 "MT25QU01GBBB8E12-0SIT_TR" 1150 -1750 50 H I L CNN "MPN"
F7 "557-1988-2-ND" 1150 -1825 50 H I L CNN "Digi-Key_PN"
DRAW
S -450 500 450 -900 0 2 0 N
P 5 1 1 6 -550 650 550 650 550 -650 -550 -650 -550 650 N
X NC A2 -750 550 200 R 50 50 1 1 N
X RFU_1 A3 -750 450 200 R 50 50 1 1 P
X RESET# A4 -750 350 200 R 50 50 1 1 P
X RFU_2 A5 -750 250 200 R 50 50 1 1 P
X RFU_3 B1 -750 150 200 R 50 50 1 1 P
X C B2 -750 50 200 R 50 50 1 1 P
X V_SS B3 -750 -50 200 R 50 50 1 1 P
X VCC B4 -750 -150 200 R 50 50 1 1 P
X RFU_4 B5 -750 -250 200 R 50 50 1 1 P
X RFU_5 C1 -750 -350 200 R 50 50 1 1 P
X S# C2 -750 -450 200 R 50 50 1 1 P
X RFU_6 C3 -750 -550 200 R 50 50 1 1 P
X W#/DQ2 C4 750 550 200 L 50 50 1 1 P
X RFU_7 C5 750 450 200 L 50 50 1 1 P
X RFU_8 D1 750 350 200 L 50 50 1 1 P
X DQ1 D2 750 250 200 L 50 50 1 1 P
X DQ0 D3 750 150 200 L 50 50 1 1 P
X DQ3/HOLD# D4 750 50 200 L 50 50 1 1 P
X RFU_9 D5 750 -50 200 L 50 50 1 1 P
X RFU_10 E1 750 -150 200 L 50 50 1 1 P
X RFU_11 E2 750 -250 200 L 50 50 1 1 P
X RFU_12 E3 750 -350 200 L 50 50 1 1 P
X RFU_13 E4 750 -450 200 L 50 50 1 1 P
X RFU_14 E5 750 -550 200 L 50 50 1 1 P
X NC A2 -650 -100 200 R 50 50 1 2 N
X RFU_1 A3 -650 -200 200 R 50 50 1 2 P
X RESET# A4 -650 -300 200 R 50 50 1 2 P
X RFU_2 A5 -650 -400 200 R 50 50 1 2 P
X RFU_3 B1 -650 -500 200 R 50 50 1 2 P
X C B2 -650 300 200 R 50 50 1 2 P
X V_SS B3 -650 100 200 R 50 50 1 2 P
X VCC B4 -650 400 200 R 50 50 1 2 P
X RFU_4 B5 -650 -600 200 R 50 50 1 2 P
X RFU_5 C1 -650 -700 200 R 50 50 1 2 P
X S# C2 -650 200 200 R 50 50 1 2 P
X RFU_6 C3 -650 -800 200 R 50 50 1 2 P
X W#/DQ2 C4 650 200 200 L 50 50 1 2 P
X RFU_7 C5 650 -100 200 L 50 50 1 2 P
X RFU_8 D1 650 -200 200 L 50 50 1 2 P
X DQ1 D2 650 300 200 L 50 50 1 2 P
X DQ0 D3 650 400 200 L 50 50 1 2 P
X DQ3/HOLD# D4 650 100 200 L 50 50 1 2 P
X RFU_9 D5 650 -300 200 L 50 50 1 2 P
X RFU_10 E1 650 -400 200 L 50 50 1 2 P
X RFU_11 E2 650 -500 200 L 50 50 1 2 P
X RFU_12 E3 650 -600 200 L 50 50 1 2 P
X RFU_13 E4 650 -700 200 L 50 50 1 2 P
X RFU_14 E5 650 -800 200 L 50 50 1 2 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MT28EW01GABA1LPC-0SIT_TR
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MT28EW01GABA1LPC-0SIT_TR IC 0 40 Y Y 1 F N
F0 "IC" 150 -1300 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_MT28EW01GABA1LPC-0SIT_TR" 150 -1400 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA64C100P8X8_1100X1300X184" 150 -1800 50 H I L CNN
F3 "" 70 -1905 50 H I L CNN
F4 "64-LBGA (11x13)" 150 -1550 50 H I L CNN "Chip Set"
F5 "Micron Technology Inc." 150 -1475 50 H I L CNN "Manufacturer"
F6 "MT28EW01GABA1LPC-0SIT_TR" 150 -1650 50 H I L CNN "MPN"
F7 "340-277075-REEL" 150 -1725 50 H I L CNN "Digi-Key_PN"
DRAW
S -350 2800 350 -1100 0 1 0 N
X NC A1 550 -300 200 L 40 40 1 1 P
X A3 A2 -550 2400 200 R 40 40 1 1 I
X A7 A3 -550 2000 200 R 40 40 1 1 I
X ~RY/BY A4 550 800 200 L 40 40 1 1 O
X ~WE A5 -550 -400 200 R 40 40 1 1 I
X A9 A6 -550 1800 200 R 40 40 1 1 I
X A13 A7 -550 1400 200 R 40 40 1 1 I
X NC A8 550 -400 200 L 40 40 1 1 P
X A26(1G) B1 -550 100 200 R 40 40 1 1 P
X A4 B2 -550 2300 200 R 40 40 1 1 I
X A17 B3 -550 1000 200 R 40 40 1 1 I
X VPP/~WP B4 -550 -600 200 R 40 40 1 1 I
X ~RST B5 -550 -100 200 R 40 40 1 1 I
X A8 B6 -550 1900 200 R 40 40 1 1 I
X A12 B7 -550 1500 200 R 40 40 1 1 I
X A22 B8 -550 500 200 R 40 40 1 1 I
X NC C1 550 -800 200 L 40 40 1 1 P
X A2 C2 -550 2500 200 R 40 40 1 1 I
X A6 C3 -550 2100 200 R 40 40 1 1 I
X A18 C4 -550 900 200 R 40 40 1 1 I
X A21 C5 -550 600 200 R 40 40 1 1 I
X A10 C6 -550 1700 200 R 40 40 1 1 I
X A14 C7 -550 1300 200 R 40 40 1 1 I
X A23 C8 -550 400 200 R 40 40 1 1 I
X NC D1 550 -500 200 L 40 40 1 1 P
X A1 D2 -550 2600 200 R 40 40 1 1 I
X A5 D3 -550 2200 200 R 40 40 1 1 I
X A20 D4 -550 700 200 R 40 40 1 1 I
X A19 D5 -550 800 200 R 40 40 1 1 I
X A11 D6 -550 1600 200 R 40 40 1 1 I
X A15 D7 -550 1200 200 R 40 40 1 1 I
X VCCQ D8 550 400 200 L 40 40 1 1 W
X NC E1 550 -900 200 L 40 40 1 1 P
X A0 E2 -550 2700 200 R 40 40 1 1 I
X DQ0 E3 550 2600 200 L 40 40 1 1 B
X DQ2 E4 550 2400 200 L 40 40 1 1 B
X DQ5 E5 550 2100 200 L 40 40 1 1 B
X DQ7 E6 550 1900 200 L 40 40 1 1 B
X A16 E7 -550 1100 200 R 40 40 1 1 I
X VSS E8 550 100 200 L 40 40 1 1 W
X VCCQ F1 550 300 200 L 40 40 1 1 W
X ~CE F2 -550 -200 200 R 40 40 1 1 I
X DQ8 F3 550 1700 200 L 40 40 1 1 B
X DQ10 F4 550 1500 200 L 40 40 1 1 B
X DQ12 F5 550 1300 200 L 40 40 1 1 B
X DQ14 F6 550 1100 200 L 40 40 1 1 B
X ~BYTE F7 -550 -500 200 R 40 40 1 1 I
X A24 F8 -550 300 200 R 40 40 1 1 I
X NC G1 550 -1000 200 L 40 40 1 1 P
X ~OE G2 -550 -300 200 R 40 40 1 1 I
X DQ9 G3 550 1600 200 L 40 40 1 1 B
X DQ11 G4 550 1400 200 L 40 40 1 1 B
X VCC G5 550 600 200 L 40 40 1 1 W
X DQ13 G6 550 1200 200 L 40 40 1 1 B
X DQ15/A-1 G7 550 1000 200 L 40 40 1 1 B
X A25(512M) G8 -550 200 200 R 40 40 1 1 I
X NC H1 550 -600 200 L 40 40 1 1 P
X VSS H2 550 0 200 L 40 40 1 1 W
X DQ1 H3 550 2500 200 L 40 40 1 1 B
X DQ3 H4 550 2300 200 L 40 40 1 1 B
X DQ4 H5 550 2200 200 L 40 40 1 1 B
X DQ6 H6 550 2000 200 L 40 40 1 1 B
X VSS H7 550 -100 200 L 40 40 1 1 W
X NC H8 550 -700 200 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_PD-40S
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_PD-40S J 0 40 Y Y 1 F N
F0 "J" 275 -550 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_PD-40S" 275 -625 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:CUI_PD-40S" 275 -725 50 H I L CNN
F3 "" 950 1150 50 H I L CNN
F4 "CUI Devices" 275 -825 50 H V L CNN "Manufacturer"
F5 "PD-40S" 275 -925 50 H V L CNN "MPN"
F6 "CP-7240-ND" 275 -1025 50 H V L CNN "Digi-Key_PN"
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S -200 300 200 -800 0 1 0 N
X 1 1 -400 200 200 R 40 40 1 1 P
X 2 2 -400 100 200 R 40 40 1 1 P
X 3 3 -400 0 200 R 40 40 1 1 P
X 4 4 -400 -100 200 R 40 40 1 1 P
X SHIELD S1 -400 -300 200 R 40 40 1 1 P
X SHIELD S2 -400 -400 200 R 40 40 1 1 P
X SHIELD S3 -400 -500 200 R 40 40 1 1 P
X SHIELD S4 -400 -600 200 R 40 40 1 1 P
X SHIELD S5 -400 -700 200 R 40 40 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-07100RL
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-07100RL R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-07100RL" 80 60 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" 100 -650 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "100 Ohm" 100 -150 50 H V L CNN "value"
F5 "1 %" 100 -250 50 H I L CNN "Tolerance"
F6 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F7 "0402" 100 -350 50 H V L CNN "Chip Set"
F8 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F9 "RC0402FR-07100RL" 100 -650 50 H I L CNN "MPN"
F10 "311-100LRTR-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0710KL
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0710KL R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0710KL" 80 60 50 H V L CNN
F2 "ALTERA_FMC_DP:R_01005_0402Metric" 100 -850 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "10K" 100 -150 50 H V L CNN "value"
F5 "1 %" 100 -250 50 H I L CNN "Tolerance"
F6 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F7 "0402" 100 -350 50 H V L CNN "Chip Set"
F8 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F9 "RC0402FR-0710KL" 100 -650 50 H I L CNN "MPN"
F10 "311-10.0KLRCT-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0710RL
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0710RL R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0710RL" 80 60 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" 100 -850 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "10 Ohm" 100 -150 50 H V L CNN "value"
F5 "1 %" 100 -250 50 H I L CNN "Tolerance"
F6 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F7 "0402" 100 -350 50 H V L CNN "Chip Set"
F8 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F9 "RC0402FR-0710RL" 100 -650 50 H I L CNN "MPN"
F10 "311-10.0LRTR-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-071KL
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-071KL R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-071KL" 80 60 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" 100 -850 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "1 K" 100 -150 50 H V L CNN "value"
F5 "1 %" 100 -250 50 H I L CNN "Tolerance"
F6 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F7 "0402" 100 -350 50 H V L CNN "Chip Set"
F8 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F9 "RC0402FR-071KL" 100 -650 50 H I L CNN "MPN"
F10 "311-1.00KLRTR-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-07220RL
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-07220RL R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-07220RL" 80 60 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" 100 -850 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "220 OHM" 100 -150 50 H V L CNN "value"
F5 "1 %" 100 -250 50 H I L CNN "Tolerance"
F6 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F7 "0402" 100 -350 50 H V L CNN "Chip Set"
F8 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F9 "RC0402FR-07220RL" 100 -650 50 H I L CNN "MPN"
F10 "311-220LRTR-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-07240RL
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-07240RL R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-07240RL" 80 60 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" 100 -850 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "240 Ohm" 100 -150 50 H V L CNN "value"
F5 "1 %" 100 -250 50 H I L CNN "Tolerance"
F6 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F7 "0402" 100 -350 50 H V L CNN "Chip Set"
F8 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F9 "RC0402FR-07240RL" 100 -650 50 H I L CNN "MPN"
F10 "311-240LRTR-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0733R2L
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0733R2L R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0733R2L" 80 60 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" 100 -850 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "33.2 Ohm" 100 -150 50 H V L CNN "value"
F5 "1 %" 100 -250 50 H I L CNN "Tolerance"
F6 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F7 "0402" 100 -350 50 H V L CNN "Chip Set"
F8 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F9 "RC0402FR-0733R2L" 100 -650 50 H I L CNN "MPN"
F10 "311-33.2LRTR-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0749R9L
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0749R9L R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-0749R9L" 80 60 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" 100 -850 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "49.9 Ohm" 100 -150 50 H V L CNN "value"
F5 "1 %" 100 -250 50 H I L CNN "Tolerance"
F6 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F7 "0402" 100 -350 50 H V L CNN "Chip Set"
F8 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F9 "RC0402FR-0749R9L" 100 -650 50 H I L CNN "MPN"
F10 "311-49.9LRTR-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-074K7L
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-074K7L R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402FR-074K7L" 80 60 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" 100 -850 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "4.7 K" 100 -150 50 H V L CNN "value"
F5 "1 %" 100 -250 50 H I L CNN "Tolerance"
F6 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F7 "0402" 100 -350 50 H V L CNN "Chip Set"
F8 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F9 "RC0402FR-074K7L" 100 -650 50 H I L CNN "MPN"
F10 "311-4.7KLRTR-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402JR-070RL
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402JR-070RL R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_RC0402JR-070RL" 80 60 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" 100 -850 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "0 Ohm" 100 -150 50 H V L CNN "value"
F5 "62.5 mW (1/16 W)" 100 -450 50 H I L CNN "power"
F6 "0402" 100 -350 50 H V L CNN "Chip Set"
F7 "Yageo" 100 -550 50 H I L CNN "Manufacturer"
F8 "RC0402JR-070RL" 100 -650 50 H I L CNN "MPN"
F9 "311-0.0JRTR-ND" 100 -750 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SG-210STF_25.0000MY
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SG-210STF_25.0000MY Y 0 40 Y Y 1 F N
F0 "Y" 50 -300 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SG-210STF_25.0000MY" 50 -400 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:4-SMD-2.5X2.0mm" 50 -500 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "25 MHz" 50 -600 50 H V L CNN "value"
F5 "±50ppm" 50 -675 50 H I L CNN "Tolerance"
F6 "4-SMD, No Lead" 50 -775 50 H I L CNN "Chip Set"
F7 "EPSON" 50 -875 50 H I L CNN "Manufacturer"
F8 "SG-210STF_25.0000MY" 50 -1075 50 H I L CNN "MPN"
F9 "SER3831-ND" 50 -975 50 H I L CNN "Digi-Key_PN"
DRAW
S -250 150 200 -150 0 1 10 N
X EN 1 -350 50 100 R 50 50 1 1 I
X GND 2 -350 -50 100 R 50 50 1 1 W
X OUT 3 300 -50 100 L 50 50 1 1 O
X VCC 4 300 50 100 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SI53307-B-GM
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SI53307-B-GM IC 0 40 Y Y 1 F N
F0 "IC" 95 -830 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SI53307-B-GM" 100 -1300 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN50P300X300X90-17N-D" 720 -2405 50 H I L CNN
F3 "" 70 -2005 50 H I L CNN
F4 "16-QFN (3x3)" 100 -1000 50 H V L CNN "Chip Set"
F5 "Silicon Labs" 100 -925 50 H V L CNN "Manufacturer"
F6 "SI53307-B-GM" 100 -1100 50 H V L CNN "MPN"
F7 "336-3113-ND" 100 -1175 50 H V L CNN "Digi-Key_PN"
DRAW
S -400 700 350 -700 0 1 0 N
X VDD 1 550 0 200 L 50 50 1 1 P
X Q1 10 550 300 200 L 50 50 1 1 P
X Q0B 11 550 500 200 L 50 50 1 1 P
X Q0 12 550 600 200 L 50 50 1 1 P
X SFOUT0 13 -600 -400 200 R 50 50 1 1 P
X CLK_SEL 14 -600 0 200 R 50 50 1 1 P
X GND_2 15 550 -500 200 L 50 50 1 1 P
X OE 16 -600 -200 200 R 50 50 1 1 P
X GND_3 17 550 -600 200 L 50 50 1 1 P
X CLK1 2 -600 300 200 R 50 50 1 1 P
X CLK1B 3 -600 200 200 R 50 50 1 1 P
X GND_1 4 550 -400 200 L 50 50 1 1 P
X VDDO 5 550 -200 200 L 50 50 1 1 P
X CLK0 6 -600 600 200 R 50 50 1 1 P
X CLK0B 7 -600 500 200 R 50 50 1 1 P
X SFOUT1 8 -600 -500 200 R 50 50 1 1 P
X Q1B 9 550 200 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SM5545TEX-100-0M
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SM5545TEX-100-0M Y 0 40 Y Y 1 F N
F0 "Y" 50 -300 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SM5545TEX-100-0M" 50 -400 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:4-SMD_5x3.2mm" 50 -500 50 H I L CNN
F3 "" 0 50 50 H I L CNN
F4 "100 MHz" 50 -600 50 H V L CNN "value"
F5 "5 mm x 3.2 mm" 50 -775 50 H I L CNN "Chip Set"
F6 "Pletronics" 50 -875 50 H I L CNN "Manufacturer"
F7 "SM5545TEX-100-0M" 50 -1075 50 H I L CNN "MPN"
F8 "SM5545TEX-100.0M MOUSER ELECTRONICS" 50 -975 50 H I L CNN "Digi-Key_PN"
DRAW
S -250 200 250 -200 0 1 0 N
S -250 400 300 -200 0 2 0 N
X EN 1 -350 100 100 R 50 50 1 1 I
X GND 2 -350 -100 100 R 50 50 1 1 W
X OUT 3 350 -100 100 L 50 50 1 1 O
X VCC 4 350 100 100 L 50 50 1 1 W
X NC 1 400 -100 100 L 50 50 1 2 N
X OE 2 -350 100 100 R 50 50 1 2 I
X GND 3 -350 -100 100 R 50 50 1 2 W
X CLK+ 4 400 200 100 L 50 50 1 2 O
X CLK- 5 400 100 100 L 50 50 1 2 O
X VDD 6 -350 300 100 R 50 50 1 2 W
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SMA-J-P-H-ST-MT1
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SMA-J-P-H-ST-MT1 CN 0 40 Y N 1 F N
F0 "CN" -175 -800 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SMA-J-P-H-ST-MT1" -175 -875 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:SMAJPHSTMT1" -175 -975 50 H I L CNN
F3 "" 300 -900 50 H I L CNN
F4 "Samtec Inc." -175 -1075 50 H I L CNN "Manufacturer"
F5 "SMA-J-P-H-ST-MT1" -175 -1175 50 H I L CNN "MPN"
F6 "SAM10718-ND" -175 -1275 50 H I L CNN "Digi-Key_PN"
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
C 0 0 14 0 1 10 N
C 0 0 112 0 1 10 N
C 0 0 150 0 1 10 N
S -250 -150 250 -250 0 1 10 N
P 2 0 1 10 150 0 0 0 N
X 1 1 350 0 200 L 50 50 1 1 P
X 2 2 150 -450 200 U 50 50 1 1 P
X 3 3 50 -450 200 U 50 50 1 1 P
X 4 4 -50 -450 200 U 50 50 1 1 P
X 5 5 -150 -450 200 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SMCJ12A
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SMCJ12A D 0 10 Y N 1 F N
F0 "D" -50 100 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SMCJ12A" 350 -50 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:D_SMC" 300 -100 50 V I L CNN
F3 "" 350 -150 50 V I L CNN
F4 "75.4A" 350 -250 50 H I L CNN "Current"
F5 "19.9V" 350 -350 50 H I L CNN "Voltage - Clamping"
F6 "12V" 350 -450 50 H I L CNN "Voltage - DC Reverse"
F7 "DO-214AB" 350 -550 50 H I L CNN "Chip set"
F8 "Littlefuse Inc." 350 -650 50 H I L CNN "Manufacturer"
F9 "SMCJ12A" 350 -750 50 H I L CNN "MPN"
F10 "SMCJ12ALFTR-ND" 350 -850 50 H I L CNN "Digi-Key_PN"
$FPLIST
 TO-???*
 *_Diode_*
 *SingleDiode*
 D_*
$ENDFPLIST
DRAW
P 2 0 1 0 -30 -40 -30 40 N
P 2 0 1 0 -30 0 30 0 N
P 4 0 1 0 30 -40 -30 0 30 40 30 -40 F
X K 1 -100 0 70 R 50 50 1 1 P
X A 2 100 0 70 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SN74AUP2G17DCK
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SN74AUP2G17DCK IC 0 40 Y Y 1 F N
F0 "IC" -305 -480 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_SN74AUP2G17DCK" -300 -550 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:SOP65P210X110-6N" -2780 2295 50 H I L CNN
F3 "" -380 -555 50 H I L CNN
F4 "SC-70-6" -300 -700 50 H I L CNN "Chip Set"
F5 "Texas Instruments" -300 -625 50 H I L CNN "Manufacturer"
F6 "SN74AUP2G17DCK" -300 -800 50 H I L CNN "MPN"
F7 "296-27364-2-ND" -300 -875 50 H I L CNN "Digi-Key_PN"
DRAW
S -450 400 400 -400 0 1 10 N
P 2 0 1 10 -300 -200 -150 -200 N
P 2 0 1 10 -300 200 -150 200 N
P 2 0 1 10 -150 -100 -150 -300 N
P 2 0 1 10 -150 300 -150 100 N
P 2 0 1 10 100 -200 250 -200 N
P 2 0 1 10 250 200 100 200 N
P 3 0 1 10 -150 -300 100 -200 -150 -100 N
P 3 0 1 10 -150 100 100 200 -150 300 N
X 1A 1 -650 200 200 R 50 50 1 1 P
X GND 2 -650 0 200 R 50 50 1 1 P
X 2A 3 -650 -200 200 R 50 50 1 1 P
X 2Y 4 600 -200 200 L 50 50 1 1 P
X VCC 5 600 0 200 L 50 50 1 1 P
X 1Y 6 600 200 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_Si5340A-A-GM
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_Si5340A-A-GM IC 0 40 Y Y 1 F N
F0 "IC" -555 -1880 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_Si5340A-A-GM" -550 -1800 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN50P700X700X90-45N" -530 -2355 50 H I L CNN
F3 "" 220 -2605 50 H I L CNN
F4 "QFN-44" -550 -2050 50 H I L CNN "Chip Set"
F5 "Silicon Laboratories" -550 -1975 50 H I L CNN "Manufacturer"
F6 "Si5340A-A-GM" -550 -2150 50 H I L CNN "MPN"
F7 "SI5340A-D-GM Arrow Electronics" -550 -2225 50 H I L CNN "Digi-Key_PN"
DRAW
P 5 1 1 6 -650 1100 650 1100 650 -1100 -650 -1100 -650 1100 N
X IN1 1 -850 500 200 R 50 50 1 1 P
X IN2 10 -850 -400 200 R 50 50 1 1 P
X IN2B 11 -850 -500 200 R 50 50 1 1 P
X OEB 12 -550 -1300 200 U 50 50 1 1 P
X SDA/SDIO 13 -450 -1300 200 U 50 50 1 1 P
X SCLK 14 -350 -1300 200 U 50 50 1 1 P
X A1/SDO 15 -250 -1300 200 U 50 50 1 1 P
X A0/CSB 16 -150 -1300 200 U 50 50 1 1 P
X RSTB 17 -50 -1300 200 U 50 50 1 1 P
X VDDO0 18 50 -1300 200 U 50 50 1 1 P
X OUT0B 19 150 -1300 200 U 50 50 1 1 P
X IN1B 2 -850 400 200 R 50 50 1 1 P
X OUT0 20 250 -1300 200 U 50 50 1 1 P
X VDD_1 21 350 -1300 200 U 50 50 1 1 P
X NC 22 450 -1300 200 U 50 50 1 1 N
X VDDO1 23 850 -500 200 L 50 50 1 1 P
X OUT1B 24 850 -400 200 L 50 50 1 1 P
X OUT1 25 850 -300 200 L 50 50 1 1 P
X VDDS 26 850 -200 200 L 50 50 1 1 P
X LOLB 27 850 -100 200 L 50 50 1 1 P
X LOS_XAXBB 28 850 0 200 L 50 50 1 1 P
X VDDO2 29 850 100 200 L 50 50 1 1 P
X IN_SEL0 3 -850 300 200 R 50 50 1 1 P
X OUT2B 30 850 200 200 L 50 50 1 1 P
X OUT2 31 850 300 200 L 50 50 1 1 P
X VDD_2 32 850 400 200 L 50 50 1 1 P
X INTRB 33 850 500 200 L 50 50 1 1 P
X VDDO3 34 550 1300 200 D 50 50 1 1 P
X OUT3B 35 450 1300 200 D 50 50 1 1 P
X OUT3 36 350 1300 200 D 50 50 1 1 P
X IN_SEL1 37 250 1300 200 D 50 50 1 1 P
X I2C_SEL 38 150 1300 200 D 50 50 1 1 P
X VDD_3 39 50 1300 200 D 50 50 1 1 P
X X1 4 -850 200 200 R 50 50 1 1 P
X VDD_4 40 -50 1300 200 D 50 50 1 1 P
X FB_IN 41 -150 1300 200 D 50 50 1 1 P
X FB_INB 42 -250 1300 200 D 50 50 1 1 P
X IN0 43 -350 1300 200 D 50 50 1 1 P
X IN0B 44 -450 1300 200 D 50 50 1 1 P
X GND 45 -550 1300 200 D 50 50 1 1 P
X XA 5 -850 100 200 R 50 50 1 1 P
X XB 6 -850 0 200 R 50 50 1 1 P
X X2 7 -850 -100 200 R 50 50 1 1 P
X VDDA_1 8 -850 -200 200 R 50 50 1 1 P
X VDDA_2 9 -850 -300 200 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_T520B337M2R5ATE015
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_T520B337M2R5ATE015 C 0 40 Y Y 1 F N
F0 "C" 50 -200 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_T520B337M2R5ATE015" 50 -300 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_1411" 50 -800 50 H I L CNN
F3 "" 50 -400 50 H I L CNN
F4 "330 µF" 50 -400 50 H V L CNN "value"
F5 "±20%" 50 -700 50 H I L CNN "Tolerance"
F6 "2.5 V" 50 -600 50 H I L CNN "MAX Voltage"
F7 "1411" 50 -500 50 H V L CNN "Chip Set"
F8 "Kemet Corporation" 50 -900 50 H I L CNN "Manufacturer"
F9 "T520B337M2R5ATE015" 50 -1100 50 H I L CNN "MPN"
F10 "399-12327-2-ND" 50 -1000 50 H I L CNN "Digi-Key_PN"
DRAW
P 2 1 1 6 -150 0 -50 0 N
P 2 1 1 6 -90 70 -90 30 N
P 2 1 1 6 -70 50 -110 50 N
P 2 1 1 6 50 0 150 0 N
P 5 1 1 6 -50 100 -50 -100 -20 -100 -20 100 -50 100 N
P 5 1 1 10 50 100 50 -100 20 -100 20 100 50 100 F
X ~ 1 -250 0 100 R 50 50 1 1 P
X ~ 2 250 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TDA02H0SB1R
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TDA02H0SB1R S 0 40 Y N 1 F N
F0 "S" -175 -250 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TDA02H0SB1R" -175 -325 50 H V L CNN
F2 "" -175 -425 50 H I L CNN
F3 "" -250 -350 50 H I L CNN
F4 "C & K Components/ITT Industries" -175 -425 50 H I L CNN "Manufacturer"
F5 "TDA02H0SB1R" -175 -525 50 H I L CNN "MPN"
F6 "CKN9501TR-ND" -175 -625 50 H I L CNN "Digi-Key_PN"
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S -150 150 150 -150 1 1 10 N
S -100 -50 100 -100 1 1 10 N
S -100 75 100 25 1 1 10 N
S 0 -50 0 -100 1 1 10 N
S 0 75 0 25 1 1 10 N
P 3 1 1 10 100 120 20 120 40 100 N
X COM_1 1 -350 50 200 R 50 50 1 1 P
X COM_2 2 -350 -50 200 R 50 50 1 1 P
X NO_1 3 350 -50 200 L 50 50 1 1 P
X NO_2 4 350 50 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TMP512AIRSAT
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TMP512AIRSAT IC 0 40 Y Y 1 F N
F0 "IC" 95 -680 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TMP512AIRSAT" 100 -750 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN65P400X400X100-17N" -2780 2295 50 H I L CNN
F3 "" -530 -755 50 H I L CNN
F4 "16-QFN (4x4)" 100 -900 50 H I L CNN "Chip Set"
F5 "Texas Instruments" 100 -825 50 H I L CNN "Manufacturer"
F6 "TMP512AIRSAT" 100 -1000 50 H I L CNN "MPN"
F7 "296-TMP512AIRSATTR-ND" 100 -1075 50 H I L CNN "Digi-Key_PN"
DRAW
S -450 450 450 -550 0 1 0 N
S -450 500 400 -600 0 2 0 N
X VIN+ 1 -750 350 300 R 59 59 1 1 I
X DXP2 10 750 -350 300 L 59 59 1 1 U
X DXN2 11 750 -250 300 L 59 59 1 1 U
X GPIO 12 750 -150 300 L 59 59 1 1 B
X ALERT 13 750 -50 300 L 59 59 1 1 U
X GND 14 750 50 300 L 59 59 1 1 W
X FILTERC 15 750 150 300 L 59 59 1 1 O
X V+ 16 750 250 300 L 59 59 1 1 W
X EPAD 17 750 350 300 L 59 59 1 1 U
X VIN- 2 -750 250 300 R 59 59 1 1 I
X SDA 3 -750 150 300 R 59 59 1 1 U
X SCL 4 -750 50 300 R 59 59 1 1 U
X A0 5 -750 -50 300 R 59 59 1 1 U
X NC 6 -750 -150 300 R 59 59 1 1 U
X NC 7 -750 -250 300 R 59 59 1 1 U
X DXP1 8 -750 -350 300 R 59 59 1 1 U
X DXN1 9 750 -450 300 L 59 59 1 1 U
X VIN+ 1 0 800 300 D 59 59 1 2 I
X DXP2 10 700 -100 300 L 59 59 1 2 U
X DXN2 11 700 -300 300 L 59 59 1 2 U
X GPIO 12 700 -500 300 L 59 59 1 2 B
X ALERT 13 -750 100 300 R 59 59 1 2 U
X GND 14 -750 -500 300 R 59 59 1 2 W
X FILTERC 15 -750 -300 300 R 59 59 1 2 O
X V+ 16 100 800 300 D 59 59 1 2 W
X EPAD 17 0 -900 300 U 59 59 1 2 U
X VIN- 2 -100 800 300 D 59 59 1 2 I
X SDA 3 -750 300 300 R 59 59 1 2 U
X SCL 4 -750 200 300 R 59 59 1 2 U
X A0 5 -750 0 300 R 59 59 1 2 U
X NC 6 -750 -100 300 R 59 59 1 2 U
X NC 7 -750 -200 300 R 59 59 1 2 U
X DXP1 8 700 300 300 L 59 59 1 2 U
X DXN1 9 700 100 300 L 59 59 1 2 U
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TPD2EUSB30DRTR
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TPD2EUSB30DRTR IC 0 40 Y Y 1 F N
F0 "IC" -305 -330 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TPD2EUSB30DRTR" -300 -400 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:SOTFL35P100X50-3N" -2780 2295 50 H I L CNN
F3 "" -380 -405 50 H I L CNN
F4 "SOT-9x3" -300 -550 50 H I L CNN "Chip Set"
F5 "Texas Instruments" -300 -475 50 H I L CNN "Manufacturer"
F6 "TPD2EUSB30DRTR" -300 -650 50 H I L CNN "MPN"
F7 "296-25509-2-ND" -300 -725 50 H I L CNN "Digi-Key_PN"
DRAW
P 5 1 1 6 -300 150 300 150 300 -150 -300 -150 -300 150 N
X D+ 1 -500 50 200 R 50 50 1 1 P
X D- 2 -500 -50 200 R 50 50 1 1 P
X GND 3 500 50 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TPS25910RSAR
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TPS25910RSAR IC 0 40 Y Y 1 F N
F0 "IC" 145 -980 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TPS25910RSAR" 150 -1450 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:TPS25910RSAR" 170 -1555 50 H I L CNN
F3 "" 70 -2005 50 H I L CNN
F4 "16-QFN (4x4)" 150 -1150 50 H V L CNN "Chip Set"
F5 "Texas Instruments" 150 -1075 50 H V L CNN "Manufacturer"
F6 "TPS25910RSAR" 150 -1250 50 H V L CNN "MPN"
F7 "296-39384-2-ND" 150 -1325 50 H V L CNN "Digi-Key_PN"
DRAW
S -550 100 650 -800 0 1 10 N
X IN 1 -750 0 200 R 59 59 1 1 W
X OUT 10 850 -200 200 L 59 59 1 1 W
X OUT 11 850 -300 200 L 59 59 1 1 W
X OUT 12 850 -400 200 L 59 59 1 1 W
X GND 13 850 -600 200 L 59 59 1 1 W
X GND 14 850 -500 200 L 59 59 1 1 W
X FLT_N 15 850 -100 200 L 59 59 1 1 C
X EN_N 16 850 0 200 L 59 59 1 1 I
X PAD 17 0 -1000 200 U 59 59 1 1 U
X IN 2 -750 -100 200 R 59 59 1 1 W
X IN 3 -750 -200 200 R 59 59 1 1 W
X GATE 4 -750 -300 200 R 59 59 1 1 O
X GND 5 -750 -400 200 R 59 59 1 1 W
X GND 6 -750 -500 200 R 59 59 1 1 W
X ILIM 7 -750 -700 200 R 59 59 1 1 I
X GND 8 -750 -600 200 R 59 59 1 1 W
X GND 9 850 -700 200 L 59 59 1 1 W
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TPS3700DDCR2
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TPS3700DDCR2 IC 0 40 Y Y 1 F N
F0 "IC" 50 -500 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_TPS3700DDCR2" 50 -600 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:SOT95P280X110-6N" 720 -2405 50 H I L CNN
F3 "" 70 -2005 50 H I L CNN
F4 "TSOT-23-6" 50 -750 50 H I L CNN "Chip Set"
F5 "Texas Instruments" 50 -675 50 H I L CNN "Manufacturer"
F6 "TPS3700DDCR2" 50 -850 50 H I L CNN "MPN"
F7 "296-40741-2-ND" 50 -925 50 H I L CNN "Digi-Key_PN"
DRAW
S 0 100 650 -400 0 1 0 N
X OUT_A 1 850 0 200 L 50 50 1 1 P
X GND 2 -200 -300 200 R 50 50 1 1 P
X INA+ 3 -200 0 200 R 50 50 1 1 P
X INB- 4 -200 -100 200 R 50 50 1 1 P
X VDD 5 850 -300 200 L 50 50 1 1 P
X OUTB 6 850 -100 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_USB3320C-EZK-TR
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_USB3320C-EZK-TR IC 0 40 Y Y 1 F N
F0 "IC" 145 -1930 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_USB3320C-EZK-TR" 150 -2400 50 H V L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN50P500X500X100-33N-D" 170 -2505 50 H I L CNN
F3 "" 70 -2005 50 H I L CNN
F4 "QFN-32" 150 -2100 50 H V L CNN "Chip Set"
F5 "Microchip" 150 -2025 50 H V L CNN "Manufacturer"
F6 "USB3320C-EZK-TR" 150 -2200 50 H V L CNN "MPN"
F7 "USB3320C-EZK-TR-ND" 150 -2275 50 H V L CNN "Digi-Key_PN"
DRAW
S -350 0 900 -1850 0 1 10 N
X CLKOUT 1 -550 -1050 200 R 50 50 1 1 P
X DATA6 10 -550 -750 200 R 50 50 1 1 P
X REFSEL1 11 1100 -1650 200 L 50 50 1 1 P
X N/C 12 700 200 200 D 50 50 1 1 N
X DATA7 13 -550 -850 200 R 50 50 1 1 P
X REFSEL2 14 1100 -1450 200 L 50 50 1 1 P
X SPK_L 15 1100 -500 200 L 50 50 1 1 P
X SPK_R 16 1100 -400 200 L 50 50 1 1 P
X CPEN 17 1100 -300 200 L 50 50 1 1 P
X DP 18 1100 -900 200 L 50 50 1 1 P
X DM 19 1100 -800 200 L 50 50 1 1 P
X NXT 2 -550 -1150 200 R 50 50 1 1 P
X VDD33 20 100 200 200 D 50 50 1 1 P
X VBAT 21 200 200 200 D 50 50 1 1 P
X VBUS 22 1100 -700 200 L 50 50 1 1 P
X ID 23 1100 -1000 200 L 50 50 1 1 P
X RBIAS 24 -550 -1550 200 R 50 50 1 1 P
X XO 25 1100 -1150 200 L 50 50 1 1 P
X REFCLK 26 1100 -1250 200 L 50 50 1 1 P
X RESETB 27 -550 -1750 200 R 50 50 1 1 P
X VDD18_1 28 550 200 200 D 50 50 1 1 P
X STP 29 -550 -1350 200 R 50 50 1 1 P
X DATA0 3 -550 -150 200 R 50 50 1 1 P
X VDD18_2 30 450 200 200 D 50 50 1 1 P
X DIR 31 -550 -1250 200 R 50 50 1 1 P
X VDDIO 32 0 200 200 D 50 50 1 1 P
X EP 33 1100 -1750 200 L 50 50 1 1 P
X DATA1 4 -550 -250 200 R 50 50 1 1 P
X DATA2 5 -550 -350 200 R 50 50 1 1 P
X DATA3 6 -550 -450 200 R 50 50 1 1 P
X DATA4 7 -550 -550 200 R 50 50 1 1 P
X REFSEL0 8 1100 -1550 200 L 50 50 1 1 P
X DATA5 9 -550 -650 200 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_VREF_FMC
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_VREF_FMC #PWR 0 0 Y Y 1 F P
F0 "#PWR" -250 -50 50 H I C CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_VREF_FMC" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 0 0 0 100 N
P 2 0 1 10 50 100 -50 100 N
X IO_1.8V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_WSL2512R5000FEA
#
DEF INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_WSL2512R5000FEA R 0 10 N N 1 F N
F0 "R" 100 -50 50 H V L CNN
F1 "INTEL_CYCLONE_10_GX_FPGA_DEV_KIT_WSL2512R5000FEA" 100 -250 50 H I L CNN
F2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_2512_6332Metric" 100 -750 50 H I L CNN
F3 "" 0 0 50 H I L CNN
F4 "0.5 Ohm" 100 -150 50 H V L CNN "value"
F5 "±1%" 100 -350 50 H I L CNN "Tolerance"
F6 "1W" 100 -550 50 H I L CNN "power"
F7 "1206" 100 -450 50 H I L CNN "Chip Set"
F8 "Vishay Dale" 100 -650 50 H I L CNN "Manufacturer"
F9 "WSL2512R5000FEA" 100 -850 50 H I L CNN "MPN"
F10 "WSLG-.50TR-ND" 100 -950 50 H I L CNN "Digi-Key_PN"
$FPLIST
 R_*
$ENDFPLIST
DRAW
P 5 1 1 0 0 0 40 -15 0 -30 -40 -45 0 -60 N
P 5 1 1 0 0 60 40 45 0 30 -40 15 0 0 N
X ~ 1 0 100 40 D 50 50 1 1 P
X ~ 2 0 -100 40 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_Earth
#
DEF power_Earth #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_Earth" 0 -150 50 H I C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -25 -75 25 -75 N
P 2 0 1 0 -5 -100 5 -100 N
P 2 0 1 0 0 -50 0 0 N
P 2 0 1 0 50 -50 -50 -50 N
X Earth 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
