$date
	Mon Oct 31 10:15:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1_tb $end
$var wire 1 ! f $end
$var reg 1 " En $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module uut $end
$var wire 1 " En $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 ! f $end
$var wire 1 ' z $end
$var wire 16 ( y [0:15] $end
$var wire 4 ) w [0:3] $end
$scope module s1 $end
$var wire 1 " En $end
$var wire 4 * w [0:3] $end
$var reg 16 + y [0:15] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000 +
b111 *
b111 )
b100000000 (
z'
1&
1%
1$
0#
1"
1!
$end
#20
0!
b10000000000000 (
b10000000000000 +
0&
b10 )
b10 *
0$
#40
1!
b1000000 (
b1000000 +
1&
0%
b1001 )
b1001 *
1#
#60
0!
b100 (
b100 +
b1101 )
b1101 *
1$
#80
1!
b1 (
b1 +
b1111 )
b1111 *
1%
#100
b10 (
b10 +
b1110 )
b1110 *
0&
#120
