Info: Starting: Create simulation model
Info: qsys-generate C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_fifo.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_fifo\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading code/audio_fifo.qsys
Progress: Reading input file
Progress: Adding sc_fifo_0 [altera_avalon_sc_fifo 22.1]
Progress: Parameterizing module sc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_fifo: Generating audio_fifo "audio_fifo" for SIM_VERILOG
Info: sc_fifo_0: "audio_fifo" instantiated altera_avalon_sc_fifo "sc_fifo_0"
Info: audio_fifo: Done "audio_fifo" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_fifo\audio_fifo.spd --output-directory=C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_fifo/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_fifo\audio_fifo.spd --output-directory=C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_fifo/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_fifo/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_fifo/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_fifo/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_fifo.qsys --block-symbol-file --output-directory=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_fifo --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading code/audio_fifo.qsys
Progress: Reading input file
Progress: Adding sc_fifo_0 [altera_avalon_sc_fifo 22.1]
Progress: Parameterizing module sc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_fifo.qsys --synthesis=VERILOG --greybox --output-directory=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_fifo\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading code/audio_fifo.qsys
Progress: Reading input file
Progress: Adding sc_fifo_0 [altera_avalon_sc_fifo 22.1]
Progress: Parameterizing module sc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_fifo: Generating audio_fifo "audio_fifo" for QUARTUS_SYNTH
Info: sc_fifo_0: "audio_fifo" instantiated altera_avalon_sc_fifo "sc_fifo_0"
Info: audio_fifo: Done "audio_fifo" with 2 modules, 2 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
