// megafunction wizard: %ROM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: text_memory.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Lite Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//altsyncram ADDRESS_ACLR_A="NONE" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone IV E" ENABLE_RUNTIME_MOD="YES" INIT_FILE="../../src/core/default_text.mif" INSTANCE_NAME="text" NUMWORDS_A=16384 OPERATION_MODE="ROM" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="UNREGISTERED" WIDTH_A=32 WIDTH_BYTEENA_A=1 WIDTHAD_A=14 address_a clock0 q_a
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:09:SJ cbx_altsyncram 2018:09:12:13:04:09:SJ cbx_cycloneii 2018:09:12:13:04:09:SJ cbx_lpm_add_sub 2018:09:12:13:04:09:SJ cbx_lpm_compare 2018:09:12:13:04:09:SJ cbx_lpm_decode 2018:09:12:13:04:09:SJ cbx_lpm_mux 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ cbx_nadder 2018:09:12:13:04:09:SJ cbx_stratix 2018:09:12:13:04:09:SJ cbx_stratixii 2018:09:12:13:04:09:SJ cbx_stratixiii 2018:09:12:13:04:09:SJ cbx_stratixv 2018:09:12:13:04:09:SJ cbx_util_mgl 2018:09:12:13:04:09:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//altsyncram ADDRESS_ACLR_A="NONE" ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone IV E" ENABLE_RUNTIME_MOD="NO" INDATA_ACLR_B="NONE" INDATA_REG_B="CLOCK1" INIT_FILE="../../src/core/default_text.mif" NUMWORDS_A=16384 NUMWORDS_B=16384 OPERATION_MODE="BIDIR_DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="UNREGISTERED" OUTDATA_REG_B="UNREGISTERED" RDCONTROL_REG_B="CLOCK1" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=32 WIDTH_B=32 WIDTH_BYTEENA_A=1 WIDTHAD_A=14 WIDTHAD_B=14 WRCONTROL_ACLR_A="NONE" WRCONTROL_ACLR_B="NONE" WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a address_b clock0 clock1 data_b q_a q_b wren_b
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:09:SJ cbx_altsyncram 2018:09:12:13:04:09:SJ cbx_cycloneii 2018:09:12:13:04:09:SJ cbx_lpm_add_sub 2018:09:12:13:04:09:SJ cbx_lpm_compare 2018:09:12:13:04:09:SJ cbx_lpm_decode 2018:09:12:13:04:09:SJ cbx_lpm_mux 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ cbx_nadder 2018:09:12:13:04:09:SJ cbx_stratix 2018:09:12:13:04:09:SJ cbx_stratixii 2018:09:12:13:04:09:SJ cbx_stratixiii 2018:09:12:13:04:09:SJ cbx_stratixv 2018:09:12:13:04:09:SJ cbx_util_mgl 2018:09:12:13:04:09:SJ  VERSION_END


//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=2 LPM_WIDTH=1 data enable eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:09:SJ cbx_lpm_add_sub 2018:09:12:13:04:09:SJ cbx_lpm_compare 2018:09:12:13:04:09:SJ cbx_lpm_decode 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ cbx_nadder 2018:09:12:13:04:09:SJ cbx_stratix 2018:09:12:13:04:09:SJ cbx_stratixii 2018:09:12:13:04:09:SJ  VERSION_END

//synthesis_resources = lut 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  text_memory_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [0:0]  data;
	input   enable;
	output   [1:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [0:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  eq_node;

	assign
		eq = eq_node,
		eq_node = {(data & enable), ((~ data) & enable)};
endmodule //text_memory_decode


//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=2 LPM_WIDTH=1 data eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:09:SJ cbx_lpm_add_sub 2018:09:12:13:04:09:SJ cbx_lpm_compare 2018:09:12:13:04:09:SJ cbx_lpm_decode 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ cbx_nadder 2018:09:12:13:04:09:SJ cbx_stratix 2018:09:12:13:04:09:SJ cbx_stratixii 2018:09:12:13:04:09:SJ  VERSION_END

//synthesis_resources = lut 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  text_memory_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [0:0]  data;
	output   [1:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [0:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire enable;
	wire  [1:0]  eq_node;

	assign
		enable = 1'b1,
		eq = eq_node,
		eq_node = {(data & enable), ((~ data) & enable)};
endmodule //text_memory_decode1


//lpm_mux DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=2 LPM_WIDTH=32 LPM_WIDTHS=1 data result sel
//VERSION_BEGIN 18.1 cbx_lpm_mux 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ  VERSION_END

//synthesis_resources = lut 32 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  text_memory_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [63:0]  data;
	output   [31:0]  result;
	input   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [63:0]  data;
	tri0   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [31:0]  result_node;
	wire  [0:0]  sel_node;
	wire  [1:0]  w_data1002w;
	wire  [1:0]  w_data1014w;
	wire  [1:0]  w_data1026w;
	wire  [1:0]  w_data1038w;
	wire  [1:0]  w_data1050w;
	wire  [1:0]  w_data1062w;
	wire  [1:0]  w_data1074w;
	wire  [1:0]  w_data1086w;
	wire  [1:0]  w_data1098w;
	wire  [1:0]  w_data1110w;
	wire  [1:0]  w_data1122w;
	wire  [1:0]  w_data1134w;
	wire  [1:0]  w_data1146w;
	wire  [1:0]  w_data1158w;
	wire  [1:0]  w_data1170w;
	wire  [1:0]  w_data1182w;
	wire  [1:0]  w_data1194w;
	wire  [1:0]  w_data1206w;
	wire  [1:0]  w_data1218w;
	wire  [1:0]  w_data1230w;
	wire  [1:0]  w_data1242w;
	wire  [1:0]  w_data868w;
	wire  [1:0]  w_data882w;
	wire  [1:0]  w_data894w;
	wire  [1:0]  w_data906w;
	wire  [1:0]  w_data918w;
	wire  [1:0]  w_data930w;
	wire  [1:0]  w_data942w;
	wire  [1:0]  w_data954w;
	wire  [1:0]  w_data966w;
	wire  [1:0]  w_data978w;
	wire  [1:0]  w_data990w;

	assign
		result = result_node,
		result_node = {((sel_node & w_data1242w[1]) | ((~ sel_node) & w_data1242w[0])), ((sel_node & w_data1230w[1]) | ((~ sel_node) & w_data1230w[0])), ((sel_node & w_data1218w[1]) | ((~ sel_node) & w_data1218w[0])), ((sel_node & w_data1206w[1]) | ((~ sel_node) & w_data1206w[0])), ((sel_node & w_data1194w[1]) | ((~ sel_node) & w_data1194w[0])), ((sel_node & w_data1182w[1]) | ((~ sel_node) & w_data1182w[0])), ((sel_node & w_data1170w[1]) | ((~ sel_node) & w_data1170w[0])), ((sel_node & w_data1158w[1]) | ((~ sel_node) & w_data1158w[0])), ((sel_node & w_data1146w[1]) | ((~ sel_node) & w_data1146w[0])), ((sel_node & w_data1134w[1]) | ((~ sel_node) & w_data1134w[0])), ((sel_node & w_data1122w[1]) | ((~ sel_node) & w_data1122w[0])), ((sel_node & w_data1110w[1]) | ((~ sel_node) & w_data1110w[0])), ((sel_node & w_data1098w[1]) | ((~ sel_node) & w_data1098w[0])), ((sel_node & w_data1086w[1]) | ((~ sel_node) & w_data1086w[0])), ((sel_node & w_data1074w[1]) | ((~ sel_node) & w_data1074w[0])), ((sel_node & w_data1062w[1]) | ((~ sel_node) & w_data1062w[0])), ((sel_node & w_data1050w[1]) | ((~ sel_node) & w_data1050w[0])), ((sel_node & w_data1038w[1]) | ((~ sel_node) & w_data1038w[0])), ((sel_node & w_data1026w[1]) | ((~ sel_node) & w_data1026w[0])), ((sel_node & w_data1014w[1]) | ((~ sel_node) & w_data1014w[0])), ((sel_node & w_data1002w[1]) | ((~ sel_node) & w_data1002w[0])), ((sel_node & w_data990w[1]) | ((~ sel_node) & w_data990w[0])), ((sel_node & w_data978w[1]) | ((~ sel_node) & w_data978w[0])), ((sel_node & w_data966w[1]) | ((~ sel_node) & w_data966w[0])), ((sel_node & w_data954w[1]) | ((~ sel_node) & w_data954w[0])), ((sel_node & w_data942w[1]) | ((~ sel_node) & w_data942w[0])), ((sel_node & w_data930w[1]) | ((~ sel_node) & w_data930w[0])), ((sel_node & w_data918w[1]) | ((~ sel_node) & w_data918w[0])), ((sel_node & w_data906w[1]) | ((~ sel_node) & w_data906w[0])), ((sel_node & w_data894w[1]) | ((~ sel_node) & w_data894w[0])), ((sel_node & w_data882w[1]) | ((~ sel_node) & w_data882w[0])), ((sel_node & w_data868w[1]) | ((~ sel_node
) & w_data868w[0]))},
		sel_node = {sel[0]},
		w_data1002w = {data[43], data[11]},
		w_data1014w = {data[44], data[12]},
		w_data1026w = {data[45], data[13]},
		w_data1038w = {data[46], data[14]},
		w_data1050w = {data[47], data[15]},
		w_data1062w = {data[48], data[16]},
		w_data1074w = {data[49], data[17]},
		w_data1086w = {data[50], data[18]},
		w_data1098w = {data[51], data[19]},
		w_data1110w = {data[52], data[20]},
		w_data1122w = {data[53], data[21]},
		w_data1134w = {data[54], data[22]},
		w_data1146w = {data[55], data[23]},
		w_data1158w = {data[56], data[24]},
		w_data1170w = {data[57], data[25]},
		w_data1182w = {data[58], data[26]},
		w_data1194w = {data[59], data[27]},
		w_data1206w = {data[60], data[28]},
		w_data1218w = {data[61], data[29]},
		w_data1230w = {data[62], data[30]},
		w_data1242w = {data[63], data[31]},
		w_data868w = {data[32], data[0]},
		w_data882w = {data[33], data[1]},
		w_data894w = {data[34], data[2]},
		w_data906w = {data[35], data[3]},
		w_data918w = {data[36], data[4]},
		w_data930w = {data[37], data[5]},
		w_data942w = {data[38], data[6]},
		w_data954w = {data[39], data[7]},
		w_data966w = {data[40], data[8]},
		w_data978w = {data[41], data[9]},
		w_data990w = {data[42], data[10]};
endmodule //text_memory_mux

//synthesis_resources = lut 68 M9K 64 reg 2 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  text_memory_altsyncram1
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	data_b,
	q_a,
	q_b,
	wren_b) /* synthesis synthesis_clearbox=1 */;
	input   [13:0]  address_a;
	input   [13:0]  address_b;
	input   clock0;
	input   clock1;
	input   [31:0]  data_b;
	output   [31:0]  q_a;
	output   [31:0]  q_b;
	input   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [13:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   [31:0]  data_b;
	tri0   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[0:0]	address_reg_a;
	reg	[0:0]	address_reg_b;
	wire  [1:0]   wire_decode4_eq;
	wire  [1:0]   wire_decode5_eq;
	wire  [1:0]   wire_rden_decode_a_eq;
	wire  [1:0]   wire_rden_decode_b_eq;
	wire  [31:0]   wire_mux6_result;
	wire  [31:0]   wire_mux7_result;
	wire  [0:0]   wire_ram_block3a_0portadataout;
	wire  [0:0]   wire_ram_block3a_1portadataout;
	wire  [0:0]   wire_ram_block3a_2portadataout;
	wire  [0:0]   wire_ram_block3a_3portadataout;
	wire  [0:0]   wire_ram_block3a_4portadataout;
	wire  [0:0]   wire_ram_block3a_5portadataout;
	wire  [0:0]   wire_ram_block3a_6portadataout;
	wire  [0:0]   wire_ram_block3a_7portadataout;
	wire  [0:0]   wire_ram_block3a_8portadataout;
	wire  [0:0]   wire_ram_block3a_9portadataout;
	wire  [0:0]   wire_ram_block3a_10portadataout;
	wire  [0:0]   wire_ram_block3a_11portadataout;
	wire  [0:0]   wire_ram_block3a_12portadataout;
	wire  [0:0]   wire_ram_block3a_13portadataout;
	wire  [0:0]   wire_ram_block3a_14portadataout;
	wire  [0:0]   wire_ram_block3a_15portadataout;
	wire  [0:0]   wire_ram_block3a_16portadataout;
	wire  [0:0]   wire_ram_block3a_17portadataout;
	wire  [0:0]   wire_ram_block3a_18portadataout;
	wire  [0:0]   wire_ram_block3a_19portadataout;
	wire  [0:0]   wire_ram_block3a_20portadataout;
	wire  [0:0]   wire_ram_block3a_21portadataout;
	wire  [0:0]   wire_ram_block3a_22portadataout;
	wire  [0:0]   wire_ram_block3a_23portadataout;
	wire  [0:0]   wire_ram_block3a_24portadataout;
	wire  [0:0]   wire_ram_block3a_25portadataout;
	wire  [0:0]   wire_ram_block3a_26portadataout;
	wire  [0:0]   wire_ram_block3a_27portadataout;
	wire  [0:0]   wire_ram_block3a_28portadataout;
	wire  [0:0]   wire_ram_block3a_29portadataout;
	wire  [0:0]   wire_ram_block3a_30portadataout;
	wire  [0:0]   wire_ram_block3a_31portadataout;
	wire  [0:0]   wire_ram_block3a_32portadataout;
	wire  [0:0]   wire_ram_block3a_33portadataout;
	wire  [0:0]   wire_ram_block3a_34portadataout;
	wire  [0:0]   wire_ram_block3a_35portadataout;
	wire  [0:0]   wire_ram_block3a_36portadataout;
	wire  [0:0]   wire_ram_block3a_37portadataout;
	wire  [0:0]   wire_ram_block3a_38portadataout;
	wire  [0:0]   wire_ram_block3a_39portadataout;
	wire  [0:0]   wire_ram_block3a_40portadataout;
	wire  [0:0]   wire_ram_block3a_41portadataout;
	wire  [0:0]   wire_ram_block3a_42portadataout;
	wire  [0:0]   wire_ram_block3a_43portadataout;
	wire  [0:0]   wire_ram_block3a_44portadataout;
	wire  [0:0]   wire_ram_block3a_45portadataout;
	wire  [0:0]   wire_ram_block3a_46portadataout;
	wire  [0:0]   wire_ram_block3a_47portadataout;
	wire  [0:0]   wire_ram_block3a_48portadataout;
	wire  [0:0]   wire_ram_block3a_49portadataout;
	wire  [0:0]   wire_ram_block3a_50portadataout;
	wire  [0:0]   wire_ram_block3a_51portadataout;
	wire  [0:0]   wire_ram_block3a_52portadataout;
	wire  [0:0]   wire_ram_block3a_53portadataout;
	wire  [0:0]   wire_ram_block3a_54portadataout;
	wire  [0:0]   wire_ram_block3a_55portadataout;
	wire  [0:0]   wire_ram_block3a_56portadataout;
	wire  [0:0]   wire_ram_block3a_57portadataout;
	wire  [0:0]   wire_ram_block3a_58portadataout;
	wire  [0:0]   wire_ram_block3a_59portadataout;
	wire  [0:0]   wire_ram_block3a_60portadataout;
	wire  [0:0]   wire_ram_block3a_61portadataout;
	wire  [0:0]   wire_ram_block3a_62portadataout;
	wire  [0:0]   wire_ram_block3a_63portadataout;
	wire  [0:0]   wire_ram_block3a_0portbdataout;
	wire  [0:0]   wire_ram_block3a_1portbdataout;
	wire  [0:0]   wire_ram_block3a_2portbdataout;
	wire  [0:0]   wire_ram_block3a_3portbdataout;
	wire  [0:0]   wire_ram_block3a_4portbdataout;
	wire  [0:0]   wire_ram_block3a_5portbdataout;
	wire  [0:0]   wire_ram_block3a_6portbdataout;
	wire  [0:0]   wire_ram_block3a_7portbdataout;
	wire  [0:0]   wire_ram_block3a_8portbdataout;
	wire  [0:0]   wire_ram_block3a_9portbdataout;
	wire  [0:0]   wire_ram_block3a_10portbdataout;
	wire  [0:0]   wire_ram_block3a_11portbdataout;
	wire  [0:0]   wire_ram_block3a_12portbdataout;
	wire  [0:0]   wire_ram_block3a_13portbdataout;
	wire  [0:0]   wire_ram_block3a_14portbdataout;
	wire  [0:0]   wire_ram_block3a_15portbdataout;
	wire  [0:0]   wire_ram_block3a_16portbdataout;
	wire  [0:0]   wire_ram_block3a_17portbdataout;
	wire  [0:0]   wire_ram_block3a_18portbdataout;
	wire  [0:0]   wire_ram_block3a_19portbdataout;
	wire  [0:0]   wire_ram_block3a_20portbdataout;
	wire  [0:0]   wire_ram_block3a_21portbdataout;
	wire  [0:0]   wire_ram_block3a_22portbdataout;
	wire  [0:0]   wire_ram_block3a_23portbdataout;
	wire  [0:0]   wire_ram_block3a_24portbdataout;
	wire  [0:0]   wire_ram_block3a_25portbdataout;
	wire  [0:0]   wire_ram_block3a_26portbdataout;
	wire  [0:0]   wire_ram_block3a_27portbdataout;
	wire  [0:0]   wire_ram_block3a_28portbdataout;
	wire  [0:0]   wire_ram_block3a_29portbdataout;
	wire  [0:0]   wire_ram_block3a_30portbdataout;
	wire  [0:0]   wire_ram_block3a_31portbdataout;
	wire  [0:0]   wire_ram_block3a_32portbdataout;
	wire  [0:0]   wire_ram_block3a_33portbdataout;
	wire  [0:0]   wire_ram_block3a_34portbdataout;
	wire  [0:0]   wire_ram_block3a_35portbdataout;
	wire  [0:0]   wire_ram_block3a_36portbdataout;
	wire  [0:0]   wire_ram_block3a_37portbdataout;
	wire  [0:0]   wire_ram_block3a_38portbdataout;
	wire  [0:0]   wire_ram_block3a_39portbdataout;
	wire  [0:0]   wire_ram_block3a_40portbdataout;
	wire  [0:0]   wire_ram_block3a_41portbdataout;
	wire  [0:0]   wire_ram_block3a_42portbdataout;
	wire  [0:0]   wire_ram_block3a_43portbdataout;
	wire  [0:0]   wire_ram_block3a_44portbdataout;
	wire  [0:0]   wire_ram_block3a_45portbdataout;
	wire  [0:0]   wire_ram_block3a_46portbdataout;
	wire  [0:0]   wire_ram_block3a_47portbdataout;
	wire  [0:0]   wire_ram_block3a_48portbdataout;
	wire  [0:0]   wire_ram_block3a_49portbdataout;
	wire  [0:0]   wire_ram_block3a_50portbdataout;
	wire  [0:0]   wire_ram_block3a_51portbdataout;
	wire  [0:0]   wire_ram_block3a_52portbdataout;
	wire  [0:0]   wire_ram_block3a_53portbdataout;
	wire  [0:0]   wire_ram_block3a_54portbdataout;
	wire  [0:0]   wire_ram_block3a_55portbdataout;
	wire  [0:0]   wire_ram_block3a_56portbdataout;
	wire  [0:0]   wire_ram_block3a_57portbdataout;
	wire  [0:0]   wire_ram_block3a_58portbdataout;
	wire  [0:0]   wire_ram_block3a_59portbdataout;
	wire  [0:0]   wire_ram_block3a_60portbdataout;
	wire  [0:0]   wire_ram_block3a_61portbdataout;
	wire  [0:0]   wire_ram_block3a_62portbdataout;
	wire  [0:0]   wire_ram_block3a_63portbdataout;
	wire  [0:0]  address_a_sel;
	wire  [13:0]  address_a_wire;
	wire  [0:0]  address_b_sel;
	wire  [13:0]  address_b_wire;
	wire [31:0]  data_a;
	wire  [0:0]  w_addr_val_b4w;
	wire  [0:0]  w_addr_val_b8w;
	wire wren_a;
	wire  [0:0]  wren_decode_addr_sel_a;
	wire  [0:0]  wren_decode_addr_sel_b;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= address_b_sel;
	text_memory_decode   decode4
	( 
	.data(address_a_wire[13]),
	.enable(wren_a),
	.eq(wire_decode4_eq));
	text_memory_decode   decode5
	( 
	.data(w_addr_val_b4w),
	.enable(wren_b),
	.eq(wire_decode5_eq));
	text_memory_decode1   rden_decode_a
	( 
	.data(wren_decode_addr_sel_a),
	.eq(wire_rden_decode_a_eq));
	text_memory_decode1   rden_decode_b
	( 
	.data(w_addr_val_b8w),
	.eq(wire_rden_decode_b_eq));
	text_memory_mux   mux6
	( 
	.data({wire_ram_block3a_63portadataout[0], wire_ram_block3a_62portadataout[0], wire_ram_block3a_61portadataout[0], wire_ram_block3a_60portadataout[0], wire_ram_block3a_59portadataout[0], wire_ram_block3a_58portadataout[0], wire_ram_block3a_57portadataout[0], wire_ram_block3a_56portadataout[0], wire_ram_block3a_55portadataout[0], wire_ram_block3a_54portadataout[0], wire_ram_block3a_53portadataout[0], wire_ram_block3a_52portadataout[0], wire_ram_block3a_51portadataout[0], wire_ram_block3a_50portadataout[0], wire_ram_block3a_49portadataout[0], wire_ram_block3a_48portadataout[0], wire_ram_block3a_47portadataout[0], wire_ram_block3a_46portadataout[0], wire_ram_block3a_45portadataout[0], wire_ram_block3a_44portadataout[0], wire_ram_block3a_43portadataout[0], wire_ram_block3a_42portadataout[0], wire_ram_block3a_41portadataout[0], wire_ram_block3a_40portadataout[0], wire_ram_block3a_39portadataout[0], wire_ram_block3a_38portadataout[0], wire_ram_block3a_37portadataout[0], wire_ram_block3a_36portadataout[0], wire_ram_block3a_35portadataout[0], wire_ram_block3a_34portadataout[0], wire_ram_block3a_33portadataout[0], wire_ram_block3a_32portadataout[0], wire_ram_block3a_31portadataout[0], wire_ram_block3a_30portadataout[0], wire_ram_block3a_29portadataout[0], wire_ram_block3a_28portadataout[0], wire_ram_block3a_27portadataout[0], wire_ram_block3a_26portadataout[0], wire_ram_block3a_25portadataout[0], wire_ram_block3a_24portadataout[0], wire_ram_block3a_23portadataout[0], wire_ram_block3a_22portadataout[0], wire_ram_block3a_21portadataout[0], wire_ram_block3a_20portadataout[0], wire_ram_block3a_19portadataout[0], wire_ram_block3a_18portadataout[0], wire_ram_block3a_17portadataout[0], wire_ram_block3a_16portadataout[0], wire_ram_block3a_15portadataout[0], wire_ram_block3a_14portadataout[0], wire_ram_block3a_13portadataout[0], wire_ram_block3a_12portadataout[0], wire_ram_block3a_11portadataout[0], wire_ram_block3a_10portadataout[0], wire_ram_block3a_9portadataout[0], wire_ram_block3a_8portadataout[0], wire_ram_block3a_7portadataout[0]
, wire_ram_block3a_6portadataout[0], wire_ram_block3a_5portadataout[0], wire_ram_block3a_4portadataout[0], wire_ram_block3a_3portadataout[0], wire_ram_block3a_2portadataout[0], wire_ram_block3a_1portadataout[0], wire_ram_block3a_0portadataout[0]}),
	.result(wire_mux6_result),
	.sel(address_reg_a));
	text_memory_mux   mux7
	( 
	.data({wire_ram_block3a_63portbdataout[0], wire_ram_block3a_62portbdataout[0], wire_ram_block3a_61portbdataout[0], wire_ram_block3a_60portbdataout[0], wire_ram_block3a_59portbdataout[0], wire_ram_block3a_58portbdataout[0], wire_ram_block3a_57portbdataout[0], wire_ram_block3a_56portbdataout[0], wire_ram_block3a_55portbdataout[0], wire_ram_block3a_54portbdataout[0], wire_ram_block3a_53portbdataout[0], wire_ram_block3a_52portbdataout[0], wire_ram_block3a_51portbdataout[0], wire_ram_block3a_50portbdataout[0], wire_ram_block3a_49portbdataout[0], wire_ram_block3a_48portbdataout[0], wire_ram_block3a_47portbdataout[0], wire_ram_block3a_46portbdataout[0], wire_ram_block3a_45portbdataout[0], wire_ram_block3a_44portbdataout[0], wire_ram_block3a_43portbdataout[0], wire_ram_block3a_42portbdataout[0], wire_ram_block3a_41portbdataout[0], wire_ram_block3a_40portbdataout[0], wire_ram_block3a_39portbdataout[0], wire_ram_block3a_38portbdataout[0], wire_ram_block3a_37portbdataout[0], wire_ram_block3a_36portbdataout[0], wire_ram_block3a_35portbdataout[0], wire_ram_block3a_34portbdataout[0], wire_ram_block3a_33portbdataout[0], wire_ram_block3a_32portbdataout[0], wire_ram_block3a_31portbdataout[0], wire_ram_block3a_30portbdataout[0], wire_ram_block3a_29portbdataout[0], wire_ram_block3a_28portbdataout[0], wire_ram_block3a_27portbdataout[0], wire_ram_block3a_26portbdataout[0], wire_ram_block3a_25portbdataout[0], wire_ram_block3a_24portbdataout[0], wire_ram_block3a_23portbdataout[0], wire_ram_block3a_22portbdataout[0], wire_ram_block3a_21portbdataout[0], wire_ram_block3a_20portbdataout[0], wire_ram_block3a_19portbdataout[0], wire_ram_block3a_18portbdataout[0], wire_ram_block3a_17portbdataout[0], wire_ram_block3a_16portbdataout[0], wire_ram_block3a_15portbdataout[0], wire_ram_block3a_14portbdataout[0], wire_ram_block3a_13portbdataout[0], wire_ram_block3a_12portbdataout[0], wire_ram_block3a_11portbdataout[0], wire_ram_block3a_10portbdataout[0], wire_ram_block3a_9portbdataout[0], wire_ram_block3a_8portbdataout[0], wire_ram_block3a_7portbdataout[0]
, wire_ram_block3a_6portbdataout[0], wire_ram_block3a_5portbdataout[0], wire_ram_block3a_4portbdataout[0], wire_ram_block3a_3portbdataout[0], wire_ram_block3a_2portbdataout[0], wire_ram_block3a_1portbdataout[0], wire_ram_block3a_0portbdataout[0]}),
	.result(wire_mux7_result),
	.sel(address_reg_b));
	cycloneive_ram_block   ram_block3a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_0portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_0portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_0.clk0_core_clock_enable = "ena0",
		ram_block3a_0.clk0_input_clock_enable = "none",
		ram_block3a_0.clk1_core_clock_enable = "ena1",
		ram_block3a_0.clk1_input_clock_enable = "none",
		ram_block3a_0.connectivity_checking = "OFF",
		ram_block3a_0.init_file = "../../src/core/default_text.mif",
		ram_block3a_0.init_file_layout = "port_a",
		ram_block3a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_0.operation_mode = "bidir_dual_port",
		ram_block3a_0.port_a_address_width = 13,
		ram_block3a_0.port_a_data_out_clear = "none",
		ram_block3a_0.port_a_data_width = 1,
		ram_block3a_0.port_a_first_address = 0,
		ram_block3a_0.port_a_first_bit_number = 0,
		ram_block3a_0.port_a_last_address = 8191,
		ram_block3a_0.port_a_logical_ram_depth = 16384,
		ram_block3a_0.port_a_logical_ram_width = 32,
		ram_block3a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_address_clock = "clock1",
		ram_block3a_0.port_b_address_width = 13,
		ram_block3a_0.port_b_data_in_clock = "clock1",
		ram_block3a_0.port_b_data_out_clear = "none",
		ram_block3a_0.port_b_data_width = 1,
		ram_block3a_0.port_b_first_address = 0,
		ram_block3a_0.port_b_first_bit_number = 0,
		ram_block3a_0.port_b_last_address = 8191,
		ram_block3a_0.port_b_logical_ram_depth = 16384,
		ram_block3a_0.port_b_logical_ram_width = 32,
		ram_block3a_0.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_read_enable_clock = "clock1",
		ram_block3a_0.port_b_write_enable_clock = "clock1",
		ram_block3a_0.ram_block_type = "AUTO",
		ram_block3a_0.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_1portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_1portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_1.clk0_core_clock_enable = "ena0",
		ram_block3a_1.clk0_input_clock_enable = "none",
		ram_block3a_1.clk1_core_clock_enable = "ena1",
		ram_block3a_1.clk1_input_clock_enable = "none",
		ram_block3a_1.connectivity_checking = "OFF",
		ram_block3a_1.init_file = "../../src/core/default_text.mif",
		ram_block3a_1.init_file_layout = "port_a",
		ram_block3a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_1.operation_mode = "bidir_dual_port",
		ram_block3a_1.port_a_address_width = 13,
		ram_block3a_1.port_a_data_out_clear = "none",
		ram_block3a_1.port_a_data_width = 1,
		ram_block3a_1.port_a_first_address = 0,
		ram_block3a_1.port_a_first_bit_number = 1,
		ram_block3a_1.port_a_last_address = 8191,
		ram_block3a_1.port_a_logical_ram_depth = 16384,
		ram_block3a_1.port_a_logical_ram_width = 32,
		ram_block3a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_address_clock = "clock1",
		ram_block3a_1.port_b_address_width = 13,
		ram_block3a_1.port_b_data_in_clock = "clock1",
		ram_block3a_1.port_b_data_out_clear = "none",
		ram_block3a_1.port_b_data_width = 1,
		ram_block3a_1.port_b_first_address = 0,
		ram_block3a_1.port_b_first_bit_number = 1,
		ram_block3a_1.port_b_last_address = 8191,
		ram_block3a_1.port_b_logical_ram_depth = 16384,
		ram_block3a_1.port_b_logical_ram_width = 32,
		ram_block3a_1.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_read_enable_clock = "clock1",
		ram_block3a_1.port_b_write_enable_clock = "clock1",
		ram_block3a_1.ram_block_type = "AUTO",
		ram_block3a_1.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_2portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_2portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_2.clk0_core_clock_enable = "ena0",
		ram_block3a_2.clk0_input_clock_enable = "none",
		ram_block3a_2.clk1_core_clock_enable = "ena1",
		ram_block3a_2.clk1_input_clock_enable = "none",
		ram_block3a_2.connectivity_checking = "OFF",
		ram_block3a_2.init_file = "../../src/core/default_text.mif",
		ram_block3a_2.init_file_layout = "port_a",
		ram_block3a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_2.operation_mode = "bidir_dual_port",
		ram_block3a_2.port_a_address_width = 13,
		ram_block3a_2.port_a_data_out_clear = "none",
		ram_block3a_2.port_a_data_width = 1,
		ram_block3a_2.port_a_first_address = 0,
		ram_block3a_2.port_a_first_bit_number = 2,
		ram_block3a_2.port_a_last_address = 8191,
		ram_block3a_2.port_a_logical_ram_depth = 16384,
		ram_block3a_2.port_a_logical_ram_width = 32,
		ram_block3a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_address_clock = "clock1",
		ram_block3a_2.port_b_address_width = 13,
		ram_block3a_2.port_b_data_in_clock = "clock1",
		ram_block3a_2.port_b_data_out_clear = "none",
		ram_block3a_2.port_b_data_width = 1,
		ram_block3a_2.port_b_first_address = 0,
		ram_block3a_2.port_b_first_bit_number = 2,
		ram_block3a_2.port_b_last_address = 8191,
		ram_block3a_2.port_b_logical_ram_depth = 16384,
		ram_block3a_2.port_b_logical_ram_width = 32,
		ram_block3a_2.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_read_enable_clock = "clock1",
		ram_block3a_2.port_b_write_enable_clock = "clock1",
		ram_block3a_2.ram_block_type = "AUTO",
		ram_block3a_2.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_3portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_3portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_3.clk0_core_clock_enable = "ena0",
		ram_block3a_3.clk0_input_clock_enable = "none",
		ram_block3a_3.clk1_core_clock_enable = "ena1",
		ram_block3a_3.clk1_input_clock_enable = "none",
		ram_block3a_3.connectivity_checking = "OFF",
		ram_block3a_3.init_file = "../../src/core/default_text.mif",
		ram_block3a_3.init_file_layout = "port_a",
		ram_block3a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_3.operation_mode = "bidir_dual_port",
		ram_block3a_3.port_a_address_width = 13,
		ram_block3a_3.port_a_data_out_clear = "none",
		ram_block3a_3.port_a_data_width = 1,
		ram_block3a_3.port_a_first_address = 0,
		ram_block3a_3.port_a_first_bit_number = 3,
		ram_block3a_3.port_a_last_address = 8191,
		ram_block3a_3.port_a_logical_ram_depth = 16384,
		ram_block3a_3.port_a_logical_ram_width = 32,
		ram_block3a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_address_clock = "clock1",
		ram_block3a_3.port_b_address_width = 13,
		ram_block3a_3.port_b_data_in_clock = "clock1",
		ram_block3a_3.port_b_data_out_clear = "none",
		ram_block3a_3.port_b_data_width = 1,
		ram_block3a_3.port_b_first_address = 0,
		ram_block3a_3.port_b_first_bit_number = 3,
		ram_block3a_3.port_b_last_address = 8191,
		ram_block3a_3.port_b_logical_ram_depth = 16384,
		ram_block3a_3.port_b_logical_ram_width = 32,
		ram_block3a_3.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_read_enable_clock = "clock1",
		ram_block3a_3.port_b_write_enable_clock = "clock1",
		ram_block3a_3.ram_block_type = "AUTO",
		ram_block3a_3.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_4portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_4portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_4.clk0_core_clock_enable = "ena0",
		ram_block3a_4.clk0_input_clock_enable = "none",
		ram_block3a_4.clk1_core_clock_enable = "ena1",
		ram_block3a_4.clk1_input_clock_enable = "none",
		ram_block3a_4.connectivity_checking = "OFF",
		ram_block3a_4.init_file = "../../src/core/default_text.mif",
		ram_block3a_4.init_file_layout = "port_a",
		ram_block3a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_4.operation_mode = "bidir_dual_port",
		ram_block3a_4.port_a_address_width = 13,
		ram_block3a_4.port_a_data_out_clear = "none",
		ram_block3a_4.port_a_data_width = 1,
		ram_block3a_4.port_a_first_address = 0,
		ram_block3a_4.port_a_first_bit_number = 4,
		ram_block3a_4.port_a_last_address = 8191,
		ram_block3a_4.port_a_logical_ram_depth = 16384,
		ram_block3a_4.port_a_logical_ram_width = 32,
		ram_block3a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_address_clock = "clock1",
		ram_block3a_4.port_b_address_width = 13,
		ram_block3a_4.port_b_data_in_clock = "clock1",
		ram_block3a_4.port_b_data_out_clear = "none",
		ram_block3a_4.port_b_data_width = 1,
		ram_block3a_4.port_b_first_address = 0,
		ram_block3a_4.port_b_first_bit_number = 4,
		ram_block3a_4.port_b_last_address = 8191,
		ram_block3a_4.port_b_logical_ram_depth = 16384,
		ram_block3a_4.port_b_logical_ram_width = 32,
		ram_block3a_4.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_read_enable_clock = "clock1",
		ram_block3a_4.port_b_write_enable_clock = "clock1",
		ram_block3a_4.ram_block_type = "AUTO",
		ram_block3a_4.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_5portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_5portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_5.clk0_core_clock_enable = "ena0",
		ram_block3a_5.clk0_input_clock_enable = "none",
		ram_block3a_5.clk1_core_clock_enable = "ena1",
		ram_block3a_5.clk1_input_clock_enable = "none",
		ram_block3a_5.connectivity_checking = "OFF",
		ram_block3a_5.init_file = "../../src/core/default_text.mif",
		ram_block3a_5.init_file_layout = "port_a",
		ram_block3a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_5.operation_mode = "bidir_dual_port",
		ram_block3a_5.port_a_address_width = 13,
		ram_block3a_5.port_a_data_out_clear = "none",
		ram_block3a_5.port_a_data_width = 1,
		ram_block3a_5.port_a_first_address = 0,
		ram_block3a_5.port_a_first_bit_number = 5,
		ram_block3a_5.port_a_last_address = 8191,
		ram_block3a_5.port_a_logical_ram_depth = 16384,
		ram_block3a_5.port_a_logical_ram_width = 32,
		ram_block3a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_address_clock = "clock1",
		ram_block3a_5.port_b_address_width = 13,
		ram_block3a_5.port_b_data_in_clock = "clock1",
		ram_block3a_5.port_b_data_out_clear = "none",
		ram_block3a_5.port_b_data_width = 1,
		ram_block3a_5.port_b_first_address = 0,
		ram_block3a_5.port_b_first_bit_number = 5,
		ram_block3a_5.port_b_last_address = 8191,
		ram_block3a_5.port_b_logical_ram_depth = 16384,
		ram_block3a_5.port_b_logical_ram_width = 32,
		ram_block3a_5.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_read_enable_clock = "clock1",
		ram_block3a_5.port_b_write_enable_clock = "clock1",
		ram_block3a_5.ram_block_type = "AUTO",
		ram_block3a_5.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_6portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_6portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_6.clk0_core_clock_enable = "ena0",
		ram_block3a_6.clk0_input_clock_enable = "none",
		ram_block3a_6.clk1_core_clock_enable = "ena1",
		ram_block3a_6.clk1_input_clock_enable = "none",
		ram_block3a_6.connectivity_checking = "OFF",
		ram_block3a_6.init_file = "../../src/core/default_text.mif",
		ram_block3a_6.init_file_layout = "port_a",
		ram_block3a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_6.operation_mode = "bidir_dual_port",
		ram_block3a_6.port_a_address_width = 13,
		ram_block3a_6.port_a_data_out_clear = "none",
		ram_block3a_6.port_a_data_width = 1,
		ram_block3a_6.port_a_first_address = 0,
		ram_block3a_6.port_a_first_bit_number = 6,
		ram_block3a_6.port_a_last_address = 8191,
		ram_block3a_6.port_a_logical_ram_depth = 16384,
		ram_block3a_6.port_a_logical_ram_width = 32,
		ram_block3a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_address_clock = "clock1",
		ram_block3a_6.port_b_address_width = 13,
		ram_block3a_6.port_b_data_in_clock = "clock1",
		ram_block3a_6.port_b_data_out_clear = "none",
		ram_block3a_6.port_b_data_width = 1,
		ram_block3a_6.port_b_first_address = 0,
		ram_block3a_6.port_b_first_bit_number = 6,
		ram_block3a_6.port_b_last_address = 8191,
		ram_block3a_6.port_b_logical_ram_depth = 16384,
		ram_block3a_6.port_b_logical_ram_width = 32,
		ram_block3a_6.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_read_enable_clock = "clock1",
		ram_block3a_6.port_b_write_enable_clock = "clock1",
		ram_block3a_6.ram_block_type = "AUTO",
		ram_block3a_6.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_7portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_7portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_7.clk0_core_clock_enable = "ena0",
		ram_block3a_7.clk0_input_clock_enable = "none",
		ram_block3a_7.clk1_core_clock_enable = "ena1",
		ram_block3a_7.clk1_input_clock_enable = "none",
		ram_block3a_7.connectivity_checking = "OFF",
		ram_block3a_7.init_file = "../../src/core/default_text.mif",
		ram_block3a_7.init_file_layout = "port_a",
		ram_block3a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_7.operation_mode = "bidir_dual_port",
		ram_block3a_7.port_a_address_width = 13,
		ram_block3a_7.port_a_data_out_clear = "none",
		ram_block3a_7.port_a_data_width = 1,
		ram_block3a_7.port_a_first_address = 0,
		ram_block3a_7.port_a_first_bit_number = 7,
		ram_block3a_7.port_a_last_address = 8191,
		ram_block3a_7.port_a_logical_ram_depth = 16384,
		ram_block3a_7.port_a_logical_ram_width = 32,
		ram_block3a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_address_clock = "clock1",
		ram_block3a_7.port_b_address_width = 13,
		ram_block3a_7.port_b_data_in_clock = "clock1",
		ram_block3a_7.port_b_data_out_clear = "none",
		ram_block3a_7.port_b_data_width = 1,
		ram_block3a_7.port_b_first_address = 0,
		ram_block3a_7.port_b_first_bit_number = 7,
		ram_block3a_7.port_b_last_address = 8191,
		ram_block3a_7.port_b_logical_ram_depth = 16384,
		ram_block3a_7.port_b_logical_ram_width = 32,
		ram_block3a_7.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_read_enable_clock = "clock1",
		ram_block3a_7.port_b_write_enable_clock = "clock1",
		ram_block3a_7.ram_block_type = "AUTO",
		ram_block3a_7.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_8portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_8portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_8.clk0_core_clock_enable = "ena0",
		ram_block3a_8.clk0_input_clock_enable = "none",
		ram_block3a_8.clk1_core_clock_enable = "ena1",
		ram_block3a_8.clk1_input_clock_enable = "none",
		ram_block3a_8.connectivity_checking = "OFF",
		ram_block3a_8.init_file = "../../src/core/default_text.mif",
		ram_block3a_8.init_file_layout = "port_a",
		ram_block3a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_8.operation_mode = "bidir_dual_port",
		ram_block3a_8.port_a_address_width = 13,
		ram_block3a_8.port_a_data_out_clear = "none",
		ram_block3a_8.port_a_data_width = 1,
		ram_block3a_8.port_a_first_address = 0,
		ram_block3a_8.port_a_first_bit_number = 8,
		ram_block3a_8.port_a_last_address = 8191,
		ram_block3a_8.port_a_logical_ram_depth = 16384,
		ram_block3a_8.port_a_logical_ram_width = 32,
		ram_block3a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_address_clock = "clock1",
		ram_block3a_8.port_b_address_width = 13,
		ram_block3a_8.port_b_data_in_clock = "clock1",
		ram_block3a_8.port_b_data_out_clear = "none",
		ram_block3a_8.port_b_data_width = 1,
		ram_block3a_8.port_b_first_address = 0,
		ram_block3a_8.port_b_first_bit_number = 8,
		ram_block3a_8.port_b_last_address = 8191,
		ram_block3a_8.port_b_logical_ram_depth = 16384,
		ram_block3a_8.port_b_logical_ram_width = 32,
		ram_block3a_8.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_read_enable_clock = "clock1",
		ram_block3a_8.port_b_write_enable_clock = "clock1",
		ram_block3a_8.ram_block_type = "AUTO",
		ram_block3a_8.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_9portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_9portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_9.clk0_core_clock_enable = "ena0",
		ram_block3a_9.clk0_input_clock_enable = "none",
		ram_block3a_9.clk1_core_clock_enable = "ena1",
		ram_block3a_9.clk1_input_clock_enable = "none",
		ram_block3a_9.connectivity_checking = "OFF",
		ram_block3a_9.init_file = "../../src/core/default_text.mif",
		ram_block3a_9.init_file_layout = "port_a",
		ram_block3a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_9.operation_mode = "bidir_dual_port",
		ram_block3a_9.port_a_address_width = 13,
		ram_block3a_9.port_a_data_out_clear = "none",
		ram_block3a_9.port_a_data_width = 1,
		ram_block3a_9.port_a_first_address = 0,
		ram_block3a_9.port_a_first_bit_number = 9,
		ram_block3a_9.port_a_last_address = 8191,
		ram_block3a_9.port_a_logical_ram_depth = 16384,
		ram_block3a_9.port_a_logical_ram_width = 32,
		ram_block3a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_address_clock = "clock1",
		ram_block3a_9.port_b_address_width = 13,
		ram_block3a_9.port_b_data_in_clock = "clock1",
		ram_block3a_9.port_b_data_out_clear = "none",
		ram_block3a_9.port_b_data_width = 1,
		ram_block3a_9.port_b_first_address = 0,
		ram_block3a_9.port_b_first_bit_number = 9,
		ram_block3a_9.port_b_last_address = 8191,
		ram_block3a_9.port_b_logical_ram_depth = 16384,
		ram_block3a_9.port_b_logical_ram_width = 32,
		ram_block3a_9.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_read_enable_clock = "clock1",
		ram_block3a_9.port_b_write_enable_clock = "clock1",
		ram_block3a_9.ram_block_type = "AUTO",
		ram_block3a_9.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_10portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_10portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_10.clk0_core_clock_enable = "ena0",
		ram_block3a_10.clk0_input_clock_enable = "none",
		ram_block3a_10.clk1_core_clock_enable = "ena1",
		ram_block3a_10.clk1_input_clock_enable = "none",
		ram_block3a_10.connectivity_checking = "OFF",
		ram_block3a_10.init_file = "../../src/core/default_text.mif",
		ram_block3a_10.init_file_layout = "port_a",
		ram_block3a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_10.operation_mode = "bidir_dual_port",
		ram_block3a_10.port_a_address_width = 13,
		ram_block3a_10.port_a_data_out_clear = "none",
		ram_block3a_10.port_a_data_width = 1,
		ram_block3a_10.port_a_first_address = 0,
		ram_block3a_10.port_a_first_bit_number = 10,
		ram_block3a_10.port_a_last_address = 8191,
		ram_block3a_10.port_a_logical_ram_depth = 16384,
		ram_block3a_10.port_a_logical_ram_width = 32,
		ram_block3a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_address_clock = "clock1",
		ram_block3a_10.port_b_address_width = 13,
		ram_block3a_10.port_b_data_in_clock = "clock1",
		ram_block3a_10.port_b_data_out_clear = "none",
		ram_block3a_10.port_b_data_width = 1,
		ram_block3a_10.port_b_first_address = 0,
		ram_block3a_10.port_b_first_bit_number = 10,
		ram_block3a_10.port_b_last_address = 8191,
		ram_block3a_10.port_b_logical_ram_depth = 16384,
		ram_block3a_10.port_b_logical_ram_width = 32,
		ram_block3a_10.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_read_enable_clock = "clock1",
		ram_block3a_10.port_b_write_enable_clock = "clock1",
		ram_block3a_10.ram_block_type = "AUTO",
		ram_block3a_10.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_11portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_11portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_11.clk0_core_clock_enable = "ena0",
		ram_block3a_11.clk0_input_clock_enable = "none",
		ram_block3a_11.clk1_core_clock_enable = "ena1",
		ram_block3a_11.clk1_input_clock_enable = "none",
		ram_block3a_11.connectivity_checking = "OFF",
		ram_block3a_11.init_file = "../../src/core/default_text.mif",
		ram_block3a_11.init_file_layout = "port_a",
		ram_block3a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_11.operation_mode = "bidir_dual_port",
		ram_block3a_11.port_a_address_width = 13,
		ram_block3a_11.port_a_data_out_clear = "none",
		ram_block3a_11.port_a_data_width = 1,
		ram_block3a_11.port_a_first_address = 0,
		ram_block3a_11.port_a_first_bit_number = 11,
		ram_block3a_11.port_a_last_address = 8191,
		ram_block3a_11.port_a_logical_ram_depth = 16384,
		ram_block3a_11.port_a_logical_ram_width = 32,
		ram_block3a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_address_clock = "clock1",
		ram_block3a_11.port_b_address_width = 13,
		ram_block3a_11.port_b_data_in_clock = "clock1",
		ram_block3a_11.port_b_data_out_clear = "none",
		ram_block3a_11.port_b_data_width = 1,
		ram_block3a_11.port_b_first_address = 0,
		ram_block3a_11.port_b_first_bit_number = 11,
		ram_block3a_11.port_b_last_address = 8191,
		ram_block3a_11.port_b_logical_ram_depth = 16384,
		ram_block3a_11.port_b_logical_ram_width = 32,
		ram_block3a_11.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_read_enable_clock = "clock1",
		ram_block3a_11.port_b_write_enable_clock = "clock1",
		ram_block3a_11.ram_block_type = "AUTO",
		ram_block3a_11.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_12portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_12portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_12.clk0_core_clock_enable = "ena0",
		ram_block3a_12.clk0_input_clock_enable = "none",
		ram_block3a_12.clk1_core_clock_enable = "ena1",
		ram_block3a_12.clk1_input_clock_enable = "none",
		ram_block3a_12.connectivity_checking = "OFF",
		ram_block3a_12.init_file = "../../src/core/default_text.mif",
		ram_block3a_12.init_file_layout = "port_a",
		ram_block3a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_12.operation_mode = "bidir_dual_port",
		ram_block3a_12.port_a_address_width = 13,
		ram_block3a_12.port_a_data_out_clear = "none",
		ram_block3a_12.port_a_data_width = 1,
		ram_block3a_12.port_a_first_address = 0,
		ram_block3a_12.port_a_first_bit_number = 12,
		ram_block3a_12.port_a_last_address = 8191,
		ram_block3a_12.port_a_logical_ram_depth = 16384,
		ram_block3a_12.port_a_logical_ram_width = 32,
		ram_block3a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_address_clock = "clock1",
		ram_block3a_12.port_b_address_width = 13,
		ram_block3a_12.port_b_data_in_clock = "clock1",
		ram_block3a_12.port_b_data_out_clear = "none",
		ram_block3a_12.port_b_data_width = 1,
		ram_block3a_12.port_b_first_address = 0,
		ram_block3a_12.port_b_first_bit_number = 12,
		ram_block3a_12.port_b_last_address = 8191,
		ram_block3a_12.port_b_logical_ram_depth = 16384,
		ram_block3a_12.port_b_logical_ram_width = 32,
		ram_block3a_12.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_read_enable_clock = "clock1",
		ram_block3a_12.port_b_write_enable_clock = "clock1",
		ram_block3a_12.ram_block_type = "AUTO",
		ram_block3a_12.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_13portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_13portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_13.clk0_core_clock_enable = "ena0",
		ram_block3a_13.clk0_input_clock_enable = "none",
		ram_block3a_13.clk1_core_clock_enable = "ena1",
		ram_block3a_13.clk1_input_clock_enable = "none",
		ram_block3a_13.connectivity_checking = "OFF",
		ram_block3a_13.init_file = "../../src/core/default_text.mif",
		ram_block3a_13.init_file_layout = "port_a",
		ram_block3a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_13.operation_mode = "bidir_dual_port",
		ram_block3a_13.port_a_address_width = 13,
		ram_block3a_13.port_a_data_out_clear = "none",
		ram_block3a_13.port_a_data_width = 1,
		ram_block3a_13.port_a_first_address = 0,
		ram_block3a_13.port_a_first_bit_number = 13,
		ram_block3a_13.port_a_last_address = 8191,
		ram_block3a_13.port_a_logical_ram_depth = 16384,
		ram_block3a_13.port_a_logical_ram_width = 32,
		ram_block3a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_address_clock = "clock1",
		ram_block3a_13.port_b_address_width = 13,
		ram_block3a_13.port_b_data_in_clock = "clock1",
		ram_block3a_13.port_b_data_out_clear = "none",
		ram_block3a_13.port_b_data_width = 1,
		ram_block3a_13.port_b_first_address = 0,
		ram_block3a_13.port_b_first_bit_number = 13,
		ram_block3a_13.port_b_last_address = 8191,
		ram_block3a_13.port_b_logical_ram_depth = 16384,
		ram_block3a_13.port_b_logical_ram_width = 32,
		ram_block3a_13.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_read_enable_clock = "clock1",
		ram_block3a_13.port_b_write_enable_clock = "clock1",
		ram_block3a_13.ram_block_type = "AUTO",
		ram_block3a_13.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_14portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_14portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_14.clk0_core_clock_enable = "ena0",
		ram_block3a_14.clk0_input_clock_enable = "none",
		ram_block3a_14.clk1_core_clock_enable = "ena1",
		ram_block3a_14.clk1_input_clock_enable = "none",
		ram_block3a_14.connectivity_checking = "OFF",
		ram_block3a_14.init_file = "../../src/core/default_text.mif",
		ram_block3a_14.init_file_layout = "port_a",
		ram_block3a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_14.operation_mode = "bidir_dual_port",
		ram_block3a_14.port_a_address_width = 13,
		ram_block3a_14.port_a_data_out_clear = "none",
		ram_block3a_14.port_a_data_width = 1,
		ram_block3a_14.port_a_first_address = 0,
		ram_block3a_14.port_a_first_bit_number = 14,
		ram_block3a_14.port_a_last_address = 8191,
		ram_block3a_14.port_a_logical_ram_depth = 16384,
		ram_block3a_14.port_a_logical_ram_width = 32,
		ram_block3a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_address_clock = "clock1",
		ram_block3a_14.port_b_address_width = 13,
		ram_block3a_14.port_b_data_in_clock = "clock1",
		ram_block3a_14.port_b_data_out_clear = "none",
		ram_block3a_14.port_b_data_width = 1,
		ram_block3a_14.port_b_first_address = 0,
		ram_block3a_14.port_b_first_bit_number = 14,
		ram_block3a_14.port_b_last_address = 8191,
		ram_block3a_14.port_b_logical_ram_depth = 16384,
		ram_block3a_14.port_b_logical_ram_width = 32,
		ram_block3a_14.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_read_enable_clock = "clock1",
		ram_block3a_14.port_b_write_enable_clock = "clock1",
		ram_block3a_14.ram_block_type = "AUTO",
		ram_block3a_14.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_15portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_15portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_15.clk0_core_clock_enable = "ena0",
		ram_block3a_15.clk0_input_clock_enable = "none",
		ram_block3a_15.clk1_core_clock_enable = "ena1",
		ram_block3a_15.clk1_input_clock_enable = "none",
		ram_block3a_15.connectivity_checking = "OFF",
		ram_block3a_15.init_file = "../../src/core/default_text.mif",
		ram_block3a_15.init_file_layout = "port_a",
		ram_block3a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_15.operation_mode = "bidir_dual_port",
		ram_block3a_15.port_a_address_width = 13,
		ram_block3a_15.port_a_data_out_clear = "none",
		ram_block3a_15.port_a_data_width = 1,
		ram_block3a_15.port_a_first_address = 0,
		ram_block3a_15.port_a_first_bit_number = 15,
		ram_block3a_15.port_a_last_address = 8191,
		ram_block3a_15.port_a_logical_ram_depth = 16384,
		ram_block3a_15.port_a_logical_ram_width = 32,
		ram_block3a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_address_clock = "clock1",
		ram_block3a_15.port_b_address_width = 13,
		ram_block3a_15.port_b_data_in_clock = "clock1",
		ram_block3a_15.port_b_data_out_clear = "none",
		ram_block3a_15.port_b_data_width = 1,
		ram_block3a_15.port_b_first_address = 0,
		ram_block3a_15.port_b_first_bit_number = 15,
		ram_block3a_15.port_b_last_address = 8191,
		ram_block3a_15.port_b_logical_ram_depth = 16384,
		ram_block3a_15.port_b_logical_ram_width = 32,
		ram_block3a_15.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_read_enable_clock = "clock1",
		ram_block3a_15.port_b_write_enable_clock = "clock1",
		ram_block3a_15.ram_block_type = "AUTO",
		ram_block3a_15.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_16portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_16portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_16.clk0_core_clock_enable = "ena0",
		ram_block3a_16.clk0_input_clock_enable = "none",
		ram_block3a_16.clk1_core_clock_enable = "ena1",
		ram_block3a_16.clk1_input_clock_enable = "none",
		ram_block3a_16.connectivity_checking = "OFF",
		ram_block3a_16.init_file = "../../src/core/default_text.mif",
		ram_block3a_16.init_file_layout = "port_a",
		ram_block3a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_16.operation_mode = "bidir_dual_port",
		ram_block3a_16.port_a_address_width = 13,
		ram_block3a_16.port_a_data_out_clear = "none",
		ram_block3a_16.port_a_data_width = 1,
		ram_block3a_16.port_a_first_address = 0,
		ram_block3a_16.port_a_first_bit_number = 16,
		ram_block3a_16.port_a_last_address = 8191,
		ram_block3a_16.port_a_logical_ram_depth = 16384,
		ram_block3a_16.port_a_logical_ram_width = 32,
		ram_block3a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_address_clock = "clock1",
		ram_block3a_16.port_b_address_width = 13,
		ram_block3a_16.port_b_data_in_clock = "clock1",
		ram_block3a_16.port_b_data_out_clear = "none",
		ram_block3a_16.port_b_data_width = 1,
		ram_block3a_16.port_b_first_address = 0,
		ram_block3a_16.port_b_first_bit_number = 16,
		ram_block3a_16.port_b_last_address = 8191,
		ram_block3a_16.port_b_logical_ram_depth = 16384,
		ram_block3a_16.port_b_logical_ram_width = 32,
		ram_block3a_16.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_read_enable_clock = "clock1",
		ram_block3a_16.port_b_write_enable_clock = "clock1",
		ram_block3a_16.ram_block_type = "AUTO",
		ram_block3a_16.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_17portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_17portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_17.clk0_core_clock_enable = "ena0",
		ram_block3a_17.clk0_input_clock_enable = "none",
		ram_block3a_17.clk1_core_clock_enable = "ena1",
		ram_block3a_17.clk1_input_clock_enable = "none",
		ram_block3a_17.connectivity_checking = "OFF",
		ram_block3a_17.init_file = "../../src/core/default_text.mif",
		ram_block3a_17.init_file_layout = "port_a",
		ram_block3a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_17.operation_mode = "bidir_dual_port",
		ram_block3a_17.port_a_address_width = 13,
		ram_block3a_17.port_a_data_out_clear = "none",
		ram_block3a_17.port_a_data_width = 1,
		ram_block3a_17.port_a_first_address = 0,
		ram_block3a_17.port_a_first_bit_number = 17,
		ram_block3a_17.port_a_last_address = 8191,
		ram_block3a_17.port_a_logical_ram_depth = 16384,
		ram_block3a_17.port_a_logical_ram_width = 32,
		ram_block3a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_address_clock = "clock1",
		ram_block3a_17.port_b_address_width = 13,
		ram_block3a_17.port_b_data_in_clock = "clock1",
		ram_block3a_17.port_b_data_out_clear = "none",
		ram_block3a_17.port_b_data_width = 1,
		ram_block3a_17.port_b_first_address = 0,
		ram_block3a_17.port_b_first_bit_number = 17,
		ram_block3a_17.port_b_last_address = 8191,
		ram_block3a_17.port_b_logical_ram_depth = 16384,
		ram_block3a_17.port_b_logical_ram_width = 32,
		ram_block3a_17.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_read_enable_clock = "clock1",
		ram_block3a_17.port_b_write_enable_clock = "clock1",
		ram_block3a_17.ram_block_type = "AUTO",
		ram_block3a_17.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_18portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_18portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_18.clk0_core_clock_enable = "ena0",
		ram_block3a_18.clk0_input_clock_enable = "none",
		ram_block3a_18.clk1_core_clock_enable = "ena1",
		ram_block3a_18.clk1_input_clock_enable = "none",
		ram_block3a_18.connectivity_checking = "OFF",
		ram_block3a_18.init_file = "../../src/core/default_text.mif",
		ram_block3a_18.init_file_layout = "port_a",
		ram_block3a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_18.operation_mode = "bidir_dual_port",
		ram_block3a_18.port_a_address_width = 13,
		ram_block3a_18.port_a_data_out_clear = "none",
		ram_block3a_18.port_a_data_width = 1,
		ram_block3a_18.port_a_first_address = 0,
		ram_block3a_18.port_a_first_bit_number = 18,
		ram_block3a_18.port_a_last_address = 8191,
		ram_block3a_18.port_a_logical_ram_depth = 16384,
		ram_block3a_18.port_a_logical_ram_width = 32,
		ram_block3a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_address_clock = "clock1",
		ram_block3a_18.port_b_address_width = 13,
		ram_block3a_18.port_b_data_in_clock = "clock1",
		ram_block3a_18.port_b_data_out_clear = "none",
		ram_block3a_18.port_b_data_width = 1,
		ram_block3a_18.port_b_first_address = 0,
		ram_block3a_18.port_b_first_bit_number = 18,
		ram_block3a_18.port_b_last_address = 8191,
		ram_block3a_18.port_b_logical_ram_depth = 16384,
		ram_block3a_18.port_b_logical_ram_width = 32,
		ram_block3a_18.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_read_enable_clock = "clock1",
		ram_block3a_18.port_b_write_enable_clock = "clock1",
		ram_block3a_18.ram_block_type = "AUTO",
		ram_block3a_18.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_19portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_19portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_19.clk0_core_clock_enable = "ena0",
		ram_block3a_19.clk0_input_clock_enable = "none",
		ram_block3a_19.clk1_core_clock_enable = "ena1",
		ram_block3a_19.clk1_input_clock_enable = "none",
		ram_block3a_19.connectivity_checking = "OFF",
		ram_block3a_19.init_file = "../../src/core/default_text.mif",
		ram_block3a_19.init_file_layout = "port_a",
		ram_block3a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_19.operation_mode = "bidir_dual_port",
		ram_block3a_19.port_a_address_width = 13,
		ram_block3a_19.port_a_data_out_clear = "none",
		ram_block3a_19.port_a_data_width = 1,
		ram_block3a_19.port_a_first_address = 0,
		ram_block3a_19.port_a_first_bit_number = 19,
		ram_block3a_19.port_a_last_address = 8191,
		ram_block3a_19.port_a_logical_ram_depth = 16384,
		ram_block3a_19.port_a_logical_ram_width = 32,
		ram_block3a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_address_clock = "clock1",
		ram_block3a_19.port_b_address_width = 13,
		ram_block3a_19.port_b_data_in_clock = "clock1",
		ram_block3a_19.port_b_data_out_clear = "none",
		ram_block3a_19.port_b_data_width = 1,
		ram_block3a_19.port_b_first_address = 0,
		ram_block3a_19.port_b_first_bit_number = 19,
		ram_block3a_19.port_b_last_address = 8191,
		ram_block3a_19.port_b_logical_ram_depth = 16384,
		ram_block3a_19.port_b_logical_ram_width = 32,
		ram_block3a_19.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_read_enable_clock = "clock1",
		ram_block3a_19.port_b_write_enable_clock = "clock1",
		ram_block3a_19.ram_block_type = "AUTO",
		ram_block3a_19.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_20portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_20portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_20.clk0_core_clock_enable = "ena0",
		ram_block3a_20.clk0_input_clock_enable = "none",
		ram_block3a_20.clk1_core_clock_enable = "ena1",
		ram_block3a_20.clk1_input_clock_enable = "none",
		ram_block3a_20.connectivity_checking = "OFF",
		ram_block3a_20.init_file = "../../src/core/default_text.mif",
		ram_block3a_20.init_file_layout = "port_a",
		ram_block3a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_20.operation_mode = "bidir_dual_port",
		ram_block3a_20.port_a_address_width = 13,
		ram_block3a_20.port_a_data_out_clear = "none",
		ram_block3a_20.port_a_data_width = 1,
		ram_block3a_20.port_a_first_address = 0,
		ram_block3a_20.port_a_first_bit_number = 20,
		ram_block3a_20.port_a_last_address = 8191,
		ram_block3a_20.port_a_logical_ram_depth = 16384,
		ram_block3a_20.port_a_logical_ram_width = 32,
		ram_block3a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_address_clock = "clock1",
		ram_block3a_20.port_b_address_width = 13,
		ram_block3a_20.port_b_data_in_clock = "clock1",
		ram_block3a_20.port_b_data_out_clear = "none",
		ram_block3a_20.port_b_data_width = 1,
		ram_block3a_20.port_b_first_address = 0,
		ram_block3a_20.port_b_first_bit_number = 20,
		ram_block3a_20.port_b_last_address = 8191,
		ram_block3a_20.port_b_logical_ram_depth = 16384,
		ram_block3a_20.port_b_logical_ram_width = 32,
		ram_block3a_20.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_read_enable_clock = "clock1",
		ram_block3a_20.port_b_write_enable_clock = "clock1",
		ram_block3a_20.ram_block_type = "AUTO",
		ram_block3a_20.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_21portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_21portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_21.clk0_core_clock_enable = "ena0",
		ram_block3a_21.clk0_input_clock_enable = "none",
		ram_block3a_21.clk1_core_clock_enable = "ena1",
		ram_block3a_21.clk1_input_clock_enable = "none",
		ram_block3a_21.connectivity_checking = "OFF",
		ram_block3a_21.init_file = "../../src/core/default_text.mif",
		ram_block3a_21.init_file_layout = "port_a",
		ram_block3a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_21.operation_mode = "bidir_dual_port",
		ram_block3a_21.port_a_address_width = 13,
		ram_block3a_21.port_a_data_out_clear = "none",
		ram_block3a_21.port_a_data_width = 1,
		ram_block3a_21.port_a_first_address = 0,
		ram_block3a_21.port_a_first_bit_number = 21,
		ram_block3a_21.port_a_last_address = 8191,
		ram_block3a_21.port_a_logical_ram_depth = 16384,
		ram_block3a_21.port_a_logical_ram_width = 32,
		ram_block3a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_address_clock = "clock1",
		ram_block3a_21.port_b_address_width = 13,
		ram_block3a_21.port_b_data_in_clock = "clock1",
		ram_block3a_21.port_b_data_out_clear = "none",
		ram_block3a_21.port_b_data_width = 1,
		ram_block3a_21.port_b_first_address = 0,
		ram_block3a_21.port_b_first_bit_number = 21,
		ram_block3a_21.port_b_last_address = 8191,
		ram_block3a_21.port_b_logical_ram_depth = 16384,
		ram_block3a_21.port_b_logical_ram_width = 32,
		ram_block3a_21.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_read_enable_clock = "clock1",
		ram_block3a_21.port_b_write_enable_clock = "clock1",
		ram_block3a_21.ram_block_type = "AUTO",
		ram_block3a_21.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_22portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_22portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_22.clk0_core_clock_enable = "ena0",
		ram_block3a_22.clk0_input_clock_enable = "none",
		ram_block3a_22.clk1_core_clock_enable = "ena1",
		ram_block3a_22.clk1_input_clock_enable = "none",
		ram_block3a_22.connectivity_checking = "OFF",
		ram_block3a_22.init_file = "../../src/core/default_text.mif",
		ram_block3a_22.init_file_layout = "port_a",
		ram_block3a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_22.operation_mode = "bidir_dual_port",
		ram_block3a_22.port_a_address_width = 13,
		ram_block3a_22.port_a_data_out_clear = "none",
		ram_block3a_22.port_a_data_width = 1,
		ram_block3a_22.port_a_first_address = 0,
		ram_block3a_22.port_a_first_bit_number = 22,
		ram_block3a_22.port_a_last_address = 8191,
		ram_block3a_22.port_a_logical_ram_depth = 16384,
		ram_block3a_22.port_a_logical_ram_width = 32,
		ram_block3a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_address_clock = "clock1",
		ram_block3a_22.port_b_address_width = 13,
		ram_block3a_22.port_b_data_in_clock = "clock1",
		ram_block3a_22.port_b_data_out_clear = "none",
		ram_block3a_22.port_b_data_width = 1,
		ram_block3a_22.port_b_first_address = 0,
		ram_block3a_22.port_b_first_bit_number = 22,
		ram_block3a_22.port_b_last_address = 8191,
		ram_block3a_22.port_b_logical_ram_depth = 16384,
		ram_block3a_22.port_b_logical_ram_width = 32,
		ram_block3a_22.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_read_enable_clock = "clock1",
		ram_block3a_22.port_b_write_enable_clock = "clock1",
		ram_block3a_22.ram_block_type = "AUTO",
		ram_block3a_22.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_23portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_23portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_23.clk0_core_clock_enable = "ena0",
		ram_block3a_23.clk0_input_clock_enable = "none",
		ram_block3a_23.clk1_core_clock_enable = "ena1",
		ram_block3a_23.clk1_input_clock_enable = "none",
		ram_block3a_23.connectivity_checking = "OFF",
		ram_block3a_23.init_file = "../../src/core/default_text.mif",
		ram_block3a_23.init_file_layout = "port_a",
		ram_block3a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_23.operation_mode = "bidir_dual_port",
		ram_block3a_23.port_a_address_width = 13,
		ram_block3a_23.port_a_data_out_clear = "none",
		ram_block3a_23.port_a_data_width = 1,
		ram_block3a_23.port_a_first_address = 0,
		ram_block3a_23.port_a_first_bit_number = 23,
		ram_block3a_23.port_a_last_address = 8191,
		ram_block3a_23.port_a_logical_ram_depth = 16384,
		ram_block3a_23.port_a_logical_ram_width = 32,
		ram_block3a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_address_clock = "clock1",
		ram_block3a_23.port_b_address_width = 13,
		ram_block3a_23.port_b_data_in_clock = "clock1",
		ram_block3a_23.port_b_data_out_clear = "none",
		ram_block3a_23.port_b_data_width = 1,
		ram_block3a_23.port_b_first_address = 0,
		ram_block3a_23.port_b_first_bit_number = 23,
		ram_block3a_23.port_b_last_address = 8191,
		ram_block3a_23.port_b_logical_ram_depth = 16384,
		ram_block3a_23.port_b_logical_ram_width = 32,
		ram_block3a_23.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_read_enable_clock = "clock1",
		ram_block3a_23.port_b_write_enable_clock = "clock1",
		ram_block3a_23.ram_block_type = "AUTO",
		ram_block3a_23.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[24]}),
	.portadataout(wire_ram_block3a_24portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[24]}),
	.portbdataout(wire_ram_block3a_24portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_24.clk0_core_clock_enable = "ena0",
		ram_block3a_24.clk0_input_clock_enable = "none",
		ram_block3a_24.clk1_core_clock_enable = "ena1",
		ram_block3a_24.clk1_input_clock_enable = "none",
		ram_block3a_24.connectivity_checking = "OFF",
		ram_block3a_24.init_file = "../../src/core/default_text.mif",
		ram_block3a_24.init_file_layout = "port_a",
		ram_block3a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_24.operation_mode = "bidir_dual_port",
		ram_block3a_24.port_a_address_width = 13,
		ram_block3a_24.port_a_data_out_clear = "none",
		ram_block3a_24.port_a_data_width = 1,
		ram_block3a_24.port_a_first_address = 0,
		ram_block3a_24.port_a_first_bit_number = 24,
		ram_block3a_24.port_a_last_address = 8191,
		ram_block3a_24.port_a_logical_ram_depth = 16384,
		ram_block3a_24.port_a_logical_ram_width = 32,
		ram_block3a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_address_clock = "clock1",
		ram_block3a_24.port_b_address_width = 13,
		ram_block3a_24.port_b_data_in_clock = "clock1",
		ram_block3a_24.port_b_data_out_clear = "none",
		ram_block3a_24.port_b_data_width = 1,
		ram_block3a_24.port_b_first_address = 0,
		ram_block3a_24.port_b_first_bit_number = 24,
		ram_block3a_24.port_b_last_address = 8191,
		ram_block3a_24.port_b_logical_ram_depth = 16384,
		ram_block3a_24.port_b_logical_ram_width = 32,
		ram_block3a_24.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_read_enable_clock = "clock1",
		ram_block3a_24.port_b_write_enable_clock = "clock1",
		ram_block3a_24.ram_block_type = "AUTO",
		ram_block3a_24.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[25]}),
	.portadataout(wire_ram_block3a_25portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[25]}),
	.portbdataout(wire_ram_block3a_25portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_25.clk0_core_clock_enable = "ena0",
		ram_block3a_25.clk0_input_clock_enable = "none",
		ram_block3a_25.clk1_core_clock_enable = "ena1",
		ram_block3a_25.clk1_input_clock_enable = "none",
		ram_block3a_25.connectivity_checking = "OFF",
		ram_block3a_25.init_file = "../../src/core/default_text.mif",
		ram_block3a_25.init_file_layout = "port_a",
		ram_block3a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_25.operation_mode = "bidir_dual_port",
		ram_block3a_25.port_a_address_width = 13,
		ram_block3a_25.port_a_data_out_clear = "none",
		ram_block3a_25.port_a_data_width = 1,
		ram_block3a_25.port_a_first_address = 0,
		ram_block3a_25.port_a_first_bit_number = 25,
		ram_block3a_25.port_a_last_address = 8191,
		ram_block3a_25.port_a_logical_ram_depth = 16384,
		ram_block3a_25.port_a_logical_ram_width = 32,
		ram_block3a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_address_clock = "clock1",
		ram_block3a_25.port_b_address_width = 13,
		ram_block3a_25.port_b_data_in_clock = "clock1",
		ram_block3a_25.port_b_data_out_clear = "none",
		ram_block3a_25.port_b_data_width = 1,
		ram_block3a_25.port_b_first_address = 0,
		ram_block3a_25.port_b_first_bit_number = 25,
		ram_block3a_25.port_b_last_address = 8191,
		ram_block3a_25.port_b_logical_ram_depth = 16384,
		ram_block3a_25.port_b_logical_ram_width = 32,
		ram_block3a_25.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_read_enable_clock = "clock1",
		ram_block3a_25.port_b_write_enable_clock = "clock1",
		ram_block3a_25.ram_block_type = "AUTO",
		ram_block3a_25.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[26]}),
	.portadataout(wire_ram_block3a_26portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[26]}),
	.portbdataout(wire_ram_block3a_26portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_26.clk0_core_clock_enable = "ena0",
		ram_block3a_26.clk0_input_clock_enable = "none",
		ram_block3a_26.clk1_core_clock_enable = "ena1",
		ram_block3a_26.clk1_input_clock_enable = "none",
		ram_block3a_26.connectivity_checking = "OFF",
		ram_block3a_26.init_file = "../../src/core/default_text.mif",
		ram_block3a_26.init_file_layout = "port_a",
		ram_block3a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_26.operation_mode = "bidir_dual_port",
		ram_block3a_26.port_a_address_width = 13,
		ram_block3a_26.port_a_data_out_clear = "none",
		ram_block3a_26.port_a_data_width = 1,
		ram_block3a_26.port_a_first_address = 0,
		ram_block3a_26.port_a_first_bit_number = 26,
		ram_block3a_26.port_a_last_address = 8191,
		ram_block3a_26.port_a_logical_ram_depth = 16384,
		ram_block3a_26.port_a_logical_ram_width = 32,
		ram_block3a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_address_clock = "clock1",
		ram_block3a_26.port_b_address_width = 13,
		ram_block3a_26.port_b_data_in_clock = "clock1",
		ram_block3a_26.port_b_data_out_clear = "none",
		ram_block3a_26.port_b_data_width = 1,
		ram_block3a_26.port_b_first_address = 0,
		ram_block3a_26.port_b_first_bit_number = 26,
		ram_block3a_26.port_b_last_address = 8191,
		ram_block3a_26.port_b_logical_ram_depth = 16384,
		ram_block3a_26.port_b_logical_ram_width = 32,
		ram_block3a_26.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_read_enable_clock = "clock1",
		ram_block3a_26.port_b_write_enable_clock = "clock1",
		ram_block3a_26.ram_block_type = "AUTO",
		ram_block3a_26.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[27]}),
	.portadataout(wire_ram_block3a_27portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[27]}),
	.portbdataout(wire_ram_block3a_27portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_27.clk0_core_clock_enable = "ena0",
		ram_block3a_27.clk0_input_clock_enable = "none",
		ram_block3a_27.clk1_core_clock_enable = "ena1",
		ram_block3a_27.clk1_input_clock_enable = "none",
		ram_block3a_27.connectivity_checking = "OFF",
		ram_block3a_27.init_file = "../../src/core/default_text.mif",
		ram_block3a_27.init_file_layout = "port_a",
		ram_block3a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_27.operation_mode = "bidir_dual_port",
		ram_block3a_27.port_a_address_width = 13,
		ram_block3a_27.port_a_data_out_clear = "none",
		ram_block3a_27.port_a_data_width = 1,
		ram_block3a_27.port_a_first_address = 0,
		ram_block3a_27.port_a_first_bit_number = 27,
		ram_block3a_27.port_a_last_address = 8191,
		ram_block3a_27.port_a_logical_ram_depth = 16384,
		ram_block3a_27.port_a_logical_ram_width = 32,
		ram_block3a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_address_clock = "clock1",
		ram_block3a_27.port_b_address_width = 13,
		ram_block3a_27.port_b_data_in_clock = "clock1",
		ram_block3a_27.port_b_data_out_clear = "none",
		ram_block3a_27.port_b_data_width = 1,
		ram_block3a_27.port_b_first_address = 0,
		ram_block3a_27.port_b_first_bit_number = 27,
		ram_block3a_27.port_b_last_address = 8191,
		ram_block3a_27.port_b_logical_ram_depth = 16384,
		ram_block3a_27.port_b_logical_ram_width = 32,
		ram_block3a_27.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_read_enable_clock = "clock1",
		ram_block3a_27.port_b_write_enable_clock = "clock1",
		ram_block3a_27.ram_block_type = "AUTO",
		ram_block3a_27.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[28]}),
	.portadataout(wire_ram_block3a_28portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[28]}),
	.portbdataout(wire_ram_block3a_28portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_28.clk0_core_clock_enable = "ena0",
		ram_block3a_28.clk0_input_clock_enable = "none",
		ram_block3a_28.clk1_core_clock_enable = "ena1",
		ram_block3a_28.clk1_input_clock_enable = "none",
		ram_block3a_28.connectivity_checking = "OFF",
		ram_block3a_28.init_file = "../../src/core/default_text.mif",
		ram_block3a_28.init_file_layout = "port_a",
		ram_block3a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_28.operation_mode = "bidir_dual_port",
		ram_block3a_28.port_a_address_width = 13,
		ram_block3a_28.port_a_data_out_clear = "none",
		ram_block3a_28.port_a_data_width = 1,
		ram_block3a_28.port_a_first_address = 0,
		ram_block3a_28.port_a_first_bit_number = 28,
		ram_block3a_28.port_a_last_address = 8191,
		ram_block3a_28.port_a_logical_ram_depth = 16384,
		ram_block3a_28.port_a_logical_ram_width = 32,
		ram_block3a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_address_clock = "clock1",
		ram_block3a_28.port_b_address_width = 13,
		ram_block3a_28.port_b_data_in_clock = "clock1",
		ram_block3a_28.port_b_data_out_clear = "none",
		ram_block3a_28.port_b_data_width = 1,
		ram_block3a_28.port_b_first_address = 0,
		ram_block3a_28.port_b_first_bit_number = 28,
		ram_block3a_28.port_b_last_address = 8191,
		ram_block3a_28.port_b_logical_ram_depth = 16384,
		ram_block3a_28.port_b_logical_ram_width = 32,
		ram_block3a_28.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_read_enable_clock = "clock1",
		ram_block3a_28.port_b_write_enable_clock = "clock1",
		ram_block3a_28.ram_block_type = "AUTO",
		ram_block3a_28.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[29]}),
	.portadataout(wire_ram_block3a_29portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[29]}),
	.portbdataout(wire_ram_block3a_29portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_29.clk0_core_clock_enable = "ena0",
		ram_block3a_29.clk0_input_clock_enable = "none",
		ram_block3a_29.clk1_core_clock_enable = "ena1",
		ram_block3a_29.clk1_input_clock_enable = "none",
		ram_block3a_29.connectivity_checking = "OFF",
		ram_block3a_29.init_file = "../../src/core/default_text.mif",
		ram_block3a_29.init_file_layout = "port_a",
		ram_block3a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_29.operation_mode = "bidir_dual_port",
		ram_block3a_29.port_a_address_width = 13,
		ram_block3a_29.port_a_data_out_clear = "none",
		ram_block3a_29.port_a_data_width = 1,
		ram_block3a_29.port_a_first_address = 0,
		ram_block3a_29.port_a_first_bit_number = 29,
		ram_block3a_29.port_a_last_address = 8191,
		ram_block3a_29.port_a_logical_ram_depth = 16384,
		ram_block3a_29.port_a_logical_ram_width = 32,
		ram_block3a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_address_clock = "clock1",
		ram_block3a_29.port_b_address_width = 13,
		ram_block3a_29.port_b_data_in_clock = "clock1",
		ram_block3a_29.port_b_data_out_clear = "none",
		ram_block3a_29.port_b_data_width = 1,
		ram_block3a_29.port_b_first_address = 0,
		ram_block3a_29.port_b_first_bit_number = 29,
		ram_block3a_29.port_b_last_address = 8191,
		ram_block3a_29.port_b_logical_ram_depth = 16384,
		ram_block3a_29.port_b_logical_ram_width = 32,
		ram_block3a_29.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_read_enable_clock = "clock1",
		ram_block3a_29.port_b_write_enable_clock = "clock1",
		ram_block3a_29.ram_block_type = "AUTO",
		ram_block3a_29.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[30]}),
	.portadataout(wire_ram_block3a_30portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[30]}),
	.portbdataout(wire_ram_block3a_30portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_30.clk0_core_clock_enable = "ena0",
		ram_block3a_30.clk0_input_clock_enable = "none",
		ram_block3a_30.clk1_core_clock_enable = "ena1",
		ram_block3a_30.clk1_input_clock_enable = "none",
		ram_block3a_30.connectivity_checking = "OFF",
		ram_block3a_30.init_file = "../../src/core/default_text.mif",
		ram_block3a_30.init_file_layout = "port_a",
		ram_block3a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_30.operation_mode = "bidir_dual_port",
		ram_block3a_30.port_a_address_width = 13,
		ram_block3a_30.port_a_data_out_clear = "none",
		ram_block3a_30.port_a_data_width = 1,
		ram_block3a_30.port_a_first_address = 0,
		ram_block3a_30.port_a_first_bit_number = 30,
		ram_block3a_30.port_a_last_address = 8191,
		ram_block3a_30.port_a_logical_ram_depth = 16384,
		ram_block3a_30.port_a_logical_ram_width = 32,
		ram_block3a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_address_clock = "clock1",
		ram_block3a_30.port_b_address_width = 13,
		ram_block3a_30.port_b_data_in_clock = "clock1",
		ram_block3a_30.port_b_data_out_clear = "none",
		ram_block3a_30.port_b_data_width = 1,
		ram_block3a_30.port_b_first_address = 0,
		ram_block3a_30.port_b_first_bit_number = 30,
		ram_block3a_30.port_b_last_address = 8191,
		ram_block3a_30.port_b_logical_ram_depth = 16384,
		ram_block3a_30.port_b_logical_ram_width = 32,
		ram_block3a_30.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_read_enable_clock = "clock1",
		ram_block3a_30.port_b_write_enable_clock = "clock1",
		ram_block3a_30.ram_block_type = "AUTO",
		ram_block3a_30.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[31]}),
	.portadataout(wire_ram_block3a_31portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[31]}),
	.portbdataout(wire_ram_block3a_31portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_31.clk0_core_clock_enable = "ena0",
		ram_block3a_31.clk0_input_clock_enable = "none",
		ram_block3a_31.clk1_core_clock_enable = "ena1",
		ram_block3a_31.clk1_input_clock_enable = "none",
		ram_block3a_31.connectivity_checking = "OFF",
		ram_block3a_31.init_file = "../../src/core/default_text.mif",
		ram_block3a_31.init_file_layout = "port_a",
		ram_block3a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_31.operation_mode = "bidir_dual_port",
		ram_block3a_31.port_a_address_width = 13,
		ram_block3a_31.port_a_data_out_clear = "none",
		ram_block3a_31.port_a_data_width = 1,
		ram_block3a_31.port_a_first_address = 0,
		ram_block3a_31.port_a_first_bit_number = 31,
		ram_block3a_31.port_a_last_address = 8191,
		ram_block3a_31.port_a_logical_ram_depth = 16384,
		ram_block3a_31.port_a_logical_ram_width = 32,
		ram_block3a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_address_clock = "clock1",
		ram_block3a_31.port_b_address_width = 13,
		ram_block3a_31.port_b_data_in_clock = "clock1",
		ram_block3a_31.port_b_data_out_clear = "none",
		ram_block3a_31.port_b_data_width = 1,
		ram_block3a_31.port_b_first_address = 0,
		ram_block3a_31.port_b_first_bit_number = 31,
		ram_block3a_31.port_b_last_address = 8191,
		ram_block3a_31.port_b_logical_ram_depth = 16384,
		ram_block3a_31.port_b_logical_ram_width = 32,
		ram_block3a_31.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_read_enable_clock = "clock1",
		ram_block3a_31.port_b_write_enable_clock = "clock1",
		ram_block3a_31.ram_block_type = "AUTO",
		ram_block3a_31.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_32portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_32portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_32.clk0_core_clock_enable = "ena0",
		ram_block3a_32.clk0_input_clock_enable = "none",
		ram_block3a_32.clk1_core_clock_enable = "ena1",
		ram_block3a_32.clk1_input_clock_enable = "none",
		ram_block3a_32.connectivity_checking = "OFF",
		ram_block3a_32.init_file = "../../src/core/default_text.mif",
		ram_block3a_32.init_file_layout = "port_a",
		ram_block3a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_32.operation_mode = "bidir_dual_port",
		ram_block3a_32.port_a_address_width = 13,
		ram_block3a_32.port_a_data_out_clear = "none",
		ram_block3a_32.port_a_data_width = 1,
		ram_block3a_32.port_a_first_address = 8192,
		ram_block3a_32.port_a_first_bit_number = 0,
		ram_block3a_32.port_a_last_address = 16383,
		ram_block3a_32.port_a_logical_ram_depth = 16384,
		ram_block3a_32.port_a_logical_ram_width = 32,
		ram_block3a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_address_clock = "clock1",
		ram_block3a_32.port_b_address_width = 13,
		ram_block3a_32.port_b_data_in_clock = "clock1",
		ram_block3a_32.port_b_data_out_clear = "none",
		ram_block3a_32.port_b_data_width = 1,
		ram_block3a_32.port_b_first_address = 8192,
		ram_block3a_32.port_b_first_bit_number = 0,
		ram_block3a_32.port_b_last_address = 16383,
		ram_block3a_32.port_b_logical_ram_depth = 16384,
		ram_block3a_32.port_b_logical_ram_width = 32,
		ram_block3a_32.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_read_enable_clock = "clock1",
		ram_block3a_32.port_b_write_enable_clock = "clock1",
		ram_block3a_32.ram_block_type = "AUTO",
		ram_block3a_32.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_33portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_33portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_33.clk0_core_clock_enable = "ena0",
		ram_block3a_33.clk0_input_clock_enable = "none",
		ram_block3a_33.clk1_core_clock_enable = "ena1",
		ram_block3a_33.clk1_input_clock_enable = "none",
		ram_block3a_33.connectivity_checking = "OFF",
		ram_block3a_33.init_file = "../../src/core/default_text.mif",
		ram_block3a_33.init_file_layout = "port_a",
		ram_block3a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_33.operation_mode = "bidir_dual_port",
		ram_block3a_33.port_a_address_width = 13,
		ram_block3a_33.port_a_data_out_clear = "none",
		ram_block3a_33.port_a_data_width = 1,
		ram_block3a_33.port_a_first_address = 8192,
		ram_block3a_33.port_a_first_bit_number = 1,
		ram_block3a_33.port_a_last_address = 16383,
		ram_block3a_33.port_a_logical_ram_depth = 16384,
		ram_block3a_33.port_a_logical_ram_width = 32,
		ram_block3a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_address_clock = "clock1",
		ram_block3a_33.port_b_address_width = 13,
		ram_block3a_33.port_b_data_in_clock = "clock1",
		ram_block3a_33.port_b_data_out_clear = "none",
		ram_block3a_33.port_b_data_width = 1,
		ram_block3a_33.port_b_first_address = 8192,
		ram_block3a_33.port_b_first_bit_number = 1,
		ram_block3a_33.port_b_last_address = 16383,
		ram_block3a_33.port_b_logical_ram_depth = 16384,
		ram_block3a_33.port_b_logical_ram_width = 32,
		ram_block3a_33.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_read_enable_clock = "clock1",
		ram_block3a_33.port_b_write_enable_clock = "clock1",
		ram_block3a_33.ram_block_type = "AUTO",
		ram_block3a_33.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_34portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_34portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_34.clk0_core_clock_enable = "ena0",
		ram_block3a_34.clk0_input_clock_enable = "none",
		ram_block3a_34.clk1_core_clock_enable = "ena1",
		ram_block3a_34.clk1_input_clock_enable = "none",
		ram_block3a_34.connectivity_checking = "OFF",
		ram_block3a_34.init_file = "../../src/core/default_text.mif",
		ram_block3a_34.init_file_layout = "port_a",
		ram_block3a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_34.operation_mode = "bidir_dual_port",
		ram_block3a_34.port_a_address_width = 13,
		ram_block3a_34.port_a_data_out_clear = "none",
		ram_block3a_34.port_a_data_width = 1,
		ram_block3a_34.port_a_first_address = 8192,
		ram_block3a_34.port_a_first_bit_number = 2,
		ram_block3a_34.port_a_last_address = 16383,
		ram_block3a_34.port_a_logical_ram_depth = 16384,
		ram_block3a_34.port_a_logical_ram_width = 32,
		ram_block3a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_address_clock = "clock1",
		ram_block3a_34.port_b_address_width = 13,
		ram_block3a_34.port_b_data_in_clock = "clock1",
		ram_block3a_34.port_b_data_out_clear = "none",
		ram_block3a_34.port_b_data_width = 1,
		ram_block3a_34.port_b_first_address = 8192,
		ram_block3a_34.port_b_first_bit_number = 2,
		ram_block3a_34.port_b_last_address = 16383,
		ram_block3a_34.port_b_logical_ram_depth = 16384,
		ram_block3a_34.port_b_logical_ram_width = 32,
		ram_block3a_34.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_read_enable_clock = "clock1",
		ram_block3a_34.port_b_write_enable_clock = "clock1",
		ram_block3a_34.ram_block_type = "AUTO",
		ram_block3a_34.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_35portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_35portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_35.clk0_core_clock_enable = "ena0",
		ram_block3a_35.clk0_input_clock_enable = "none",
		ram_block3a_35.clk1_core_clock_enable = "ena1",
		ram_block3a_35.clk1_input_clock_enable = "none",
		ram_block3a_35.connectivity_checking = "OFF",
		ram_block3a_35.init_file = "../../src/core/default_text.mif",
		ram_block3a_35.init_file_layout = "port_a",
		ram_block3a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_35.operation_mode = "bidir_dual_port",
		ram_block3a_35.port_a_address_width = 13,
		ram_block3a_35.port_a_data_out_clear = "none",
		ram_block3a_35.port_a_data_width = 1,
		ram_block3a_35.port_a_first_address = 8192,
		ram_block3a_35.port_a_first_bit_number = 3,
		ram_block3a_35.port_a_last_address = 16383,
		ram_block3a_35.port_a_logical_ram_depth = 16384,
		ram_block3a_35.port_a_logical_ram_width = 32,
		ram_block3a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_address_clock = "clock1",
		ram_block3a_35.port_b_address_width = 13,
		ram_block3a_35.port_b_data_in_clock = "clock1",
		ram_block3a_35.port_b_data_out_clear = "none",
		ram_block3a_35.port_b_data_width = 1,
		ram_block3a_35.port_b_first_address = 8192,
		ram_block3a_35.port_b_first_bit_number = 3,
		ram_block3a_35.port_b_last_address = 16383,
		ram_block3a_35.port_b_logical_ram_depth = 16384,
		ram_block3a_35.port_b_logical_ram_width = 32,
		ram_block3a_35.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_read_enable_clock = "clock1",
		ram_block3a_35.port_b_write_enable_clock = "clock1",
		ram_block3a_35.ram_block_type = "AUTO",
		ram_block3a_35.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_36portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_36portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_36.clk0_core_clock_enable = "ena0",
		ram_block3a_36.clk0_input_clock_enable = "none",
		ram_block3a_36.clk1_core_clock_enable = "ena1",
		ram_block3a_36.clk1_input_clock_enable = "none",
		ram_block3a_36.connectivity_checking = "OFF",
		ram_block3a_36.init_file = "../../src/core/default_text.mif",
		ram_block3a_36.init_file_layout = "port_a",
		ram_block3a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_36.operation_mode = "bidir_dual_port",
		ram_block3a_36.port_a_address_width = 13,
		ram_block3a_36.port_a_data_out_clear = "none",
		ram_block3a_36.port_a_data_width = 1,
		ram_block3a_36.port_a_first_address = 8192,
		ram_block3a_36.port_a_first_bit_number = 4,
		ram_block3a_36.port_a_last_address = 16383,
		ram_block3a_36.port_a_logical_ram_depth = 16384,
		ram_block3a_36.port_a_logical_ram_width = 32,
		ram_block3a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_address_clock = "clock1",
		ram_block3a_36.port_b_address_width = 13,
		ram_block3a_36.port_b_data_in_clock = "clock1",
		ram_block3a_36.port_b_data_out_clear = "none",
		ram_block3a_36.port_b_data_width = 1,
		ram_block3a_36.port_b_first_address = 8192,
		ram_block3a_36.port_b_first_bit_number = 4,
		ram_block3a_36.port_b_last_address = 16383,
		ram_block3a_36.port_b_logical_ram_depth = 16384,
		ram_block3a_36.port_b_logical_ram_width = 32,
		ram_block3a_36.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_read_enable_clock = "clock1",
		ram_block3a_36.port_b_write_enable_clock = "clock1",
		ram_block3a_36.ram_block_type = "AUTO",
		ram_block3a_36.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_37portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_37portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_37.clk0_core_clock_enable = "ena0",
		ram_block3a_37.clk0_input_clock_enable = "none",
		ram_block3a_37.clk1_core_clock_enable = "ena1",
		ram_block3a_37.clk1_input_clock_enable = "none",
		ram_block3a_37.connectivity_checking = "OFF",
		ram_block3a_37.init_file = "../../src/core/default_text.mif",
		ram_block3a_37.init_file_layout = "port_a",
		ram_block3a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_37.operation_mode = "bidir_dual_port",
		ram_block3a_37.port_a_address_width = 13,
		ram_block3a_37.port_a_data_out_clear = "none",
		ram_block3a_37.port_a_data_width = 1,
		ram_block3a_37.port_a_first_address = 8192,
		ram_block3a_37.port_a_first_bit_number = 5,
		ram_block3a_37.port_a_last_address = 16383,
		ram_block3a_37.port_a_logical_ram_depth = 16384,
		ram_block3a_37.port_a_logical_ram_width = 32,
		ram_block3a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_address_clock = "clock1",
		ram_block3a_37.port_b_address_width = 13,
		ram_block3a_37.port_b_data_in_clock = "clock1",
		ram_block3a_37.port_b_data_out_clear = "none",
		ram_block3a_37.port_b_data_width = 1,
		ram_block3a_37.port_b_first_address = 8192,
		ram_block3a_37.port_b_first_bit_number = 5,
		ram_block3a_37.port_b_last_address = 16383,
		ram_block3a_37.port_b_logical_ram_depth = 16384,
		ram_block3a_37.port_b_logical_ram_width = 32,
		ram_block3a_37.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_read_enable_clock = "clock1",
		ram_block3a_37.port_b_write_enable_clock = "clock1",
		ram_block3a_37.ram_block_type = "AUTO",
		ram_block3a_37.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_38portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_38portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_38.clk0_core_clock_enable = "ena0",
		ram_block3a_38.clk0_input_clock_enable = "none",
		ram_block3a_38.clk1_core_clock_enable = "ena1",
		ram_block3a_38.clk1_input_clock_enable = "none",
		ram_block3a_38.connectivity_checking = "OFF",
		ram_block3a_38.init_file = "../../src/core/default_text.mif",
		ram_block3a_38.init_file_layout = "port_a",
		ram_block3a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_38.operation_mode = "bidir_dual_port",
		ram_block3a_38.port_a_address_width = 13,
		ram_block3a_38.port_a_data_out_clear = "none",
		ram_block3a_38.port_a_data_width = 1,
		ram_block3a_38.port_a_first_address = 8192,
		ram_block3a_38.port_a_first_bit_number = 6,
		ram_block3a_38.port_a_last_address = 16383,
		ram_block3a_38.port_a_logical_ram_depth = 16384,
		ram_block3a_38.port_a_logical_ram_width = 32,
		ram_block3a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_address_clock = "clock1",
		ram_block3a_38.port_b_address_width = 13,
		ram_block3a_38.port_b_data_in_clock = "clock1",
		ram_block3a_38.port_b_data_out_clear = "none",
		ram_block3a_38.port_b_data_width = 1,
		ram_block3a_38.port_b_first_address = 8192,
		ram_block3a_38.port_b_first_bit_number = 6,
		ram_block3a_38.port_b_last_address = 16383,
		ram_block3a_38.port_b_logical_ram_depth = 16384,
		ram_block3a_38.port_b_logical_ram_width = 32,
		ram_block3a_38.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_read_enable_clock = "clock1",
		ram_block3a_38.port_b_write_enable_clock = "clock1",
		ram_block3a_38.ram_block_type = "AUTO",
		ram_block3a_38.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_39portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_39portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_39.clk0_core_clock_enable = "ena0",
		ram_block3a_39.clk0_input_clock_enable = "none",
		ram_block3a_39.clk1_core_clock_enable = "ena1",
		ram_block3a_39.clk1_input_clock_enable = "none",
		ram_block3a_39.connectivity_checking = "OFF",
		ram_block3a_39.init_file = "../../src/core/default_text.mif",
		ram_block3a_39.init_file_layout = "port_a",
		ram_block3a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_39.operation_mode = "bidir_dual_port",
		ram_block3a_39.port_a_address_width = 13,
		ram_block3a_39.port_a_data_out_clear = "none",
		ram_block3a_39.port_a_data_width = 1,
		ram_block3a_39.port_a_first_address = 8192,
		ram_block3a_39.port_a_first_bit_number = 7,
		ram_block3a_39.port_a_last_address = 16383,
		ram_block3a_39.port_a_logical_ram_depth = 16384,
		ram_block3a_39.port_a_logical_ram_width = 32,
		ram_block3a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_address_clock = "clock1",
		ram_block3a_39.port_b_address_width = 13,
		ram_block3a_39.port_b_data_in_clock = "clock1",
		ram_block3a_39.port_b_data_out_clear = "none",
		ram_block3a_39.port_b_data_width = 1,
		ram_block3a_39.port_b_first_address = 8192,
		ram_block3a_39.port_b_first_bit_number = 7,
		ram_block3a_39.port_b_last_address = 16383,
		ram_block3a_39.port_b_logical_ram_depth = 16384,
		ram_block3a_39.port_b_logical_ram_width = 32,
		ram_block3a_39.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_read_enable_clock = "clock1",
		ram_block3a_39.port_b_write_enable_clock = "clock1",
		ram_block3a_39.ram_block_type = "AUTO",
		ram_block3a_39.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_40portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_40portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_40.clk0_core_clock_enable = "ena0",
		ram_block3a_40.clk0_input_clock_enable = "none",
		ram_block3a_40.clk1_core_clock_enable = "ena1",
		ram_block3a_40.clk1_input_clock_enable = "none",
		ram_block3a_40.connectivity_checking = "OFF",
		ram_block3a_40.init_file = "../../src/core/default_text.mif",
		ram_block3a_40.init_file_layout = "port_a",
		ram_block3a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_40.operation_mode = "bidir_dual_port",
		ram_block3a_40.port_a_address_width = 13,
		ram_block3a_40.port_a_data_out_clear = "none",
		ram_block3a_40.port_a_data_width = 1,
		ram_block3a_40.port_a_first_address = 8192,
		ram_block3a_40.port_a_first_bit_number = 8,
		ram_block3a_40.port_a_last_address = 16383,
		ram_block3a_40.port_a_logical_ram_depth = 16384,
		ram_block3a_40.port_a_logical_ram_width = 32,
		ram_block3a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_address_clock = "clock1",
		ram_block3a_40.port_b_address_width = 13,
		ram_block3a_40.port_b_data_in_clock = "clock1",
		ram_block3a_40.port_b_data_out_clear = "none",
		ram_block3a_40.port_b_data_width = 1,
		ram_block3a_40.port_b_first_address = 8192,
		ram_block3a_40.port_b_first_bit_number = 8,
		ram_block3a_40.port_b_last_address = 16383,
		ram_block3a_40.port_b_logical_ram_depth = 16384,
		ram_block3a_40.port_b_logical_ram_width = 32,
		ram_block3a_40.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_read_enable_clock = "clock1",
		ram_block3a_40.port_b_write_enable_clock = "clock1",
		ram_block3a_40.ram_block_type = "AUTO",
		ram_block3a_40.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_41portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_41portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_41.clk0_core_clock_enable = "ena0",
		ram_block3a_41.clk0_input_clock_enable = "none",
		ram_block3a_41.clk1_core_clock_enable = "ena1",
		ram_block3a_41.clk1_input_clock_enable = "none",
		ram_block3a_41.connectivity_checking = "OFF",
		ram_block3a_41.init_file = "../../src/core/default_text.mif",
		ram_block3a_41.init_file_layout = "port_a",
		ram_block3a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_41.operation_mode = "bidir_dual_port",
		ram_block3a_41.port_a_address_width = 13,
		ram_block3a_41.port_a_data_out_clear = "none",
		ram_block3a_41.port_a_data_width = 1,
		ram_block3a_41.port_a_first_address = 8192,
		ram_block3a_41.port_a_first_bit_number = 9,
		ram_block3a_41.port_a_last_address = 16383,
		ram_block3a_41.port_a_logical_ram_depth = 16384,
		ram_block3a_41.port_a_logical_ram_width = 32,
		ram_block3a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_address_clock = "clock1",
		ram_block3a_41.port_b_address_width = 13,
		ram_block3a_41.port_b_data_in_clock = "clock1",
		ram_block3a_41.port_b_data_out_clear = "none",
		ram_block3a_41.port_b_data_width = 1,
		ram_block3a_41.port_b_first_address = 8192,
		ram_block3a_41.port_b_first_bit_number = 9,
		ram_block3a_41.port_b_last_address = 16383,
		ram_block3a_41.port_b_logical_ram_depth = 16384,
		ram_block3a_41.port_b_logical_ram_width = 32,
		ram_block3a_41.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_read_enable_clock = "clock1",
		ram_block3a_41.port_b_write_enable_clock = "clock1",
		ram_block3a_41.ram_block_type = "AUTO",
		ram_block3a_41.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_42portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_42portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_42.clk0_core_clock_enable = "ena0",
		ram_block3a_42.clk0_input_clock_enable = "none",
		ram_block3a_42.clk1_core_clock_enable = "ena1",
		ram_block3a_42.clk1_input_clock_enable = "none",
		ram_block3a_42.connectivity_checking = "OFF",
		ram_block3a_42.init_file = "../../src/core/default_text.mif",
		ram_block3a_42.init_file_layout = "port_a",
		ram_block3a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_42.operation_mode = "bidir_dual_port",
		ram_block3a_42.port_a_address_width = 13,
		ram_block3a_42.port_a_data_out_clear = "none",
		ram_block3a_42.port_a_data_width = 1,
		ram_block3a_42.port_a_first_address = 8192,
		ram_block3a_42.port_a_first_bit_number = 10,
		ram_block3a_42.port_a_last_address = 16383,
		ram_block3a_42.port_a_logical_ram_depth = 16384,
		ram_block3a_42.port_a_logical_ram_width = 32,
		ram_block3a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_address_clock = "clock1",
		ram_block3a_42.port_b_address_width = 13,
		ram_block3a_42.port_b_data_in_clock = "clock1",
		ram_block3a_42.port_b_data_out_clear = "none",
		ram_block3a_42.port_b_data_width = 1,
		ram_block3a_42.port_b_first_address = 8192,
		ram_block3a_42.port_b_first_bit_number = 10,
		ram_block3a_42.port_b_last_address = 16383,
		ram_block3a_42.port_b_logical_ram_depth = 16384,
		ram_block3a_42.port_b_logical_ram_width = 32,
		ram_block3a_42.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_read_enable_clock = "clock1",
		ram_block3a_42.port_b_write_enable_clock = "clock1",
		ram_block3a_42.ram_block_type = "AUTO",
		ram_block3a_42.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_43portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_43portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_43.clk0_core_clock_enable = "ena0",
		ram_block3a_43.clk0_input_clock_enable = "none",
		ram_block3a_43.clk1_core_clock_enable = "ena1",
		ram_block3a_43.clk1_input_clock_enable = "none",
		ram_block3a_43.connectivity_checking = "OFF",
		ram_block3a_43.init_file = "../../src/core/default_text.mif",
		ram_block3a_43.init_file_layout = "port_a",
		ram_block3a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_43.operation_mode = "bidir_dual_port",
		ram_block3a_43.port_a_address_width = 13,
		ram_block3a_43.port_a_data_out_clear = "none",
		ram_block3a_43.port_a_data_width = 1,
		ram_block3a_43.port_a_first_address = 8192,
		ram_block3a_43.port_a_first_bit_number = 11,
		ram_block3a_43.port_a_last_address = 16383,
		ram_block3a_43.port_a_logical_ram_depth = 16384,
		ram_block3a_43.port_a_logical_ram_width = 32,
		ram_block3a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_address_clock = "clock1",
		ram_block3a_43.port_b_address_width = 13,
		ram_block3a_43.port_b_data_in_clock = "clock1",
		ram_block3a_43.port_b_data_out_clear = "none",
		ram_block3a_43.port_b_data_width = 1,
		ram_block3a_43.port_b_first_address = 8192,
		ram_block3a_43.port_b_first_bit_number = 11,
		ram_block3a_43.port_b_last_address = 16383,
		ram_block3a_43.port_b_logical_ram_depth = 16384,
		ram_block3a_43.port_b_logical_ram_width = 32,
		ram_block3a_43.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_read_enable_clock = "clock1",
		ram_block3a_43.port_b_write_enable_clock = "clock1",
		ram_block3a_43.ram_block_type = "AUTO",
		ram_block3a_43.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_44portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_44portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_44.clk0_core_clock_enable = "ena0",
		ram_block3a_44.clk0_input_clock_enable = "none",
		ram_block3a_44.clk1_core_clock_enable = "ena1",
		ram_block3a_44.clk1_input_clock_enable = "none",
		ram_block3a_44.connectivity_checking = "OFF",
		ram_block3a_44.init_file = "../../src/core/default_text.mif",
		ram_block3a_44.init_file_layout = "port_a",
		ram_block3a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_44.operation_mode = "bidir_dual_port",
		ram_block3a_44.port_a_address_width = 13,
		ram_block3a_44.port_a_data_out_clear = "none",
		ram_block3a_44.port_a_data_width = 1,
		ram_block3a_44.port_a_first_address = 8192,
		ram_block3a_44.port_a_first_bit_number = 12,
		ram_block3a_44.port_a_last_address = 16383,
		ram_block3a_44.port_a_logical_ram_depth = 16384,
		ram_block3a_44.port_a_logical_ram_width = 32,
		ram_block3a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_address_clock = "clock1",
		ram_block3a_44.port_b_address_width = 13,
		ram_block3a_44.port_b_data_in_clock = "clock1",
		ram_block3a_44.port_b_data_out_clear = "none",
		ram_block3a_44.port_b_data_width = 1,
		ram_block3a_44.port_b_first_address = 8192,
		ram_block3a_44.port_b_first_bit_number = 12,
		ram_block3a_44.port_b_last_address = 16383,
		ram_block3a_44.port_b_logical_ram_depth = 16384,
		ram_block3a_44.port_b_logical_ram_width = 32,
		ram_block3a_44.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_read_enable_clock = "clock1",
		ram_block3a_44.port_b_write_enable_clock = "clock1",
		ram_block3a_44.ram_block_type = "AUTO",
		ram_block3a_44.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_45portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_45portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_45.clk0_core_clock_enable = "ena0",
		ram_block3a_45.clk0_input_clock_enable = "none",
		ram_block3a_45.clk1_core_clock_enable = "ena1",
		ram_block3a_45.clk1_input_clock_enable = "none",
		ram_block3a_45.connectivity_checking = "OFF",
		ram_block3a_45.init_file = "../../src/core/default_text.mif",
		ram_block3a_45.init_file_layout = "port_a",
		ram_block3a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_45.operation_mode = "bidir_dual_port",
		ram_block3a_45.port_a_address_width = 13,
		ram_block3a_45.port_a_data_out_clear = "none",
		ram_block3a_45.port_a_data_width = 1,
		ram_block3a_45.port_a_first_address = 8192,
		ram_block3a_45.port_a_first_bit_number = 13,
		ram_block3a_45.port_a_last_address = 16383,
		ram_block3a_45.port_a_logical_ram_depth = 16384,
		ram_block3a_45.port_a_logical_ram_width = 32,
		ram_block3a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_address_clock = "clock1",
		ram_block3a_45.port_b_address_width = 13,
		ram_block3a_45.port_b_data_in_clock = "clock1",
		ram_block3a_45.port_b_data_out_clear = "none",
		ram_block3a_45.port_b_data_width = 1,
		ram_block3a_45.port_b_first_address = 8192,
		ram_block3a_45.port_b_first_bit_number = 13,
		ram_block3a_45.port_b_last_address = 16383,
		ram_block3a_45.port_b_logical_ram_depth = 16384,
		ram_block3a_45.port_b_logical_ram_width = 32,
		ram_block3a_45.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_read_enable_clock = "clock1",
		ram_block3a_45.port_b_write_enable_clock = "clock1",
		ram_block3a_45.ram_block_type = "AUTO",
		ram_block3a_45.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_46portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_46portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_46.clk0_core_clock_enable = "ena0",
		ram_block3a_46.clk0_input_clock_enable = "none",
		ram_block3a_46.clk1_core_clock_enable = "ena1",
		ram_block3a_46.clk1_input_clock_enable = "none",
		ram_block3a_46.connectivity_checking = "OFF",
		ram_block3a_46.init_file = "../../src/core/default_text.mif",
		ram_block3a_46.init_file_layout = "port_a",
		ram_block3a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_46.operation_mode = "bidir_dual_port",
		ram_block3a_46.port_a_address_width = 13,
		ram_block3a_46.port_a_data_out_clear = "none",
		ram_block3a_46.port_a_data_width = 1,
		ram_block3a_46.port_a_first_address = 8192,
		ram_block3a_46.port_a_first_bit_number = 14,
		ram_block3a_46.port_a_last_address = 16383,
		ram_block3a_46.port_a_logical_ram_depth = 16384,
		ram_block3a_46.port_a_logical_ram_width = 32,
		ram_block3a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_address_clock = "clock1",
		ram_block3a_46.port_b_address_width = 13,
		ram_block3a_46.port_b_data_in_clock = "clock1",
		ram_block3a_46.port_b_data_out_clear = "none",
		ram_block3a_46.port_b_data_width = 1,
		ram_block3a_46.port_b_first_address = 8192,
		ram_block3a_46.port_b_first_bit_number = 14,
		ram_block3a_46.port_b_last_address = 16383,
		ram_block3a_46.port_b_logical_ram_depth = 16384,
		ram_block3a_46.port_b_logical_ram_width = 32,
		ram_block3a_46.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_read_enable_clock = "clock1",
		ram_block3a_46.port_b_write_enable_clock = "clock1",
		ram_block3a_46.ram_block_type = "AUTO",
		ram_block3a_46.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_47portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_47portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_47.clk0_core_clock_enable = "ena0",
		ram_block3a_47.clk0_input_clock_enable = "none",
		ram_block3a_47.clk1_core_clock_enable = "ena1",
		ram_block3a_47.clk1_input_clock_enable = "none",
		ram_block3a_47.connectivity_checking = "OFF",
		ram_block3a_47.init_file = "../../src/core/default_text.mif",
		ram_block3a_47.init_file_layout = "port_a",
		ram_block3a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_47.operation_mode = "bidir_dual_port",
		ram_block3a_47.port_a_address_width = 13,
		ram_block3a_47.port_a_data_out_clear = "none",
		ram_block3a_47.port_a_data_width = 1,
		ram_block3a_47.port_a_first_address = 8192,
		ram_block3a_47.port_a_first_bit_number = 15,
		ram_block3a_47.port_a_last_address = 16383,
		ram_block3a_47.port_a_logical_ram_depth = 16384,
		ram_block3a_47.port_a_logical_ram_width = 32,
		ram_block3a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_address_clock = "clock1",
		ram_block3a_47.port_b_address_width = 13,
		ram_block3a_47.port_b_data_in_clock = "clock1",
		ram_block3a_47.port_b_data_out_clear = "none",
		ram_block3a_47.port_b_data_width = 1,
		ram_block3a_47.port_b_first_address = 8192,
		ram_block3a_47.port_b_first_bit_number = 15,
		ram_block3a_47.port_b_last_address = 16383,
		ram_block3a_47.port_b_logical_ram_depth = 16384,
		ram_block3a_47.port_b_logical_ram_width = 32,
		ram_block3a_47.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_read_enable_clock = "clock1",
		ram_block3a_47.port_b_write_enable_clock = "clock1",
		ram_block3a_47.ram_block_type = "AUTO",
		ram_block3a_47.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_48portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_48portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_48.clk0_core_clock_enable = "ena0",
		ram_block3a_48.clk0_input_clock_enable = "none",
		ram_block3a_48.clk1_core_clock_enable = "ena1",
		ram_block3a_48.clk1_input_clock_enable = "none",
		ram_block3a_48.connectivity_checking = "OFF",
		ram_block3a_48.init_file = "../../src/core/default_text.mif",
		ram_block3a_48.init_file_layout = "port_a",
		ram_block3a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_48.operation_mode = "bidir_dual_port",
		ram_block3a_48.port_a_address_width = 13,
		ram_block3a_48.port_a_data_out_clear = "none",
		ram_block3a_48.port_a_data_width = 1,
		ram_block3a_48.port_a_first_address = 8192,
		ram_block3a_48.port_a_first_bit_number = 16,
		ram_block3a_48.port_a_last_address = 16383,
		ram_block3a_48.port_a_logical_ram_depth = 16384,
		ram_block3a_48.port_a_logical_ram_width = 32,
		ram_block3a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_address_clock = "clock1",
		ram_block3a_48.port_b_address_width = 13,
		ram_block3a_48.port_b_data_in_clock = "clock1",
		ram_block3a_48.port_b_data_out_clear = "none",
		ram_block3a_48.port_b_data_width = 1,
		ram_block3a_48.port_b_first_address = 8192,
		ram_block3a_48.port_b_first_bit_number = 16,
		ram_block3a_48.port_b_last_address = 16383,
		ram_block3a_48.port_b_logical_ram_depth = 16384,
		ram_block3a_48.port_b_logical_ram_width = 32,
		ram_block3a_48.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_read_enable_clock = "clock1",
		ram_block3a_48.port_b_write_enable_clock = "clock1",
		ram_block3a_48.ram_block_type = "AUTO",
		ram_block3a_48.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_49portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_49portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_49.clk0_core_clock_enable = "ena0",
		ram_block3a_49.clk0_input_clock_enable = "none",
		ram_block3a_49.clk1_core_clock_enable = "ena1",
		ram_block3a_49.clk1_input_clock_enable = "none",
		ram_block3a_49.connectivity_checking = "OFF",
		ram_block3a_49.init_file = "../../src/core/default_text.mif",
		ram_block3a_49.init_file_layout = "port_a",
		ram_block3a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_49.operation_mode = "bidir_dual_port",
		ram_block3a_49.port_a_address_width = 13,
		ram_block3a_49.port_a_data_out_clear = "none",
		ram_block3a_49.port_a_data_width = 1,
		ram_block3a_49.port_a_first_address = 8192,
		ram_block3a_49.port_a_first_bit_number = 17,
		ram_block3a_49.port_a_last_address = 16383,
		ram_block3a_49.port_a_logical_ram_depth = 16384,
		ram_block3a_49.port_a_logical_ram_width = 32,
		ram_block3a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_address_clock = "clock1",
		ram_block3a_49.port_b_address_width = 13,
		ram_block3a_49.port_b_data_in_clock = "clock1",
		ram_block3a_49.port_b_data_out_clear = "none",
		ram_block3a_49.port_b_data_width = 1,
		ram_block3a_49.port_b_first_address = 8192,
		ram_block3a_49.port_b_first_bit_number = 17,
		ram_block3a_49.port_b_last_address = 16383,
		ram_block3a_49.port_b_logical_ram_depth = 16384,
		ram_block3a_49.port_b_logical_ram_width = 32,
		ram_block3a_49.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_read_enable_clock = "clock1",
		ram_block3a_49.port_b_write_enable_clock = "clock1",
		ram_block3a_49.ram_block_type = "AUTO",
		ram_block3a_49.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_50portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_50portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_50.clk0_core_clock_enable = "ena0",
		ram_block3a_50.clk0_input_clock_enable = "none",
		ram_block3a_50.clk1_core_clock_enable = "ena1",
		ram_block3a_50.clk1_input_clock_enable = "none",
		ram_block3a_50.connectivity_checking = "OFF",
		ram_block3a_50.init_file = "../../src/core/default_text.mif",
		ram_block3a_50.init_file_layout = "port_a",
		ram_block3a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_50.operation_mode = "bidir_dual_port",
		ram_block3a_50.port_a_address_width = 13,
		ram_block3a_50.port_a_data_out_clear = "none",
		ram_block3a_50.port_a_data_width = 1,
		ram_block3a_50.port_a_first_address = 8192,
		ram_block3a_50.port_a_first_bit_number = 18,
		ram_block3a_50.port_a_last_address = 16383,
		ram_block3a_50.port_a_logical_ram_depth = 16384,
		ram_block3a_50.port_a_logical_ram_width = 32,
		ram_block3a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_address_clock = "clock1",
		ram_block3a_50.port_b_address_width = 13,
		ram_block3a_50.port_b_data_in_clock = "clock1",
		ram_block3a_50.port_b_data_out_clear = "none",
		ram_block3a_50.port_b_data_width = 1,
		ram_block3a_50.port_b_first_address = 8192,
		ram_block3a_50.port_b_first_bit_number = 18,
		ram_block3a_50.port_b_last_address = 16383,
		ram_block3a_50.port_b_logical_ram_depth = 16384,
		ram_block3a_50.port_b_logical_ram_width = 32,
		ram_block3a_50.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_read_enable_clock = "clock1",
		ram_block3a_50.port_b_write_enable_clock = "clock1",
		ram_block3a_50.ram_block_type = "AUTO",
		ram_block3a_50.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_51portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_51portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_51.clk0_core_clock_enable = "ena0",
		ram_block3a_51.clk0_input_clock_enable = "none",
		ram_block3a_51.clk1_core_clock_enable = "ena1",
		ram_block3a_51.clk1_input_clock_enable = "none",
		ram_block3a_51.connectivity_checking = "OFF",
		ram_block3a_51.init_file = "../../src/core/default_text.mif",
		ram_block3a_51.init_file_layout = "port_a",
		ram_block3a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_51.operation_mode = "bidir_dual_port",
		ram_block3a_51.port_a_address_width = 13,
		ram_block3a_51.port_a_data_out_clear = "none",
		ram_block3a_51.port_a_data_width = 1,
		ram_block3a_51.port_a_first_address = 8192,
		ram_block3a_51.port_a_first_bit_number = 19,
		ram_block3a_51.port_a_last_address = 16383,
		ram_block3a_51.port_a_logical_ram_depth = 16384,
		ram_block3a_51.port_a_logical_ram_width = 32,
		ram_block3a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_address_clock = "clock1",
		ram_block3a_51.port_b_address_width = 13,
		ram_block3a_51.port_b_data_in_clock = "clock1",
		ram_block3a_51.port_b_data_out_clear = "none",
		ram_block3a_51.port_b_data_width = 1,
		ram_block3a_51.port_b_first_address = 8192,
		ram_block3a_51.port_b_first_bit_number = 19,
		ram_block3a_51.port_b_last_address = 16383,
		ram_block3a_51.port_b_logical_ram_depth = 16384,
		ram_block3a_51.port_b_logical_ram_width = 32,
		ram_block3a_51.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_read_enable_clock = "clock1",
		ram_block3a_51.port_b_write_enable_clock = "clock1",
		ram_block3a_51.ram_block_type = "AUTO",
		ram_block3a_51.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_52portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_52portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_52.clk0_core_clock_enable = "ena0",
		ram_block3a_52.clk0_input_clock_enable = "none",
		ram_block3a_52.clk1_core_clock_enable = "ena1",
		ram_block3a_52.clk1_input_clock_enable = "none",
		ram_block3a_52.connectivity_checking = "OFF",
		ram_block3a_52.init_file = "../../src/core/default_text.mif",
		ram_block3a_52.init_file_layout = "port_a",
		ram_block3a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_52.operation_mode = "bidir_dual_port",
		ram_block3a_52.port_a_address_width = 13,
		ram_block3a_52.port_a_data_out_clear = "none",
		ram_block3a_52.port_a_data_width = 1,
		ram_block3a_52.port_a_first_address = 8192,
		ram_block3a_52.port_a_first_bit_number = 20,
		ram_block3a_52.port_a_last_address = 16383,
		ram_block3a_52.port_a_logical_ram_depth = 16384,
		ram_block3a_52.port_a_logical_ram_width = 32,
		ram_block3a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_address_clock = "clock1",
		ram_block3a_52.port_b_address_width = 13,
		ram_block3a_52.port_b_data_in_clock = "clock1",
		ram_block3a_52.port_b_data_out_clear = "none",
		ram_block3a_52.port_b_data_width = 1,
		ram_block3a_52.port_b_first_address = 8192,
		ram_block3a_52.port_b_first_bit_number = 20,
		ram_block3a_52.port_b_last_address = 16383,
		ram_block3a_52.port_b_logical_ram_depth = 16384,
		ram_block3a_52.port_b_logical_ram_width = 32,
		ram_block3a_52.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_read_enable_clock = "clock1",
		ram_block3a_52.port_b_write_enable_clock = "clock1",
		ram_block3a_52.ram_block_type = "AUTO",
		ram_block3a_52.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_53portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_53portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_53.clk0_core_clock_enable = "ena0",
		ram_block3a_53.clk0_input_clock_enable = "none",
		ram_block3a_53.clk1_core_clock_enable = "ena1",
		ram_block3a_53.clk1_input_clock_enable = "none",
		ram_block3a_53.connectivity_checking = "OFF",
		ram_block3a_53.init_file = "../../src/core/default_text.mif",
		ram_block3a_53.init_file_layout = "port_a",
		ram_block3a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_53.operation_mode = "bidir_dual_port",
		ram_block3a_53.port_a_address_width = 13,
		ram_block3a_53.port_a_data_out_clear = "none",
		ram_block3a_53.port_a_data_width = 1,
		ram_block3a_53.port_a_first_address = 8192,
		ram_block3a_53.port_a_first_bit_number = 21,
		ram_block3a_53.port_a_last_address = 16383,
		ram_block3a_53.port_a_logical_ram_depth = 16384,
		ram_block3a_53.port_a_logical_ram_width = 32,
		ram_block3a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_address_clock = "clock1",
		ram_block3a_53.port_b_address_width = 13,
		ram_block3a_53.port_b_data_in_clock = "clock1",
		ram_block3a_53.port_b_data_out_clear = "none",
		ram_block3a_53.port_b_data_width = 1,
		ram_block3a_53.port_b_first_address = 8192,
		ram_block3a_53.port_b_first_bit_number = 21,
		ram_block3a_53.port_b_last_address = 16383,
		ram_block3a_53.port_b_logical_ram_depth = 16384,
		ram_block3a_53.port_b_logical_ram_width = 32,
		ram_block3a_53.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_read_enable_clock = "clock1",
		ram_block3a_53.port_b_write_enable_clock = "clock1",
		ram_block3a_53.ram_block_type = "AUTO",
		ram_block3a_53.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_54portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_54portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_54.clk0_core_clock_enable = "ena0",
		ram_block3a_54.clk0_input_clock_enable = "none",
		ram_block3a_54.clk1_core_clock_enable = "ena1",
		ram_block3a_54.clk1_input_clock_enable = "none",
		ram_block3a_54.connectivity_checking = "OFF",
		ram_block3a_54.init_file = "../../src/core/default_text.mif",
		ram_block3a_54.init_file_layout = "port_a",
		ram_block3a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_54.operation_mode = "bidir_dual_port",
		ram_block3a_54.port_a_address_width = 13,
		ram_block3a_54.port_a_data_out_clear = "none",
		ram_block3a_54.port_a_data_width = 1,
		ram_block3a_54.port_a_first_address = 8192,
		ram_block3a_54.port_a_first_bit_number = 22,
		ram_block3a_54.port_a_last_address = 16383,
		ram_block3a_54.port_a_logical_ram_depth = 16384,
		ram_block3a_54.port_a_logical_ram_width = 32,
		ram_block3a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_address_clock = "clock1",
		ram_block3a_54.port_b_address_width = 13,
		ram_block3a_54.port_b_data_in_clock = "clock1",
		ram_block3a_54.port_b_data_out_clear = "none",
		ram_block3a_54.port_b_data_width = 1,
		ram_block3a_54.port_b_first_address = 8192,
		ram_block3a_54.port_b_first_bit_number = 22,
		ram_block3a_54.port_b_last_address = 16383,
		ram_block3a_54.port_b_logical_ram_depth = 16384,
		ram_block3a_54.port_b_logical_ram_width = 32,
		ram_block3a_54.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_read_enable_clock = "clock1",
		ram_block3a_54.port_b_write_enable_clock = "clock1",
		ram_block3a_54.ram_block_type = "AUTO",
		ram_block3a_54.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_55portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_55portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_55.clk0_core_clock_enable = "ena0",
		ram_block3a_55.clk0_input_clock_enable = "none",
		ram_block3a_55.clk1_core_clock_enable = "ena1",
		ram_block3a_55.clk1_input_clock_enable = "none",
		ram_block3a_55.connectivity_checking = "OFF",
		ram_block3a_55.init_file = "../../src/core/default_text.mif",
		ram_block3a_55.init_file_layout = "port_a",
		ram_block3a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_55.operation_mode = "bidir_dual_port",
		ram_block3a_55.port_a_address_width = 13,
		ram_block3a_55.port_a_data_out_clear = "none",
		ram_block3a_55.port_a_data_width = 1,
		ram_block3a_55.port_a_first_address = 8192,
		ram_block3a_55.port_a_first_bit_number = 23,
		ram_block3a_55.port_a_last_address = 16383,
		ram_block3a_55.port_a_logical_ram_depth = 16384,
		ram_block3a_55.port_a_logical_ram_width = 32,
		ram_block3a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_address_clock = "clock1",
		ram_block3a_55.port_b_address_width = 13,
		ram_block3a_55.port_b_data_in_clock = "clock1",
		ram_block3a_55.port_b_data_out_clear = "none",
		ram_block3a_55.port_b_data_width = 1,
		ram_block3a_55.port_b_first_address = 8192,
		ram_block3a_55.port_b_first_bit_number = 23,
		ram_block3a_55.port_b_last_address = 16383,
		ram_block3a_55.port_b_logical_ram_depth = 16384,
		ram_block3a_55.port_b_logical_ram_width = 32,
		ram_block3a_55.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_read_enable_clock = "clock1",
		ram_block3a_55.port_b_write_enable_clock = "clock1",
		ram_block3a_55.ram_block_type = "AUTO",
		ram_block3a_55.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[24]}),
	.portadataout(wire_ram_block3a_56portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[24]}),
	.portbdataout(wire_ram_block3a_56portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_56.clk0_core_clock_enable = "ena0",
		ram_block3a_56.clk0_input_clock_enable = "none",
		ram_block3a_56.clk1_core_clock_enable = "ena1",
		ram_block3a_56.clk1_input_clock_enable = "none",
		ram_block3a_56.connectivity_checking = "OFF",
		ram_block3a_56.init_file = "../../src/core/default_text.mif",
		ram_block3a_56.init_file_layout = "port_a",
		ram_block3a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_56.operation_mode = "bidir_dual_port",
		ram_block3a_56.port_a_address_width = 13,
		ram_block3a_56.port_a_data_out_clear = "none",
		ram_block3a_56.port_a_data_width = 1,
		ram_block3a_56.port_a_first_address = 8192,
		ram_block3a_56.port_a_first_bit_number = 24,
		ram_block3a_56.port_a_last_address = 16383,
		ram_block3a_56.port_a_logical_ram_depth = 16384,
		ram_block3a_56.port_a_logical_ram_width = 32,
		ram_block3a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_address_clock = "clock1",
		ram_block3a_56.port_b_address_width = 13,
		ram_block3a_56.port_b_data_in_clock = "clock1",
		ram_block3a_56.port_b_data_out_clear = "none",
		ram_block3a_56.port_b_data_width = 1,
		ram_block3a_56.port_b_first_address = 8192,
		ram_block3a_56.port_b_first_bit_number = 24,
		ram_block3a_56.port_b_last_address = 16383,
		ram_block3a_56.port_b_logical_ram_depth = 16384,
		ram_block3a_56.port_b_logical_ram_width = 32,
		ram_block3a_56.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_read_enable_clock = "clock1",
		ram_block3a_56.port_b_write_enable_clock = "clock1",
		ram_block3a_56.ram_block_type = "AUTO",
		ram_block3a_56.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[25]}),
	.portadataout(wire_ram_block3a_57portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[25]}),
	.portbdataout(wire_ram_block3a_57portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_57.clk0_core_clock_enable = "ena0",
		ram_block3a_57.clk0_input_clock_enable = "none",
		ram_block3a_57.clk1_core_clock_enable = "ena1",
		ram_block3a_57.clk1_input_clock_enable = "none",
		ram_block3a_57.connectivity_checking = "OFF",
		ram_block3a_57.init_file = "../../src/core/default_text.mif",
		ram_block3a_57.init_file_layout = "port_a",
		ram_block3a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_57.operation_mode = "bidir_dual_port",
		ram_block3a_57.port_a_address_width = 13,
		ram_block3a_57.port_a_data_out_clear = "none",
		ram_block3a_57.port_a_data_width = 1,
		ram_block3a_57.port_a_first_address = 8192,
		ram_block3a_57.port_a_first_bit_number = 25,
		ram_block3a_57.port_a_last_address = 16383,
		ram_block3a_57.port_a_logical_ram_depth = 16384,
		ram_block3a_57.port_a_logical_ram_width = 32,
		ram_block3a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_address_clock = "clock1",
		ram_block3a_57.port_b_address_width = 13,
		ram_block3a_57.port_b_data_in_clock = "clock1",
		ram_block3a_57.port_b_data_out_clear = "none",
		ram_block3a_57.port_b_data_width = 1,
		ram_block3a_57.port_b_first_address = 8192,
		ram_block3a_57.port_b_first_bit_number = 25,
		ram_block3a_57.port_b_last_address = 16383,
		ram_block3a_57.port_b_logical_ram_depth = 16384,
		ram_block3a_57.port_b_logical_ram_width = 32,
		ram_block3a_57.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_read_enable_clock = "clock1",
		ram_block3a_57.port_b_write_enable_clock = "clock1",
		ram_block3a_57.ram_block_type = "AUTO",
		ram_block3a_57.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[26]}),
	.portadataout(wire_ram_block3a_58portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[26]}),
	.portbdataout(wire_ram_block3a_58portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_58.clk0_core_clock_enable = "ena0",
		ram_block3a_58.clk0_input_clock_enable = "none",
		ram_block3a_58.clk1_core_clock_enable = "ena1",
		ram_block3a_58.clk1_input_clock_enable = "none",
		ram_block3a_58.connectivity_checking = "OFF",
		ram_block3a_58.init_file = "../../src/core/default_text.mif",
		ram_block3a_58.init_file_layout = "port_a",
		ram_block3a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_58.operation_mode = "bidir_dual_port",
		ram_block3a_58.port_a_address_width = 13,
		ram_block3a_58.port_a_data_out_clear = "none",
		ram_block3a_58.port_a_data_width = 1,
		ram_block3a_58.port_a_first_address = 8192,
		ram_block3a_58.port_a_first_bit_number = 26,
		ram_block3a_58.port_a_last_address = 16383,
		ram_block3a_58.port_a_logical_ram_depth = 16384,
		ram_block3a_58.port_a_logical_ram_width = 32,
		ram_block3a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_address_clock = "clock1",
		ram_block3a_58.port_b_address_width = 13,
		ram_block3a_58.port_b_data_in_clock = "clock1",
		ram_block3a_58.port_b_data_out_clear = "none",
		ram_block3a_58.port_b_data_width = 1,
		ram_block3a_58.port_b_first_address = 8192,
		ram_block3a_58.port_b_first_bit_number = 26,
		ram_block3a_58.port_b_last_address = 16383,
		ram_block3a_58.port_b_logical_ram_depth = 16384,
		ram_block3a_58.port_b_logical_ram_width = 32,
		ram_block3a_58.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_read_enable_clock = "clock1",
		ram_block3a_58.port_b_write_enable_clock = "clock1",
		ram_block3a_58.ram_block_type = "AUTO",
		ram_block3a_58.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[27]}),
	.portadataout(wire_ram_block3a_59portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[27]}),
	.portbdataout(wire_ram_block3a_59portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_59.clk0_core_clock_enable = "ena0",
		ram_block3a_59.clk0_input_clock_enable = "none",
		ram_block3a_59.clk1_core_clock_enable = "ena1",
		ram_block3a_59.clk1_input_clock_enable = "none",
		ram_block3a_59.connectivity_checking = "OFF",
		ram_block3a_59.init_file = "../../src/core/default_text.mif",
		ram_block3a_59.init_file_layout = "port_a",
		ram_block3a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_59.operation_mode = "bidir_dual_port",
		ram_block3a_59.port_a_address_width = 13,
		ram_block3a_59.port_a_data_out_clear = "none",
		ram_block3a_59.port_a_data_width = 1,
		ram_block3a_59.port_a_first_address = 8192,
		ram_block3a_59.port_a_first_bit_number = 27,
		ram_block3a_59.port_a_last_address = 16383,
		ram_block3a_59.port_a_logical_ram_depth = 16384,
		ram_block3a_59.port_a_logical_ram_width = 32,
		ram_block3a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_address_clock = "clock1",
		ram_block3a_59.port_b_address_width = 13,
		ram_block3a_59.port_b_data_in_clock = "clock1",
		ram_block3a_59.port_b_data_out_clear = "none",
		ram_block3a_59.port_b_data_width = 1,
		ram_block3a_59.port_b_first_address = 8192,
		ram_block3a_59.port_b_first_bit_number = 27,
		ram_block3a_59.port_b_last_address = 16383,
		ram_block3a_59.port_b_logical_ram_depth = 16384,
		ram_block3a_59.port_b_logical_ram_width = 32,
		ram_block3a_59.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_read_enable_clock = "clock1",
		ram_block3a_59.port_b_write_enable_clock = "clock1",
		ram_block3a_59.ram_block_type = "AUTO",
		ram_block3a_59.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[28]}),
	.portadataout(wire_ram_block3a_60portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[28]}),
	.portbdataout(wire_ram_block3a_60portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_60.clk0_core_clock_enable = "ena0",
		ram_block3a_60.clk0_input_clock_enable = "none",
		ram_block3a_60.clk1_core_clock_enable = "ena1",
		ram_block3a_60.clk1_input_clock_enable = "none",
		ram_block3a_60.connectivity_checking = "OFF",
		ram_block3a_60.init_file = "../../src/core/default_text.mif",
		ram_block3a_60.init_file_layout = "port_a",
		ram_block3a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_60.operation_mode = "bidir_dual_port",
		ram_block3a_60.port_a_address_width = 13,
		ram_block3a_60.port_a_data_out_clear = "none",
		ram_block3a_60.port_a_data_width = 1,
		ram_block3a_60.port_a_first_address = 8192,
		ram_block3a_60.port_a_first_bit_number = 28,
		ram_block3a_60.port_a_last_address = 16383,
		ram_block3a_60.port_a_logical_ram_depth = 16384,
		ram_block3a_60.port_a_logical_ram_width = 32,
		ram_block3a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_address_clock = "clock1",
		ram_block3a_60.port_b_address_width = 13,
		ram_block3a_60.port_b_data_in_clock = "clock1",
		ram_block3a_60.port_b_data_out_clear = "none",
		ram_block3a_60.port_b_data_width = 1,
		ram_block3a_60.port_b_first_address = 8192,
		ram_block3a_60.port_b_first_bit_number = 28,
		ram_block3a_60.port_b_last_address = 16383,
		ram_block3a_60.port_b_logical_ram_depth = 16384,
		ram_block3a_60.port_b_logical_ram_width = 32,
		ram_block3a_60.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_read_enable_clock = "clock1",
		ram_block3a_60.port_b_write_enable_clock = "clock1",
		ram_block3a_60.ram_block_type = "AUTO",
		ram_block3a_60.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[29]}),
	.portadataout(wire_ram_block3a_61portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[29]}),
	.portbdataout(wire_ram_block3a_61portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_61.clk0_core_clock_enable = "ena0",
		ram_block3a_61.clk0_input_clock_enable = "none",
		ram_block3a_61.clk1_core_clock_enable = "ena1",
		ram_block3a_61.clk1_input_clock_enable = "none",
		ram_block3a_61.connectivity_checking = "OFF",
		ram_block3a_61.init_file = "../../src/core/default_text.mif",
		ram_block3a_61.init_file_layout = "port_a",
		ram_block3a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_61.operation_mode = "bidir_dual_port",
		ram_block3a_61.port_a_address_width = 13,
		ram_block3a_61.port_a_data_out_clear = "none",
		ram_block3a_61.port_a_data_width = 1,
		ram_block3a_61.port_a_first_address = 8192,
		ram_block3a_61.port_a_first_bit_number = 29,
		ram_block3a_61.port_a_last_address = 16383,
		ram_block3a_61.port_a_logical_ram_depth = 16384,
		ram_block3a_61.port_a_logical_ram_width = 32,
		ram_block3a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_address_clock = "clock1",
		ram_block3a_61.port_b_address_width = 13,
		ram_block3a_61.port_b_data_in_clock = "clock1",
		ram_block3a_61.port_b_data_out_clear = "none",
		ram_block3a_61.port_b_data_width = 1,
		ram_block3a_61.port_b_first_address = 8192,
		ram_block3a_61.port_b_first_bit_number = 29,
		ram_block3a_61.port_b_last_address = 16383,
		ram_block3a_61.port_b_logical_ram_depth = 16384,
		ram_block3a_61.port_b_logical_ram_width = 32,
		ram_block3a_61.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_read_enable_clock = "clock1",
		ram_block3a_61.port_b_write_enable_clock = "clock1",
		ram_block3a_61.ram_block_type = "AUTO",
		ram_block3a_61.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[30]}),
	.portadataout(wire_ram_block3a_62portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[30]}),
	.portbdataout(wire_ram_block3a_62portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_62.clk0_core_clock_enable = "ena0",
		ram_block3a_62.clk0_input_clock_enable = "none",
		ram_block3a_62.clk1_core_clock_enable = "ena1",
		ram_block3a_62.clk1_input_clock_enable = "none",
		ram_block3a_62.connectivity_checking = "OFF",
		ram_block3a_62.init_file = "../../src/core/default_text.mif",
		ram_block3a_62.init_file_layout = "port_a",
		ram_block3a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_62.operation_mode = "bidir_dual_port",
		ram_block3a_62.port_a_address_width = 13,
		ram_block3a_62.port_a_data_out_clear = "none",
		ram_block3a_62.port_a_data_width = 1,
		ram_block3a_62.port_a_first_address = 8192,
		ram_block3a_62.port_a_first_bit_number = 30,
		ram_block3a_62.port_a_last_address = 16383,
		ram_block3a_62.port_a_logical_ram_depth = 16384,
		ram_block3a_62.port_a_logical_ram_width = 32,
		ram_block3a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_address_clock = "clock1",
		ram_block3a_62.port_b_address_width = 13,
		ram_block3a_62.port_b_data_in_clock = "clock1",
		ram_block3a_62.port_b_data_out_clear = "none",
		ram_block3a_62.port_b_data_width = 1,
		ram_block3a_62.port_b_first_address = 8192,
		ram_block3a_62.port_b_first_bit_number = 30,
		ram_block3a_62.port_b_last_address = 16383,
		ram_block3a_62.port_b_logical_ram_depth = 16384,
		ram_block3a_62.port_b_logical_ram_width = 32,
		ram_block3a_62.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_read_enable_clock = "clock1",
		ram_block3a_62.port_b_write_enable_clock = "clock1",
		ram_block3a_62.ram_block_type = "AUTO",
		ram_block3a_62.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[31]}),
	.portadataout(wire_ram_block3a_63portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[31]}),
	.portbdataout(wire_ram_block3a_63portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_63.clk0_core_clock_enable = "ena0",
		ram_block3a_63.clk0_input_clock_enable = "none",
		ram_block3a_63.clk1_core_clock_enable = "ena1",
		ram_block3a_63.clk1_input_clock_enable = "none",
		ram_block3a_63.connectivity_checking = "OFF",
		ram_block3a_63.init_file = "../../src/core/default_text.mif",
		ram_block3a_63.init_file_layout = "port_a",
		ram_block3a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_63.operation_mode = "bidir_dual_port",
		ram_block3a_63.port_a_address_width = 13,
		ram_block3a_63.port_a_data_out_clear = "none",
		ram_block3a_63.port_a_data_width = 1,
		ram_block3a_63.port_a_first_address = 8192,
		ram_block3a_63.port_a_first_bit_number = 31,
		ram_block3a_63.port_a_last_address = 16383,
		ram_block3a_63.port_a_logical_ram_depth = 16384,
		ram_block3a_63.port_a_logical_ram_width = 32,
		ram_block3a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_address_clock = "clock1",
		ram_block3a_63.port_b_address_width = 13,
		ram_block3a_63.port_b_data_in_clock = "clock1",
		ram_block3a_63.port_b_data_out_clear = "none",
		ram_block3a_63.port_b_data_width = 1,
		ram_block3a_63.port_b_first_address = 8192,
		ram_block3a_63.port_b_first_bit_number = 31,
		ram_block3a_63.port_b_last_address = 16383,
		ram_block3a_63.port_b_logical_ram_depth = 16384,
		ram_block3a_63.port_b_logical_ram_width = 32,
		ram_block3a_63.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_read_enable_clock = "clock1",
		ram_block3a_63.port_b_write_enable_clock = "clock1",
		ram_block3a_63.ram_block_type = "AUTO",
		ram_block3a_63.lpm_type = "cycloneive_ram_block";
	assign
		address_a_sel = address_a[13],
		address_a_wire = address_a,
		address_b_sel = address_b[13],
		address_b_wire = address_b,
		data_a = {32{1'b1}},
		q_a = wire_mux6_result,
		q_b = wire_mux7_result,
		w_addr_val_b4w = address_b_wire[13],
		w_addr_val_b8w = wren_decode_addr_sel_b,
		wren_a = 1'b0,
		wren_decode_addr_sel_a = address_a_wire[13],
		wren_decode_addr_sel_b = address_b_wire[13];
endmodule //text_memory_altsyncram1

//synthesis_resources = lut 68 M9K 64 reg 2 sld_mod_ram_rom 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  text_memory_altsyncram
	( 
	address_a,
	clock0,
	q_a) /* synthesis synthesis_clearbox=1 */;
	input   [13:0]  address_a;
	input   clock0;
	output   [31:0]  q_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [31:0]   wire_altsyncram1_q_a;
	wire  [31:0]   wire_altsyncram1_q_b;
	wire  [13:0]   wire_mgl_prim2_address;
	wire  [31:0]   wire_mgl_prim2_data_write;
	wire  wire_mgl_prim2_enable_write;
	wire  wire_mgl_prim2_tck_usr;

	text_memory_altsyncram1   altsyncram1
	( 
	.address_a(address_a),
	.address_b(wire_mgl_prim2_address),
	.clock0(clock0),
	.clock1(wire_mgl_prim2_tck_usr),
	.data_b(wire_mgl_prim2_data_write),
	.q_a(wire_altsyncram1_q_a),
	.q_b(wire_altsyncram1_q_b),
	.wren_b(wire_mgl_prim2_enable_write));
	sld_mod_ram_rom   mgl_prim2
	( 
	.address(wire_mgl_prim2_address),
	.data_read(wire_altsyncram1_q_b),
	.data_write(wire_mgl_prim2_data_write),
	.enable_write(wire_mgl_prim2_enable_write),
	.tck_usr(wire_mgl_prim2_tck_usr));
	defparam
		mgl_prim2.cvalue = 32'b00000000000000000000000000000000,
		mgl_prim2.is_data_in_ram = 1,
		mgl_prim2.is_readable = 1,
		mgl_prim2.node_name = 1952807028,
		mgl_prim2.numwords = 16384,
		mgl_prim2.shift_count_bits = 6,
		mgl_prim2.width_word = 32,
		mgl_prim2.widthad = 14;
	assign
		q_a = wire_altsyncram1_q_a;
	initial/*synthesis enable_verilog_initial_construct*/
 	begin
		$display("Warning: Memory initialization file ../../src/core/default_text.mif is not found. This may result in inconsistent simulation results.");
	end
endmodule //text_memory_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module text_memory (
	address,
	clock,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[13:0]  address;
	input	  clock;
	output	[31:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [31:0] sub_wire0;
	wire [31:0] q = sub_wire0[31:0];

	text_memory_altsyncram	text_memory_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "1"
// Retrieval info: PRIVATE: JTAG_ID STRING "text"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "../../src/core/default_text.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "16384"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "14"
// Retrieval info: PRIVATE: WidthData NUMERIC "32"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "../../src/core/default_text.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=text"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "16384"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "14"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "32"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 14 0 INPUT NODEFVAL "address[13..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"
// Retrieval info: CONNECT: @address_a 0 0 14 0 address 0 0 14 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: q 0 0 32 0 @q_a 0 0 32 0
// Retrieval info: GEN_FILE: TYPE_NORMAL text_memory.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL text_memory.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL text_memory.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL text_memory.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL text_memory_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL text_memory_bb.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL text_memory_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
