{"vcs1":{"timestamp_begin":1680317469.826658875, "rt":0.79, "ut":0.23, "st":0.16}}
{"vcselab":{"timestamp_begin":1680317470.647306626, "rt":0.79, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1680317471.454530387, "rt":0.50, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680317469.540673296}
{"VCS_COMP_START_TIME": 1680317469.540673296}
{"VCS_COMP_END_TIME": 1680317473.181304543}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340224}}
{"stitch_vcselab": {"peak_mem": 239016}}
