

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_ecb1'
================================================================
* Date:           Mon Oct  6 15:08:27 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.921 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ecb1    |       17|       17|         3|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %k_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %k_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctx_load_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx_load"   --->   Operation 10 'read' 'ctx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%store_ln0 = store i768 %ctx_load_read, i768 %empty"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i" [aes.c:183]   --->   Operation 14 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_3, i32 5" [aes.c:182]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 16 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %tmp, void %for.inc.split, void %ecb2.exitStub" [aes.c:182]   --->   Operation 17 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i6 %i_3" [aes.c:182]   --->   Operation 18 'trunc' 'trunc_ln182' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i3 %trunc_ln182" [aes.c:183]   --->   Operation 19 'zext' 'zext_ln183' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_0_addr = getelementptr i16 %k_0, i64 0, i64 %zext_ln183" [aes.c:183]   --->   Operation 20 'getelementptr' 'k_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.14ns)   --->   "%k_0_load = load i3 %k_0_addr" [aes.c:183]   --->   Operation 21 'load' 'k_0_load' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_1_addr = getelementptr i16 %k_1, i64 0, i64 %zext_ln183" [aes.c:183]   --->   Operation 22 'getelementptr' 'k_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.14ns)   --->   "%k_1_load = load i3 %k_1_addr" [aes.c:183]   --->   Operation 23 'load' 'k_1_load' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln183_2 = or i3 %trunc_ln182, i3 1" [aes.c:183]   --->   Operation 24 'or' 'or_ln183_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln183_9 = zext i3 %or_ln183_2" [aes.c:183]   --->   Operation 25 'zext' 'zext_ln183_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k_0_addr_1 = getelementptr i16 %k_0, i64 0, i64 %zext_ln183_9" [aes.c:183]   --->   Operation 26 'getelementptr' 'k_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.14ns)   --->   "%k_0_load_1 = load i3 %k_0_addr_1" [aes.c:183]   --->   Operation 27 'load' 'k_0_load_1' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_1_addr_1 = getelementptr i16 %k_1, i64 0, i64 %zext_ln183_9" [aes.c:183]   --->   Operation 28 'getelementptr' 'k_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.14ns)   --->   "%k_1_load_1 = load i3 %k_1_addr_1" [aes.c:183]   --->   Operation 29 'load' 'k_1_load_1' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (1.18ns)   --->   "%add_ln182 = add i6 %i_3, i6 2" [aes.c:182]   --->   Operation 30 'add' 'add_ln182' <Predicate = (!tmp)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln182 = store i6 %add_ln182, i6 %i" [aes.c:182]   --->   Operation 31 'store' 'store_ln182' <Predicate = (!tmp)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_3, i32 4" [aes.c:183]   --->   Operation 32 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_3, i32 3" [aes.c:183]   --->   Operation 33 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_98, i3 0" [aes.c:183]   --->   Operation 34 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (1.14ns)   --->   "%k_0_load = load i3 %k_0_addr" [aes.c:183]   --->   Operation 35 'load' 'k_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln183_2 = zext i4 %and_ln" [aes.c:183]   --->   Operation 36 'zext' 'zext_ln183_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.00ns)   --->   "%lshr_ln183 = lshr i16 %k_0_load, i16 %zext_ln183_2" [aes.c:183]   --->   Operation 37 'lshr' 'lshr_ln183' <Predicate = true> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i16 %lshr_ln183" [aes.c:183]   --->   Operation 38 'trunc' 'trunc_ln183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (1.14ns)   --->   "%k_1_load = load i3 %k_1_addr" [aes.c:183]   --->   Operation 39 'load' 'k_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln183_3 = zext i4 %and_ln" [aes.c:183]   --->   Operation 40 'zext' 'zext_ln183_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.00ns)   --->   "%lshr_ln183_1 = lshr i16 %k_1_load, i16 %zext_ln183_3" [aes.c:183]   --->   Operation 41 'lshr' 'lshr_ln183_1' <Predicate = true> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln183_1 = trunc i16 %lshr_ln183_1" [aes.c:183]   --->   Operation 42 'trunc' 'trunc_ln183_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%tmp_63 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln183, i8 %trunc_ln183_1, i1 %tmp_97" [aes.c:183]   --->   Operation 43 'mux' 'tmp_63' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln183_2 = trunc i6 %i_3" [aes.c:183]   --->   Operation 44 'trunc' 'trunc_ln183_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.14ns)   --->   "%k_0_load_1 = load i3 %k_0_addr_1" [aes.c:183]   --->   Operation 45 'load' 'k_0_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln183_11 = zext i4 %and_ln" [aes.c:183]   --->   Operation 46 'zext' 'zext_ln183_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.00ns)   --->   "%lshr_ln183_2 = lshr i16 %k_0_load_1, i16 %zext_ln183_11" [aes.c:183]   --->   Operation 47 'lshr' 'lshr_ln183_2' <Predicate = true> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln183_7 = trunc i16 %lshr_ln183_2" [aes.c:183]   --->   Operation 48 'trunc' 'trunc_ln183_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.14ns)   --->   "%k_1_load_1 = load i3 %k_1_addr_1" [aes.c:183]   --->   Operation 49 'load' 'k_1_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln183_13 = zext i4 %and_ln" [aes.c:183]   --->   Operation 50 'zext' 'zext_ln183_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.00ns)   --->   "%lshr_ln183_3 = lshr i16 %k_1_load_1, i16 %zext_ln183_13" [aes.c:183]   --->   Operation 51 'lshr' 'lshr_ln183_3' <Predicate = true> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln183_8 = trunc i16 %lshr_ln183_3" [aes.c:183]   --->   Operation 52 'trunc' 'trunc_ln183_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.84ns)   --->   "%tmp_66 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln183_7, i8 %trunc_ln183_8, i1 %tmp_97" [aes.c:183]   --->   Operation 53 'mux' 'tmp_66' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_load3 = load i768 %empty"   --->   Operation 118 'load' 'p_load3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %p_out, i768 %p_load3"   --->   Operation 119 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_load = load i768 %empty" [aes.c:183]   --->   Operation 54 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/aes/aes/dir_test.tcl:8]   --->   Operation 55 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [aes.c:180]   --->   Operation 56 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln183_2, i3 0" [aes.c:183]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln183_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3, i2 2, i5 %trunc_ln183_2, i3 0" [aes.c:183]   --->   Operation 58 'bitconcatenate' 'zext_ln183_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln183_5 = zext i10 %zext_ln183_cast" [aes.c:183]   --->   Operation 59 'zext' 'zext_ln183_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.72ns)   --->   "%shl_ln183 = shl i768 255, i768 %zext_ln183_5" [aes.c:183]   --->   Operation 60 'shl' 'shl_ln183' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i8 %tmp_63" [aes.c:183]   --->   Operation 61 'zext' 'zext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%zext_ln183_6 = zext i8 %tmp_63" [aes.c:183]   --->   Operation 62 'zext' 'zext_ln183_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.72ns)   --->   "%shl_ln183_1 = shl i768 %zext_ln183_1, i768 %zext_ln183_5" [aes.c:183]   --->   Operation 63 'shl' 'shl_ln183_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%trunc_ln183_3 = trunc i768 %shl_ln183" [aes.c:183]   --->   Operation 64 'trunc' 'trunc_ln183_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_2)   --->   "%xor_ln183 = xor i768 %shl_ln183, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855" [aes.c:183]   --->   Operation 65 'xor' 'xor_ln183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%xor_ln183_4 = xor i512 %trunc_ln183_3, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [aes.c:183]   --->   Operation 66 'xor' 'xor_ln183_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%trunc_ln183_4 = trunc i768 %p_load" [aes.c:183]   --->   Operation 67 'trunc' 'trunc_ln183_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_2)   --->   "%and_ln183 = and i768 %p_load, i768 %xor_ln183" [aes.c:183]   --->   Operation 68 'and' 'and_ln183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%and_ln183_1 = and i512 %trunc_ln183_4, i512 %xor_ln183_4" [aes.c:183]   --->   Operation 69 'and' 'and_ln183_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%trunc_ln183_5 = trunc i768 %shl_ln183_1" [aes.c:183]   --->   Operation 70 'trunc' 'trunc_ln183_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_2)   --->   "%or_ln183 = or i768 %shl_ln183_1, i768 %and_ln183" [aes.c:183]   --->   Operation 71 'or' 'or_ln183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln183_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3, i1 1, i5 %trunc_ln183_2, i3 0" [aes.c:183]   --->   Operation 72 'bitconcatenate' 'zext_ln183_7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln183_7 = zext i9 %zext_ln183_7_cast" [aes.c:183]   --->   Operation 73 'zext' 'zext_ln183_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln183_1)   --->   "%shl_ln183_2 = shl i512 255, i512 %zext_ln183_7" [aes.c:183]   --->   Operation 74 'shl' 'shl_ln183_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln183_1)   --->   "%zext_ln183_8 = zext i512 %shl_ln183_2" [aes.c:183]   --->   Operation 75 'zext' 'zext_ln183_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%shl_ln183_3 = shl i512 %zext_ln183_6, i512 %zext_ln183_7" [aes.c:183]   --->   Operation 76 'shl' 'shl_ln183_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.67ns) (out node of the LUT)   --->   "%xor_ln183_1 = xor i513 %zext_ln183_8, i513 26815615859885194199148049996411692254958731641184786755447122887443528060147093953603748596333806855380063716372972101707507765623893139892867298012168191" [aes.c:183]   --->   Operation 77 'xor' 'xor_ln183_1' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_2)   --->   "%sext_ln183 = sext i513 %xor_ln183_1" [aes.c:183]   --->   Operation 78 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%trunc_ln183_6 = trunc i513 %xor_ln183_1" [aes.c:183]   --->   Operation 79 'trunc' 'trunc_ln183_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%or_ln183_6 = or i512 %trunc_ln183_5, i512 %and_ln183_1" [aes.c:183]   --->   Operation 80 'or' 'or_ln183_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.54ns) (out node of the LUT)   --->   "%and_ln183_2 = and i768 %or_ln183, i768 %sext_ln183" [aes.c:183]   --->   Operation 81 'and' 'and_ln183_2' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%and_ln183_3 = and i512 %or_ln183_6, i512 %trunc_ln183_6" [aes.c:183]   --->   Operation 82 'and' 'and_ln183_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.67ns) (out node of the LUT)   --->   "%or_ln183_7 = or i512 %and_ln183_3, i512 %shl_ln183_3" [aes.c:183]   --->   Operation 83 'or' 'or_ln183_7' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_5)   --->   "%tmp_93 = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %and_ln183_2, i32 512, i32 767" [aes.c:183]   --->   Operation 84 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%tmp_94 = partselect i7 @_ssdm_op_PartSelect.i7.i768.i32.i32, i768 %and_ln183_2, i32 512, i32 518" [aes.c:183]   --->   Operation 85 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_5)   --->   "%or_ln183_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i256.i512, i256 %tmp_93, i512 %or_ln183_7" [aes.c:183]   --->   Operation 86 'bitconcatenate' 'or_ln183_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln183_3 = or i8 %shl_ln, i8 8" [aes.c:183]   --->   Operation 87 'or' 'or_ln183_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln183_3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %or_ln183_3" [aes.c:183]   --->   Operation 88 'bitconcatenate' 'zext_ln183_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln183_14 = zext i10 %zext_ln183_3_cast" [aes.c:183]   --->   Operation 89 'zext' 'zext_ln183_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.72ns)   --->   "%shl_ln183_4 = shl i768 255, i768 %zext_ln183_14" [aes.c:183]   --->   Operation 90 'shl' 'shl_ln183_4' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln183_4 = zext i8 %tmp_66" [aes.c:183]   --->   Operation 91 'zext' 'zext_ln183_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%zext_ln183_10 = zext i8 %tmp_66" [aes.c:183]   --->   Operation 92 'zext' 'zext_ln183_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.72ns)   --->   "%shl_ln183_5 = shl i768 %zext_ln183_4, i768 %zext_ln183_14" [aes.c:183]   --->   Operation 93 'shl' 'shl_ln183_5' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%trunc_ln183_9 = trunc i768 %shl_ln183_4" [aes.c:183]   --->   Operation 94 'trunc' 'trunc_ln183_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_5)   --->   "%xor_ln183_2 = xor i768 %shl_ln183_4, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855" [aes.c:183]   --->   Operation 95 'xor' 'xor_ln183_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%xor_ln183_5 = xor i519 %trunc_ln183_9, i519 1716199415032652428745475199770348304317358825035826352348615864796385795849414013030639910165363638744324077847870214509280496999929160953143507072778764287" [aes.c:183]   --->   Operation 96 'xor' 'xor_ln183_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%tmp_95 = bitconcatenate i519 @_ssdm_op_BitConcatenate.i519.i7.i512, i7 %tmp_94, i512 %or_ln183_7" [aes.c:183]   --->   Operation 97 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_5)   --->   "%and_ln183_4 = and i768 %or_ln183_1, i768 %xor_ln183_2" [aes.c:183]   --->   Operation 98 'and' 'and_ln183_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%and_ln183_6 = and i519 %tmp_95, i519 %xor_ln183_5" [aes.c:183]   --->   Operation 99 'and' 'and_ln183_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%trunc_ln183_10 = trunc i768 %shl_ln183_5" [aes.c:183]   --->   Operation 100 'trunc' 'trunc_ln183_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_5)   --->   "%or_ln183_4 = or i768 %shl_ln183_5, i768 %and_ln183_4" [aes.c:183]   --->   Operation 101 'or' 'or_ln183_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln183_11_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %or_ln183_3" [aes.c:183]   --->   Operation 102 'bitconcatenate' 'zext_ln183_11_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln183_15 = zext i9 %zext_ln183_11_cast" [aes.c:183]   --->   Operation 103 'zext' 'zext_ln183_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln183_3)   --->   "%shl_ln183_6 = shl i519 255, i519 %zext_ln183_15" [aes.c:183]   --->   Operation 104 'shl' 'shl_ln183_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln183_3)   --->   "%zext_ln183_12 = zext i519 %shl_ln183_6" [aes.c:183]   --->   Operation 105 'zext' 'zext_ln183_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%shl_ln183_7 = shl i519 %zext_ln183_10, i519 %zext_ln183_15" [aes.c:183]   --->   Operation 106 'shl' 'shl_ln183_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.67ns) (out node of the LUT)   --->   "%xor_ln183_3 = xor i520 %zext_ln183_12, i520 3432398830065304857490950399540696608634717650071652704697231729592771591698828026061279820330727277488648155695740429018560993999858321906287014145557528575" [aes.c:183]   --->   Operation 107 'xor' 'xor_ln183_3' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_5)   --->   "%sext_ln183_1 = sext i520 %xor_ln183_3" [aes.c:183]   --->   Operation 108 'sext' 'sext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%trunc_ln183_11 = trunc i520 %xor_ln183_3" [aes.c:183]   --->   Operation 109 'trunc' 'trunc_ln183_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%or_ln183_8 = or i519 %trunc_ln183_10, i519 %and_ln183_6" [aes.c:183]   --->   Operation 110 'or' 'or_ln183_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.54ns) (out node of the LUT)   --->   "%and_ln183_5 = and i768 %or_ln183_4, i768 %sext_ln183_1" [aes.c:183]   --->   Operation 111 'and' 'and_ln183_5' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_9)   --->   "%and_ln183_7 = and i519 %or_ln183_8, i519 %trunc_ln183_11" [aes.c:183]   --->   Operation 112 'and' 'and_ln183_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.67ns) (out node of the LUT)   --->   "%or_ln183_9 = or i519 %and_ln183_7, i519 %shl_ln183_7" [aes.c:183]   --->   Operation 113 'or' 'or_ln183_9' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i249 @_ssdm_op_PartSelect.i249.i768.i32.i32, i768 %and_ln183_5, i32 519, i32 767" [aes.c:183]   --->   Operation 114 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln183_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i249.i519, i249 %tmp_96, i519 %or_ln183_9" [aes.c:183]   --->   Operation 115 'bitconcatenate' 'or_ln183_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.84ns)   --->   "%store_ln182 = store i768 %or_ln183_5, i768 %empty" [aes.c:182]   --->   Operation 116 'store' 'store_ln182' <Predicate = true> <Delay = 0.84>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc" [aes.c:182]   --->   Operation 117 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ k_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
empty              (alloca           ) [ 0111]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
ctx_load_read      (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_3                (load             ) [ 0110]
tmp                (bitselect        ) [ 0110]
empty_15           (speclooptripcount) [ 0000]
br_ln182           (br               ) [ 0000]
trunc_ln182        (trunc            ) [ 0000]
zext_ln183         (zext             ) [ 0000]
k_0_addr           (getelementptr    ) [ 0110]
k_1_addr           (getelementptr    ) [ 0110]
or_ln183_2         (or               ) [ 0000]
zext_ln183_9       (zext             ) [ 0000]
k_0_addr_1         (getelementptr    ) [ 0110]
k_1_addr_1         (getelementptr    ) [ 0110]
add_ln182          (add              ) [ 0000]
store_ln182        (store            ) [ 0000]
tmp_97             (bitselect        ) [ 0000]
tmp_98             (bitselect        ) [ 0000]
and_ln             (bitconcatenate   ) [ 0000]
k_0_load           (load             ) [ 0000]
zext_ln183_2       (zext             ) [ 0000]
lshr_ln183         (lshr             ) [ 0000]
trunc_ln183        (trunc            ) [ 0000]
k_1_load           (load             ) [ 0000]
zext_ln183_3       (zext             ) [ 0000]
lshr_ln183_1       (lshr             ) [ 0000]
trunc_ln183_1      (trunc            ) [ 0000]
tmp_63             (mux              ) [ 0101]
trunc_ln183_2      (trunc            ) [ 0101]
k_0_load_1         (load             ) [ 0000]
zext_ln183_11      (zext             ) [ 0000]
lshr_ln183_2       (lshr             ) [ 0000]
trunc_ln183_7      (trunc            ) [ 0000]
k_1_load_1         (load             ) [ 0000]
zext_ln183_13      (zext             ) [ 0000]
lshr_ln183_3       (lshr             ) [ 0000]
trunc_ln183_8      (trunc            ) [ 0000]
tmp_66             (mux              ) [ 0101]
p_load             (load             ) [ 0000]
specpipeline_ln8   (specpipeline     ) [ 0000]
specloopname_ln180 (specloopname     ) [ 0000]
shl_ln             (bitconcatenate   ) [ 0000]
zext_ln183_cast    (bitconcatenate   ) [ 0000]
zext_ln183_5       (zext             ) [ 0000]
shl_ln183          (shl              ) [ 0000]
zext_ln183_1       (zext             ) [ 0000]
zext_ln183_6       (zext             ) [ 0000]
shl_ln183_1        (shl              ) [ 0000]
trunc_ln183_3      (trunc            ) [ 0000]
xor_ln183          (xor              ) [ 0000]
xor_ln183_4        (xor              ) [ 0000]
trunc_ln183_4      (trunc            ) [ 0000]
and_ln183          (and              ) [ 0000]
and_ln183_1        (and              ) [ 0000]
trunc_ln183_5      (trunc            ) [ 0000]
or_ln183           (or               ) [ 0000]
zext_ln183_7_cast  (bitconcatenate   ) [ 0000]
zext_ln183_7       (zext             ) [ 0000]
shl_ln183_2        (shl              ) [ 0000]
zext_ln183_8       (zext             ) [ 0000]
shl_ln183_3        (shl              ) [ 0000]
xor_ln183_1        (xor              ) [ 0000]
sext_ln183         (sext             ) [ 0000]
trunc_ln183_6      (trunc            ) [ 0000]
or_ln183_6         (or               ) [ 0000]
and_ln183_2        (and              ) [ 0000]
and_ln183_3        (and              ) [ 0000]
or_ln183_7         (or               ) [ 0000]
tmp_93             (partselect       ) [ 0000]
tmp_94             (partselect       ) [ 0000]
or_ln183_1         (bitconcatenate   ) [ 0000]
or_ln183_3         (or               ) [ 0000]
zext_ln183_3_cast  (bitconcatenate   ) [ 0000]
zext_ln183_14      (zext             ) [ 0000]
shl_ln183_4        (shl              ) [ 0000]
zext_ln183_4       (zext             ) [ 0000]
zext_ln183_10      (zext             ) [ 0000]
shl_ln183_5        (shl              ) [ 0000]
trunc_ln183_9      (trunc            ) [ 0000]
xor_ln183_2        (xor              ) [ 0000]
xor_ln183_5        (xor              ) [ 0000]
tmp_95             (bitconcatenate   ) [ 0000]
and_ln183_4        (and              ) [ 0000]
and_ln183_6        (and              ) [ 0000]
trunc_ln183_10     (trunc            ) [ 0000]
or_ln183_4         (or               ) [ 0000]
zext_ln183_11_cast (bitconcatenate   ) [ 0000]
zext_ln183_15      (zext             ) [ 0000]
shl_ln183_6        (shl              ) [ 0000]
zext_ln183_12      (zext             ) [ 0000]
shl_ln183_7        (shl              ) [ 0000]
xor_ln183_3        (xor              ) [ 0000]
sext_ln183_1       (sext             ) [ 0000]
trunc_ln183_11     (trunc            ) [ 0000]
or_ln183_8         (or               ) [ 0000]
and_ln183_5        (and              ) [ 0000]
and_ln183_7        (and              ) [ 0000]
or_ln183_9         (or               ) [ 0000]
tmp_96             (partselect       ) [ 0000]
or_ln183_5         (bitconcatenate   ) [ 0000]
store_ln182        (store            ) [ 0000]
br_ln182           (br               ) [ 0000]
p_load3            (load             ) [ 0000]
write_ln0          (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="k_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i768"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i8.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i768.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i768.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i768.i256.i512"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i519.i7.i512"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i249.i768.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i768.i249.i519"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i768P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ctx_load_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="768" slack="0"/>
<pin id="118" dir="0" index="1" bw="768" slack="0"/>
<pin id="119" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_load_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="768" slack="0"/>
<pin id="125" dir="0" index="2" bw="768" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="k_0_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_0_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="142" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
<pin id="144" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_0_load/1 k_0_load_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="k_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_1_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="16" slack="0"/>
<pin id="161" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1_load/1 k_1_load_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="k_0_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_0_addr_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="k_1_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_1_addr_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="768" slack="0"/>
<pin id="181" dir="0" index="1" bw="768" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_3_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln182_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln183_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln183_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln183_9_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_9/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln182_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln182_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_97_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="1"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_98_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="1"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="and_ln_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln183_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_2/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="lshr_ln183_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln183/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln183_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln183_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_3/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="lshr_ln183_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln183_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln183_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_63_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="0" index="3" bw="1" slack="0"/>
<pin id="288" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln183_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="1"/>
<pin id="295" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln183_11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_11/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="lshr_ln183_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln183_2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln183_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_7/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln183_13_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_13/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="lshr_ln183_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln183_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln183_8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_8/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_66_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="0" index="3" bw="1" slack="0"/>
<pin id="329" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="768" slack="2"/>
<pin id="336" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shl_ln_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="1"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln183_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="1"/>
<pin id="348" dir="0" index="3" bw="1" slack="0"/>
<pin id="349" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln183_cast/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln183_5_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_5/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="shl_ln183_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln183/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln183_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln183_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_6/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln183_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="10" slack="0"/>
<pin id="372" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln183_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln183_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="768" slack="0"/>
<pin id="377" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_3/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="xor_ln183_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="768" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln183/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="xor_ln183_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="512" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln183_4/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln183_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="768" slack="0"/>
<pin id="393" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_4/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="and_ln183_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="768" slack="0"/>
<pin id="397" dir="0" index="1" bw="768" slack="0"/>
<pin id="398" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln183/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln183_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="512" slack="0"/>
<pin id="403" dir="0" index="1" bw="512" slack="0"/>
<pin id="404" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln183_1/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln183_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="768" slack="0"/>
<pin id="409" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_5/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln183_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="768" slack="0"/>
<pin id="413" dir="0" index="1" bw="768" slack="0"/>
<pin id="414" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln183_7_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="5" slack="1"/>
<pin id="421" dir="0" index="3" bw="1" slack="0"/>
<pin id="422" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln183_7_cast/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln183_7_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_7/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln183_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="9" slack="0"/>
<pin id="433" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln183_2/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln183_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="512" slack="0"/>
<pin id="438" dir="1" index="1" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_8/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="shl_ln183_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="9" slack="0"/>
<pin id="443" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln183_3/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln183_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="512" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln183_1/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln183_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="513" slack="0"/>
<pin id="454" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln183_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="513" slack="0"/>
<pin id="458" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_6/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln183_6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="512" slack="0"/>
<pin id="462" dir="0" index="1" bw="512" slack="0"/>
<pin id="463" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_6/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="and_ln183_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="768" slack="0"/>
<pin id="468" dir="0" index="1" bw="513" slack="0"/>
<pin id="469" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln183_2/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="and_ln183_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="512" slack="0"/>
<pin id="474" dir="0" index="1" bw="512" slack="0"/>
<pin id="475" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln183_3/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln183_7_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="512" slack="0"/>
<pin id="480" dir="0" index="1" bw="512" slack="0"/>
<pin id="481" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_7/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_93_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="256" slack="0"/>
<pin id="486" dir="0" index="1" bw="768" slack="0"/>
<pin id="487" dir="0" index="2" bw="11" slack="0"/>
<pin id="488" dir="0" index="3" bw="11" slack="0"/>
<pin id="489" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_94_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="0"/>
<pin id="496" dir="0" index="1" bw="768" slack="0"/>
<pin id="497" dir="0" index="2" bw="11" slack="0"/>
<pin id="498" dir="0" index="3" bw="11" slack="0"/>
<pin id="499" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln183_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="768" slack="0"/>
<pin id="506" dir="0" index="1" bw="256" slack="0"/>
<pin id="507" dir="0" index="2" bw="512" slack="0"/>
<pin id="508" dir="1" index="3" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln183_1/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln183_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="5" slack="0"/>
<pin id="515" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_3/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln183_3_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln183_3_cast/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln183_14_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_14/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="shl_ln183_4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="0"/>
<pin id="532" dir="0" index="1" bw="10" slack="0"/>
<pin id="533" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln183_4/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln183_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_4/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln183_10_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_10/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="shl_ln183_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="10" slack="0"/>
<pin id="545" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln183_5/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln183_9_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="768" slack="0"/>
<pin id="550" dir="1" index="1" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_9/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln183_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="768" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln183_2/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln183_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="519" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln183_5/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_95_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="519" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="0"/>
<pin id="567" dir="0" index="2" bw="512" slack="0"/>
<pin id="568" dir="1" index="3" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln183_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="768" slack="0"/>
<pin id="574" dir="0" index="1" bw="768" slack="0"/>
<pin id="575" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln183_4/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln183_6_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="519" slack="0"/>
<pin id="580" dir="0" index="1" bw="519" slack="0"/>
<pin id="581" dir="1" index="2" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln183_6/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln183_10_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="768" slack="0"/>
<pin id="586" dir="1" index="1" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_10/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln183_4_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="768" slack="0"/>
<pin id="590" dir="0" index="1" bw="768" slack="0"/>
<pin id="591" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_4/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln183_11_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="8" slack="0"/>
<pin id="598" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln183_11_cast/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln183_15_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="1" index="1" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_15/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln183_6_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="0"/>
<pin id="608" dir="0" index="1" bw="9" slack="0"/>
<pin id="609" dir="1" index="2" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln183_6/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln183_12_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="519" slack="0"/>
<pin id="614" dir="1" index="1" bw="520" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_12/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="shl_ln183_7_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="9" slack="0"/>
<pin id="619" dir="1" index="2" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln183_7/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="xor_ln183_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="519" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="520" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln183_3/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln183_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="520" slack="0"/>
<pin id="630" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_1/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln183_11_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="520" slack="0"/>
<pin id="634" dir="1" index="1" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_11/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln183_8_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="519" slack="0"/>
<pin id="638" dir="0" index="1" bw="519" slack="0"/>
<pin id="639" dir="1" index="2" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_8/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln183_5_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="768" slack="0"/>
<pin id="644" dir="0" index="1" bw="520" slack="0"/>
<pin id="645" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln183_5/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln183_7_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="519" slack="0"/>
<pin id="650" dir="0" index="1" bw="519" slack="0"/>
<pin id="651" dir="1" index="2" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln183_7/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="or_ln183_9_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="519" slack="0"/>
<pin id="656" dir="0" index="1" bw="519" slack="0"/>
<pin id="657" dir="1" index="2" bw="519" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_9/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_96_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="249" slack="0"/>
<pin id="662" dir="0" index="1" bw="768" slack="0"/>
<pin id="663" dir="0" index="2" bw="11" slack="0"/>
<pin id="664" dir="0" index="3" bw="11" slack="0"/>
<pin id="665" dir="1" index="4" bw="249" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_96/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln183_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="768" slack="0"/>
<pin id="672" dir="0" index="1" bw="249" slack="0"/>
<pin id="673" dir="0" index="2" bw="519" slack="0"/>
<pin id="674" dir="1" index="3" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln183_5/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln182_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="768" slack="0"/>
<pin id="680" dir="0" index="1" bw="768" slack="2"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="p_load3_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="768" slack="1"/>
<pin id="685" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load3/2 "/>
</bind>
</comp>

<comp id="687" class="1005" name="i_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="694" class="1005" name="empty_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="768" slack="0"/>
<pin id="696" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="702" class="1005" name="i_3_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="1"/>
<pin id="704" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="713" class="1005" name="k_0_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="1"/>
<pin id="715" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="k_1_addr_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="1"/>
<pin id="720" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="k_0_addr_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="1"/>
<pin id="725" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_addr_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="k_1_addr_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="1"/>
<pin id="730" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1_addr_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_63_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="1"/>
<pin id="735" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="739" class="1005" name="trunc_ln183_2_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="1"/>
<pin id="741" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln183_2 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_66_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="106" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="129" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="146" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="183"><net_src comp="116" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="189" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="189" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="214"><net_src comp="200" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="226"><net_src comp="189" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="240" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="136" pin="7"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="247" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="153" pin="7"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="265" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="233" pin="3"/><net_sink comp="283" pin=3"/></net>

<net id="299"><net_src comp="247" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="136" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="247" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="153" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="306" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="233" pin="3"/><net_sink comp="324" pin=3"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="356"><net_src comp="344" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="353" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="357" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="357" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="375" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="64" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="334" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="334" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="379" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="391" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="385" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="369" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="369" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="395" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="429"><net_src comp="417" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="366" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="426" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="436" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="407" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="401" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="411" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="452" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="460" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="456" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="440" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="466" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="76" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="500"><net_src comp="80" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="466" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="76" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="82" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="509"><net_src comp="84" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="484" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="478" pin="2"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="337" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="86" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="88" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="58" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="512" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="60" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="526" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="530" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="530" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="548" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="92" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="494" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="478" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="504" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="552" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="564" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="558" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="542" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="542" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="572" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="94" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="68" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="512" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="96" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="539" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="602" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="612" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="98" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="622" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="584" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="578" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="588" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="628" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="636" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="632" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="616" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="100" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="642" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="102" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="78" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="675"><net_src comp="104" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="660" pin="4"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="654" pin="2"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="670" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="690"><net_src comp="108" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="697"><net_src comp="112" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="705"><net_src comp="189" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="712"><net_src comp="192" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="129" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="721"><net_src comp="146" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="726"><net_src comp="163" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="731"><net_src comp="171" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="736"><net_src comp="283" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="742"><net_src comp="293" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="749"><net_src comp="324" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="539" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
 - Input state : 
	Port: aes256_encrypt_ecb_Pipeline_ecb1 : ctx_load | {1 }
	Port: aes256_encrypt_ecb_Pipeline_ecb1 : k_0 | {1 2 }
	Port: aes256_encrypt_ecb_Pipeline_ecb1 : k_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		tmp : 2
		br_ln182 : 3
		trunc_ln182 : 2
		zext_ln183 : 3
		k_0_addr : 4
		k_0_load : 5
		k_1_addr : 4
		k_1_load : 5
		or_ln183_2 : 3
		zext_ln183_9 : 3
		k_0_addr_1 : 4
		k_0_load_1 : 5
		k_1_addr_1 : 4
		k_1_load_1 : 5
		add_ln182 : 2
		store_ln182 : 3
	State 2
		and_ln : 1
		zext_ln183_2 : 2
		lshr_ln183 : 3
		trunc_ln183 : 4
		zext_ln183_3 : 2
		lshr_ln183_1 : 3
		trunc_ln183_1 : 4
		tmp_63 : 5
		zext_ln183_11 : 2
		lshr_ln183_2 : 3
		trunc_ln183_7 : 4
		zext_ln183_13 : 2
		lshr_ln183_3 : 3
		trunc_ln183_8 : 4
		tmp_66 : 5
		write_ln0 : 1
	State 3
		zext_ln183_5 : 1
		shl_ln183 : 2
		shl_ln183_1 : 2
		trunc_ln183_3 : 3
		xor_ln183 : 3
		xor_ln183_4 : 4
		trunc_ln183_4 : 1
		and_ln183 : 3
		and_ln183_1 : 4
		trunc_ln183_5 : 3
		or_ln183 : 3
		zext_ln183_7 : 1
		shl_ln183_2 : 2
		zext_ln183_8 : 3
		shl_ln183_3 : 2
		xor_ln183_1 : 4
		sext_ln183 : 4
		trunc_ln183_6 : 4
		or_ln183_6 : 4
		and_ln183_2 : 5
		and_ln183_3 : 4
		or_ln183_7 : 4
		tmp_93 : 5
		tmp_94 : 5
		or_ln183_1 : 4
		or_ln183_3 : 1
		zext_ln183_3_cast : 1
		zext_ln183_14 : 2
		shl_ln183_4 : 3
		shl_ln183_5 : 3
		trunc_ln183_9 : 4
		xor_ln183_2 : 4
		xor_ln183_5 : 5
		tmp_95 : 4
		and_ln183_4 : 5
		and_ln183_6 : 5
		trunc_ln183_10 : 4
		or_ln183_4 : 5
		zext_ln183_11_cast : 1
		zext_ln183_15 : 2
		shl_ln183_6 : 3
		zext_ln183_12 : 4
		shl_ln183_7 : 3
		xor_ln183_3 : 5
		sext_ln183_1 : 5
		trunc_ln183_11 : 5
		or_ln183_8 : 5
		and_ln183_5 : 5
		and_ln183_7 : 5
		or_ln183_9 : 5
		tmp_96 : 5
		or_ln183_5 : 5
		store_ln182 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      and_ln183_fu_395     |    0    |   768   |
|          |     and_ln183_1_fu_401    |    0    |   512   |
|          |     and_ln183_2_fu_466    |    0    |   768   |
|    and   |     and_ln183_3_fu_472    |    0    |   512   |
|          |     and_ln183_4_fu_572    |    0    |   768   |
|          |     and_ln183_6_fu_578    |    0    |   519   |
|          |     and_ln183_5_fu_642    |    0    |   768   |
|          |     and_ln183_7_fu_648    |    0    |   519   |
|----------|---------------------------|---------|---------|
|          |     or_ln183_2_fu_210     |    0    |    0    |
|          |      or_ln183_fu_411      |    0    |   768   |
|          |     or_ln183_6_fu_460     |    0    |   512   |
|    or    |     or_ln183_7_fu_478     |    0    |   512   |
|          |     or_ln183_3_fu_512     |    0    |    0    |
|          |     or_ln183_4_fu_588     |    0    |   768   |
|          |     or_ln183_8_fu_636     |    0    |   519   |
|          |     or_ln183_9_fu_654     |    0    |   519   |
|----------|---------------------------|---------|---------|
|          |      xor_ln183_fu_379     |    0    |   768   |
|          |     xor_ln183_4_fu_385    |    0    |   512   |
|    xor   |     xor_ln183_1_fu_446    |    0    |   512   |
|          |     xor_ln183_2_fu_552    |    0    |   768   |
|          |     xor_ln183_5_fu_558    |    0    |   519   |
|          |     xor_ln183_3_fu_622    |    0    |   519   |
|----------|---------------------------|---------|---------|
|          |      shl_ln183_fu_357     |    0    |    21   |
|          |     shl_ln183_1_fu_369    |    0    |    21   |
|          |     shl_ln183_2_fu_430    |    0    |    19   |
|    shl   |     shl_ln183_3_fu_440    |    0    |    19   |
|          |     shl_ln183_4_fu_530    |    0    |    21   |
|          |     shl_ln183_5_fu_542    |    0    |    21   |
|          |     shl_ln183_6_fu_606    |    0    |    19   |
|          |     shl_ln183_7_fu_616    |    0    |    19   |
|----------|---------------------------|---------|---------|
|          |     lshr_ln183_fu_259     |    0    |    35   |
|   lshr   |    lshr_ln183_1_fu_273    |    0    |    35   |
|          |    lshr_ln183_2_fu_300    |    0    |    35   |
|          |    lshr_ln183_3_fu_314    |    0    |    35   |
|----------|---------------------------|---------|---------|
|    mux   |       tmp_63_fu_283       |    0    |    9    |
|          |       tmp_66_fu_324       |    0    |    9    |
|----------|---------------------------|---------|---------|
|    add   |      add_ln182_fu_222     |    0    |    14   |
|----------|---------------------------|---------|---------|
|   read   | ctx_load_read_read_fu_116 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_122  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_192        |    0    |    0    |
| bitselect|       tmp_97_fu_233       |    0    |    0    |
|          |       tmp_98_fu_240       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln182_fu_200    |    0    |    0    |
|          |     trunc_ln183_fu_265    |    0    |    0    |
|          |    trunc_ln183_1_fu_279   |    0    |    0    |
|          |    trunc_ln183_2_fu_293   |    0    |    0    |
|          |    trunc_ln183_7_fu_306   |    0    |    0    |
|          |    trunc_ln183_8_fu_320   |    0    |    0    |
|   trunc  |    trunc_ln183_3_fu_375   |    0    |    0    |
|          |    trunc_ln183_4_fu_391   |    0    |    0    |
|          |    trunc_ln183_5_fu_407   |    0    |    0    |
|          |    trunc_ln183_6_fu_456   |    0    |    0    |
|          |    trunc_ln183_9_fu_548   |    0    |    0    |
|          |   trunc_ln183_10_fu_584   |    0    |    0    |
|          |   trunc_ln183_11_fu_632   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln183_fu_204     |    0    |    0    |
|          |    zext_ln183_9_fu_216    |    0    |    0    |
|          |    zext_ln183_2_fu_255    |    0    |    0    |
|          |    zext_ln183_3_fu_269    |    0    |    0    |
|          |    zext_ln183_11_fu_296   |    0    |    0    |
|          |    zext_ln183_13_fu_310   |    0    |    0    |
|          |    zext_ln183_5_fu_353    |    0    |    0    |
|   zext   |    zext_ln183_1_fu_363    |    0    |    0    |
|          |    zext_ln183_6_fu_366    |    0    |    0    |
|          |    zext_ln183_7_fu_426    |    0    |    0    |
|          |    zext_ln183_8_fu_436    |    0    |    0    |
|          |    zext_ln183_14_fu_526   |    0    |    0    |
|          |    zext_ln183_4_fu_536    |    0    |    0    |
|          |    zext_ln183_10_fu_539   |    0    |    0    |
|          |    zext_ln183_15_fu_602   |    0    |    0    |
|          |    zext_ln183_12_fu_612   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       and_ln_fu_247       |    0    |    0    |
|          |       shl_ln_fu_337       |    0    |    0    |
|          |   zext_ln183_cast_fu_344  |    0    |    0    |
|          |  zext_ln183_7_cast_fu_417 |    0    |    0    |
|bitconcatenate|     or_ln183_1_fu_504     |    0    |    0    |
|          |  zext_ln183_3_cast_fu_518 |    0    |    0    |
|          |       tmp_95_fu_564       |    0    |    0    |
|          | zext_ln183_11_cast_fu_594 |    0    |    0    |
|          |     or_ln183_5_fu_670     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln183_fu_452     |    0    |    0    |
|          |    sext_ln183_1_fu_628    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_93_fu_484       |    0    |    0    |
|partselect|       tmp_94_fu_494       |    0    |    0    |
|          |       tmp_96_fu_660       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |  12662  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    empty_reg_694    |   768  |
|     i_3_reg_702     |    6   |
|      i_reg_687      |    6   |
|  k_0_addr_1_reg_723 |    3   |
|   k_0_addr_reg_713  |    3   |
|  k_1_addr_1_reg_728 |    3   |
|   k_1_addr_reg_718  |    3   |
|    tmp_63_reg_733   |    8   |
|    tmp_66_reg_746   |    8   |
|     tmp_reg_709     |    1   |
|trunc_ln183_2_reg_739|    5   |
+---------------------+--------+
|        Total        |   814  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_136 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_136 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_153 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  3.376  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  12662 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   814  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   814  |  12698 |
+-----------+--------+--------+--------+
