# quit -sim
#  set root_dir [pwd]
# D:/learning/lund/learning_resources/ETIN40/sem2/RISC-V-main
#  set base_dir $root_dir/sim
# D:/learning/lund/learning_resources/ETIN40/sem2/RISC-V-main/sim
#  cd $base_dir
#  set logs_dir $base_dir/logs
# D:/learning/lund/learning_resources/ETIN40/sem2/RISC-V-main/sim/logs
#  file mkdir $logs_dir
#  catch {file delete -force $logs_dir/sim_run.log}
# 0
#  catch {vdel -lib work -all}
# 0
#  catch {file delete -force $base_dir/work}
# 0
#  vlib work
#  vlog -sv -timescale 1ns/1ps -f filelist.f
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:36:50 on Jan 08,2026
# vlog -sv -timescale 1ns/1ps -f filelist.f 
# -- Compiling package common
# -- Compiling package alu_sv_unit
# -- Importing package common
# -- Compiling module alu
# -- Compiling package control_sv_unit
# -- Importing package common
# -- Compiling module control
# -- Compiling package register_file_sv_unit
# -- Importing package common
# -- Compiling module register_file
# -- Compiling package instr_decompressor_sv_unit
# -- Importing package common
# -- Compiling module instr_decompressor
# -- Compiling package fetch_stage_sv_unit
# -- Importing package common
# -- Compiling module fetch_stage
# ** Warning: ../SystemVerilog/Design/decode_stage.sv(72): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling package decode_stage_sv_unit
# -- Importing package common
# -- Compiling module decode_stage
# ** Warning: ../SystemVerilog/Design/decode_stage.sv(72): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling package execute_stage_sv_unit
# -- Importing package common
# -- Compiling module execute_stage
# -- Compiling module data_memory
# -- Compiling module program_memory
# -- Compiling package mem_stage_sv_unit
# -- Importing package common
# -- Compiling module mem_stage
# -- Compiling package forwarding_unit_sv_unit
# -- Importing package common
# -- Compiling module forwarding_unit
# -- Compiling module stall_unit
# -- Compiling module gshare_predictor
# -- Compiling module uart
# -- Compiling module uart_wrapper
# -- Compiling package cpu_sv_unit
# -- Importing package common
# -- Compiling module cpu
# -- Compiling interface uart_if
# -- Compiling interface cpu_mon_if
# ** Note: (vlog-2286) tb/agents/uart/uart_pkg.sv(2): Using implicit +incdir+F:/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package uart_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling package cpu_mon_bind_sv_unit
# -- Importing package common
# -- Compiling module cpu_mon_bind
# -- Compiling package cpu_tb_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uart_pkg
# -- Compiling module cpu_tb_top
# -- Importing package cpu_tb_pkg
# 
# Top level modules:
# 	cpu_tb_top
# End time: 19:36:51 on Jan 08,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
#  vsim -voptargs=+acc -solvefaildebug -uvmcontrol=all -classdebug -l $logs_dir/sim_run.log -do {run -all; quit -code 0} work.cpu_tb_top +UVM_TESTNAME=cpu_full_cov_compress_test +MAX_CYCLES=25000
