# Implementing Parallel inference of FCL on FPGA

This project aims at implementing parallel inference of a Fully Connected Layer (FCL) on FPGA. 