Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  1 19:27:35 2022
| Host         : ECE-PHO115-26 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodJSTK_Demo_control_sets_placed.rpt
| Design       : PmodJSTK_Demo
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    72 |
|    Minimum number of control sets                        |    72 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   304 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    72 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |    40 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             235 |          100 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             239 |           82 |
| Yes          | No                    | No                     |             203 |           94 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |             452 |          152 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------------+----------------------------------+------------------+----------------+
|            Clock Signal            |                    Enable Signal                    |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------------------------+----------------------------------+------------------+----------------+
|  pixel_clk                         |                                                     | vga/vga_controller/HS0           |                1 |              1 |
|  pixel_clk                         |                                                     | vga/vga_controller/VS0           |                1 |              1 |
| ~iSCLK                             | PmodJSTK_Int/SPI_Ctrl/SS_i_1_n_1                    | RST_IBUF                         |                1 |              1 |
|  vga/tcg/CLK                       |                                                     | RST_IBUF                         |                1 |              1 |
|  DispCtrl/DCLK_reg_n_1             |                                                     |                                  |                1 |              2 |
|  CLK_IBUF_BUFG                     | DispCtrl/BtoBCD/tmpSR[23]_i_1_n_1                   | RST_IBUF                         |                2 |              4 |
|  CLK_IBUF_BUFG                     | DispCtrl/BtoBCD/tmpSR[15]_i_1_n_1                   | RST_IBUF                         |                2 |              4 |
|  CLK_IBUF_BUFG                     | DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1                   | RST_IBUF                         |                2 |              4 |
|  CLK_IBUF_BUFG                     | DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1                   | RST_IBUF                         |                2 |              4 |
|  clk_BUFG                          | debouncer/E[0]                                      | RST_IBUF                         |                1 |              4 |
|  vga/vga_controller/scene_reg_0[0] |                                                     |                                  |                1 |              4 |
|  CLK_IBUF_BUFG                     | DispCtrl/BtoBCD/shiftCount[4]_i_1_n_1               |                                  |                1 |              5 |
|  vga/tcg/CLK                       | vga/display_time_val[5]_i_1_n_1                     | RST_IBUF                         |                2 |              6 |
|  vga/vga_controller/E[0]           |                                                     |                                  |                2 |              7 |
|  vga/vga_controller/scene_reg_3[0] |                                                     |                                  |                3 |              7 |
| ~iSCLK                             | PmodJSTK_Int/SPI_Int/wSR_0                          | RST_IBUF                         |                2 |              8 |
|  iSCLK                             | PmodJSTK_Int/SPI_Int/rSR                            | RST_IBUF                         |                4 |              8 |
|  clk_BUFG                          | debouncer/out_reg_4[0]                              | RST_IBUF                         |                4 |             10 |
|  clk_BUFG                          | debouncer/out_reg_2[0]                              | RST_IBUF                         |                4 |             10 |
|  clk_BUFG                          | debouncer/out_reg_0[0]                              | RST_IBUF                         |                4 |             10 |
|  clk_BUFG                          | debouncer/out_reg_6[0]                              | RST_IBUF                         |                5 |             10 |
|  clk_BUFG                          | debouncer/out_reg_14[0]                             | RST_IBUF                         |                4 |             10 |
|  clk_BUFG                          | debouncer/out_reg_16[0]                             | RST_IBUF                         |                4 |             10 |
|  CLK_IBUF_BUFG                     |                                                     |                                  |                6 |             10 |
|  clk_BUFG                          | debouncer/out_reg_10[0]                             | RST_IBUF                         |                3 |             10 |
|  clk_BUFG                          |                                                     | RST_IBUF                         |                3 |             10 |
|  pixel_clk                         | vga/score_detect                                    | RST_IBUF                         |                7 |             10 |
|  clk_BUFG                          | debouncer/out_reg_12[0]                             | RST_IBUF                         |                5 |             10 |
|  clk_BUFG                          | debouncer/out_reg_8[0]                              | RST_IBUF                         |                4 |             10 |
|  clk_BUFG                          | debouncer/out_reg_18[0]                             | RST_IBUF                         |                3 |             10 |
|  pixel_clk                         | vga/vga_controller/hcounter_reg[7]_rep__0_6[0]      |                                  |                6 |             11 |
|  pixel_clk                         | vga/balloon[1].b1/sel                               | RST_IBUF                         |                3 |             11 |
|  pixel_clk                         | vga/balloon[0].b1/y[10]_i_1__2_n_1                  | RST_IBUF                         |                4 |             11 |
|  pixel_clk                         | vga/balloon[4].b1/y[10]_i_1__4_n_1                  | RST_IBUF                         |                2 |             11 |
|  pixel_clk                         | vga/balloon[3].b1/y[10]_i_1__1_n_1                  | RST_IBUF                         |                5 |             11 |
|  pixel_clk                         | vga/balloon[2].b1/y[10]_i_1__5_n_1                  | RST_IBUF                         |                3 |             11 |
|  clk_BUFG                          | debouncer/out_reg_3[0]                              |                                  |                7 |             11 |
|  clk_BUFG                          | sel                                                 | RST_IBUF                         |                4 |             11 |
|  clk_BUFG                          | debouncer/out_reg_19[0]                             |                                  |                4 |             11 |
|  clk_BUFG                          | debouncer/out_reg_13[0]                             |                                  |                6 |             11 |
|  clk_BUFG                          | debouncer/out_reg_5[0]                              |                                  |                5 |             11 |
|  clk_BUFG                          | debouncer/out_reg_9[0]                              |                                  |                4 |             11 |
|  clk_BUFG                          | debouncer/out_reg_15[0]                             |                                  |                6 |             11 |
|  clk_BUFG                          | debouncer/out_reg_1[0]                              |                                  |                3 |             11 |
|  pixel_clk                         | vga/genblk3[0].bomb1/x[10]_i_1_n_1                  |                                  |                5 |             11 |
|  clk_BUFG                          | debouncer/out_reg_11[0]                             |                                  |                6 |             11 |
|  pixel_clk                         | vga/genblk3[0].bomb1/y[10]_i_1__0_n_1               | RST_IBUF                         |                4 |             11 |
|  clk_BUFG                          | debouncer/out_reg_17[0]                             |                                  |                6 |             11 |
|  pixel_clk                         | vga/genblk3[1].bomb1/y[10]_i_1_n_1                  | RST_IBUF                         |                5 |             11 |
|  clk_BUFG                          | debouncer/out_reg_7[0]                              |                                  |                5 |             11 |
|  pixel_clk                         | vga/genblk3[1].bomb1/x[10]_i_1__0_n_1               |                                  |                5 |             11 |
|  pixel_clk                         | vga/vga_controller/vcounter[10]_i_1_n_1             |                                  |                5 |             11 |
|  pixel_clk                         | vga/vga_controller/hcounter_reg[7]_rep__0_1[0]      |                                  |                5 |             11 |
|  pixel_clk                         | vga/vga_controller/hcounter_reg[7]_rep__0_4[0]      |                                  |                5 |             11 |
|  pixel_clk                         | vga/vga_controller/hcounter_reg[7]_rep__0_5[0]      |                                  |                5 |             11 |
|  pixel_clk                         | vga/vga_controller/hcounter_reg[7]_rep__0_7[0]      |                                  |                5 |             11 |
|  DispCtrl/DCLK_reg_n_1             |                                                     | RST_IBUF                         |                2 |             11 |
|  CLK_IBUF_BUFG                     | DispCtrl/BtoBCD/tmpSR[11]_i_1_n_1                   | RST_IBUF                         |                4 |             12 |
|  clk_BUFG                          |                                                     |                                  |               10 |             13 |
|  CLK_IBUF_BUFG                     |                                                     | DispCtrl/clkCount[15]_i_1__0_n_1 |                4 |             15 |
|  CLK_IBUF_BUFG                     |                                                     | vga/do_anim                      |                4 |             15 |
|  CLK_IBUF_BUFG                     | DispCtrl/BtoBCD/BCDOUT[15]_i_1_n_1                  | RST_IBUF                         |                6 |             16 |
| ~iSCLK                             |                                                     | RST_IBUF                         |                8 |             21 |
| ~iSCLK                             | PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_1_[4] | RST_IBUF                         |               11 |             21 |
|  CLK_IBUF_BUFG                     |                                                     | slowerClock/clk_out              |                7 |             25 |
|  CLK_IBUF_BUFG                     |                                                     | vga/tcg/counter[31]_i_1_n_1      |                8 |             31 |
|  CLK_IBUF_BUFG                     |                                                     | RST_IBUF                         |               12 |             39 |
| ~iSCLK                             | PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1_n_1             | RST_IBUF                         |                6 |             40 |
|  pixel_clk                         |                                                     | RST_IBUF                         |               32 |             70 |
|  n_0_6575_BUFG                     |                                                     |                                  |               37 |             96 |
|  pixel_clk                         |                                                     |                                  |               40 |             96 |
|  pixel_clk                         | vga/vga_controller/frame_end                        | RST_IBUF                         |               32 |            128 |
+------------------------------------+-----------------------------------------------------+----------------------------------+------------------+----------------+


