;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	DJN -4, @20
	SUB @2, -1
	ADD #12, @260
	SUB @2, -1
	SPL 0, <402
	ADD -30, 9
	SPL 0, <402
	ADD 30, 9
	SPL 0, <402
	SLT 102, 60
	ADD 30, 9
	DJN 102, 60
	SUB @224, 103
	SUB @12, @10
	SUB @3, 0
	ADD -30, 9
	JMN 0, <702
	CMP -277, <-126
	ADD -30, 9
	SPL 0, <402
	SPL 0, <402
	ADD 30, 9
	ADD -30, 9
	MOV @-127, @170
	SPL 0, <702
	SPL 0, <702
	ADD -30, 9
	MOV @-127, @100
	SLT #710, 7
	JMN 0, <702
	ADD 3, 20
	SUB @2, -1
	MOV 20, @11
	CMP -277, <-126
	SUB @2, -1
	MOV #-127, @100
	SUB @2, -1
	CMP -277, <-126
	SUB @2, -1
	SPL 0, <702
	CMP -277, <-126
	SUB 0, @-12
	SPL 0, <402
	MOV 20, @10
	CMP 20, 600
	SPL @300, 90
