// Seed: 1962083914
module module_0;
  wire id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input logic id_2,
    input wand id_3,
    output wire id_4,
    output logic id_5
);
  always id_5 <= id_2;
  module_0();
endmodule
module module_2;
  logic [7:0][1] id_1 = -id_1, id_2 = 1;
  assign id_2 = id_2 - 1;
  module_0(); id_3 :
  assert property (@(id_3) 1'b0)
  else id_3 = 1;
  assign id_1 = id_1;
  wire id_4;
endmodule
