Running: xsim.dir/uart_alu_top_tb_behav/xsimk.exe -simmode gui -wdb uart_alu_top_tb_behav.wdb -simrunnum 0 -socket 57205
Design successfully loaded
Design Loading Memory Usage: 7696 KB (Peak: 7696 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 16564 KB (Peak: 16564 KB)
Simulation CPU Usage: 124 ms
