// Seed: 151217754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  real id_7;
  assign id_1 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin
    id_1 <= 1'b0;
    if ({"", 1}) id_4 = #1  (id_2[1] - id_3);
  end
  module_0(
      id_3, id_3, id_3, id_5, id_5, id_3
  );
endmodule
