module usb_test (clk, reset, send_data, tx_ready, tx_valid, buff);

// Setting Port direction //
input clk;
input  reset;
input  send_data;
input  tx_ready;
input  tx_valid;
input  buff;
// Default Clocking and Reset
//default clocking (@posedge clk); clocking
// Property list 

//  Property Generated on Timestamp : 2023/07/03- 23 hr-40 m.-54 s
property Prop_0; 
	@(posedge clk) ((current_state == IDLE)&&( send_data) |-> (next_state == IDLE));
endproperty 

assert_Prop_0: assert property (Prop_0);
cover_prop_0: cover property (Prop_0);

property Prop_1; 
	@(posedge clk) ((current_state == CRC1)&&(!tx_ready) |-> (next_state == CRC2));
endproperty 

assert_Prop_1: assert property (Prop_1);
cover_prop_1: cover property (Prop_1);

property Prop_2; 
	@(posedge clk) ((current_state == CRC2)&&( tx_ready) |-> (next_state == CRC2));
endproperty 

assert_Prop_2: assert property (Prop_2);
cover_prop_2: cover property (Prop_2);


endmodule