-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_conv is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_0_ce1 : OUT STD_LOGIC;
    input_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_1_ce0 : OUT STD_LOGIC;
    input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_1_ce1 : OUT STD_LOGIC;
    input_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_2_ce0 : OUT STD_LOGIC;
    input_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_2_ce1 : OUT STD_LOGIC;
    input_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_3_ce0 : OUT STD_LOGIC;
    input_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_3_ce1 : OUT STD_LOGIC;
    input_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_4_ce0 : OUT STD_LOGIC;
    input_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_4_ce1 : OUT STD_LOGIC;
    input_4_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_5_ce0 : OUT STD_LOGIC;
    input_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_5_ce1 : OUT STD_LOGIC;
    input_5_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_6_ce0 : OUT STD_LOGIC;
    input_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_6_ce1 : OUT STD_LOGIC;
    input_6_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_7_ce0 : OUT STD_LOGIC;
    input_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_7_ce1 : OUT STD_LOGIC;
    input_7_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    output_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    output_0_ce0 : OUT STD_LOGIC;
    output_0_we0 : OUT STD_LOGIC;
    output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    output_1_ce0 : OUT STD_LOGIC;
    output_1_we0 : OUT STD_LOGIC;
    output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    output_2_ce0 : OUT STD_LOGIC;
    output_2_we0 : OUT STD_LOGIC;
    output_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    output_3_ce0 : OUT STD_LOGIC;
    output_3_we0 : OUT STD_LOGIC;
    output_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    output_4_ce0 : OUT STD_LOGIC;
    output_4_we0 : OUT STD_LOGIC;
    output_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    output_5_ce0 : OUT STD_LOGIC;
    output_5_we0 : OUT STD_LOGIC;
    output_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    output_6_ce0 : OUT STD_LOGIC;
    output_6_we0 : OUT STD_LOGIC;
    output_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    output_7_ce0 : OUT STD_LOGIC;
    output_7_we0 : OUT STD_LOGIC;
    output_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    threshold_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    threshold_0_V_ce0 : OUT STD_LOGIC;
    threshold_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    threshold_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    threshold_1_V_ce0 : OUT STD_LOGIC;
    threshold_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    threshold_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    threshold_2_V_ce0 : OUT STD_LOGIC;
    threshold_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    threshold_3_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    threshold_3_V_ce0 : OUT STD_LOGIC;
    threshold_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    threshold_4_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    threshold_4_V_ce0 : OUT STD_LOGIC;
    threshold_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    threshold_5_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    threshold_5_V_ce0 : OUT STD_LOGIC;
    threshold_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    threshold_6_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    threshold_6_V_ce0 : OUT STD_LOGIC;
    threshold_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    threshold_7_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    threshold_7_V_ce0 : OUT STD_LOGIC;
    threshold_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    M : IN STD_LOGIC_VECTOR (6 downto 0);
    N : IN STD_LOGIC_VECTOR (6 downto 0);
    I : IN STD_LOGIC_VECTOR (5 downto 0);
    L : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of dut_conv is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_pp0_stg0_fsm_5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_pp0_stg1_fsm_6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_pp0_stg2_fsm_7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_pp0_stg3_fsm_8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_pp0_stg4_fsm_9 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_st30_fsm_10 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_st31_fsm_11 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_st32_fsm_12 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_st33_fsm_13 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_st34_fsm_14 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_st35_fsm_15 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_st36_fsm_16 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_st37_fsm_17 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_st38_fsm_18 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_st39_fsm_19 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_st40_fsm_20 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_st41_fsm_21 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_st42_fsm_22 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_st43_fsm_23 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_st44_fsm_24 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_st45_fsm_25 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_st46_fsm_26 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_st47_fsm_27 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_st48_fsm_28 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_st49_fsm_29 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv13_288 : STD_LOGIC_VECTOR (12 downto 0) := "0001010001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv13_7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_8 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv28_3292 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000011001010010010";
    constant ap_true : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_47 : BOOLEAN;
    signal w_conv1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_conv1_ce0 : STD_LOGIC;
    signal w_conv1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_conv1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_conv1_ce1 : STD_LOGIC;
    signal w_conv1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_conv2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_conv2_ce0 : STD_LOGIC;
    signal w_conv2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_conv2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_conv2_ce1 : STD_LOGIC;
    signal w_conv2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_reg_1203 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_reg_1215 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_reg_1226 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_mul1_reg_1238 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1525_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal reg_1542 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_5 : STD_LOGIC;
    signal ap_sig_323 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal tmp_31_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i8_reg_3299 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg1_fsm_6 : STD_LOGIC;
    signal ap_sig_350 : BOOLEAN;
    signal tmp_31_reg_3337 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i3_reg_3311 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_7 : STD_LOGIC;
    signal ap_sig_367 : BOOLEAN;
    signal sel_tmp1_i6_reg_3323 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1537_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal reg_1546 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp1_i1_reg_3303 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i4_reg_3315 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg3_fsm_8 : STD_LOGIC;
    signal ap_sig_394 : BOOLEAN;
    signal sel_tmp1_i7_reg_3327 : STD_LOGIC_VECTOR (0 downto 0);
    signal L_read_read_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal O_fu_1554_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal O_reg_3130 : STD_LOGIC_VECTOR (4 downto 0);
    signal O_cast106_cast_fu_1560_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal O_cast106_cast_reg_3136 : STD_LOGIC_VECTOR (12 downto 0);
    signal O_cast105_cast_fu_1564_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal O_cast105_cast_reg_3141 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_fu_1568_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_54_reg_3146 : STD_LOGIC_VECTOR (5 downto 0);
    signal I_cast5_fu_1572_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal I_cast5_reg_3151 : STD_LOGIC_VECTOR (8 downto 0);
    signal N_cast_fu_1576_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal N_cast_reg_3156 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_i_fu_1580_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_i_reg_3161 : STD_LOGIC_VECTOR (4 downto 0);
    signal I_cast7_fu_1586_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal I_cast7_reg_3171 : STD_LOGIC_VECTOR (12 downto 0);
    signal n_2_fu_1599_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal n_2_reg_3187 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_433 : BOOLEAN;
    signal n_cast1_fu_1605_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_cast1_reg_3192 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_28_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1609_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_reg_3197 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_fu_1619_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_reg_3205 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_450 : BOOLEAN;
    signal x_cast_fu_1625_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_cast_reg_3210 : STD_LOGIC_VECTOR (12 downto 0);
    signal exitcond_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_1_cast1_fu_1629_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_51_1_cast1_reg_3218 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_51_2_cast1_fu_1639_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_51_2_cast1_reg_3225 : STD_LOGIC_VECTOR (12 downto 0);
    signal notlhs_i_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i_reg_3232 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i_reg_3239 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i3_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i3_reg_3246 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i2_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i2_reg_3253 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i6_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i6_reg_3260 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i5_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i5_reg_3267 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_fu_1681_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_reg_3277 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_480 : BOOLEAN;
    signal y_cast_fu_1687_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_cast_reg_3282 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond3_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1700_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp5_reg_3290 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp1_i_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i_reg_3295 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i8_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i1_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i2_fu_1802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i2_reg_3307 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i3_fu_1818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i4_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i5_fu_1850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i5_reg_3319 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i6_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i7_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal o_index_fu_1888_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal o_index_reg_3331 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_508 : BOOLEAN;
    signal ap_reg_ppstg_tmp_31_reg_3337_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_3337_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_4_fu_1901_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal m_4_reg_3341 : STD_LOGIC_VECTOR (4 downto 0);
    signal next_mul1_fu_1907_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal next_mul1_reg_3346 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_34_fu_1912_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_34_reg_3351 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_tmp_34_reg_3351_pp0_iter1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_tmp_34_reg_3351_pp0_iter2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_fu_1921_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_reg_3357 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_fu_1935_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_reg_3362 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_fu_1940_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_reg_3367 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_reg_3367_pp0_iter1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_reg_3367_pp0_iter2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_0_1_fu_1959_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_0_1_reg_3373 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter3 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_0_2_fu_1973_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_0_2_reg_3379 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter3 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_fu_1978_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_reg_3385 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_1_reg_3385_pp0_iter1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_1_reg_3385_pp0_iter2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_1_fu_2007_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_1_reg_3391 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter3 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_2_fu_2021_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_2_reg_3397 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter3 : STD_LOGIC_VECTOR (12 downto 0);
    signal next_mul_fu_2026_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal next_mul_reg_3403 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_2_fu_2045_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_reg_3408 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_1_fu_2054_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_1_reg_3413 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_2_fu_2059_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_2_reg_3418 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_cseq_ST_pp0_stg4_fsm_9 : STD_LOGIC;
    signal ap_sig_603 : BOOLEAN;
    signal ap_reg_ppstg_i_index_2_reg_3418_pp0_iter1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_2_reg_3418_pp0_iter2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_2_1_fu_2069_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_2_1_reg_3424 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_2_2_fu_2088_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_2_2_reg_3430 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_35_fu_2112_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_35_reg_3436 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_56_reg_3467 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_59_reg_3502 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_57_reg_3557 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_58_reg_3562 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_pn_in_fu_2287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_2324_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_3732 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_reg_3737 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_reg_3752 : STD_LOGIC_VECTOR (4 downto 0);
    signal one_out_3_cast_fu_2392_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal mac_num_2_cast_fu_2396_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal one_out_2_0_1_fu_2445_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mac_num_3_0_1_fu_2451_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_2466_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_3807 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_3892 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_63_reg_3907 : STD_LOGIC_VECTOR (4 downto 0);
    signal one_out_2_0_2_fu_2562_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mac_num_3_0_2_fu_2568_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_2581_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_3942 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2610_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_3947 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_4032 : STD_LOGIC_VECTOR (4 downto 0);
    signal one_out_2_1_1_fu_2722_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_3_1_1_fu_2728_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_2741_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_4057 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2770_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_4062 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_3_2_cast_fu_2862_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_2_2_cast_fu_2866_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal one_out_2_2_1_fu_2885_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal one_out_2_2_1_reg_4117 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_3_2_1_fu_2891_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_3_2_1_reg_4122 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_2904_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_4127 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_1_fu_2977_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_reg_4137 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st30_fsm_10 : STD_LOGIC;
    signal ap_sig_1015 : BOOLEAN;
    signal newIndex6_fu_3000_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex6_reg_4142 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st46_fsm_26 : STD_LOGIC;
    signal ap_sig_1024 : BOOLEAN;
    signal arrayNo1_fu_3012_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal arrayNo1_reg_4194 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_cseq_ST_st47_fsm_27 : STD_LOGIC;
    signal ap_sig_1049 : BOOLEAN;
    signal tmp_37_fu_3045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_4198 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_0_addr_reg_4210 : STD_LOGIC_VECTOR (9 downto 0);
    signal output_1_addr_reg_4215 : STD_LOGIC_VECTOR (9 downto 0);
    signal output_2_addr_reg_4220 : STD_LOGIC_VECTOR (9 downto 0);
    signal output_3_addr_reg_4225 : STD_LOGIC_VECTOR (9 downto 0);
    signal output_4_addr_reg_4230 : STD_LOGIC_VECTOR (9 downto 0);
    signal output_5_addr_reg_4235 : STD_LOGIC_VECTOR (9 downto 0);
    signal output_6_addr_reg_4240 : STD_LOGIC_VECTOR (9 downto 0);
    signal output_7_addr_reg_4245 : STD_LOGIC_VECTOR (9 downto 0);
    signal n_reg_1170 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_assign_reg_1181 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_assign_reg_1192 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st49_fsm_29 : STD_LOGIC;
    signal ap_sig_1090 : BOOLEAN;
    signal m_phi_fu_1219_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_phi_fu_1230_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_mul1_phi_fu_1242_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_reg_1258pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_reg_1258pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_mac_num_2_reg_1269pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_1_fu_2693_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal one_out_3_1_phi_fu_1352_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal one_out_3_0_2_cast_fu_2668_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_3_1_fu_2700_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_2_1_phi_fu_1362_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_2_0_2_cast_fu_2673_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_1_2_fu_2819_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal one_out_3_1_2_phi_fu_1410_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_3_1_2_fu_2826_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_2_1_2_phi_fu_1420_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_2_fu_2848_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal one_out_3_2_phi_fu_1439_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_3_2_fu_2855_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_2_2_phi_fu_1449_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4 : STD_LOGIC_VECTOR (3 downto 0);
    signal one_out_3_2_1_phi_fu_1468_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_2_2_1_phi_fu_1477_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_2_2_fu_2941_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it4 : STD_LOGIC_VECTOR (3 downto 0);
    signal one_out_3_2_2_phi_fu_1495_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_3_2_2_fu_2948_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it4 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_2_2_2_phi_fu_1505_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_42_fu_2118_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_0_1_fu_2130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_0_2_fu_2153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_1_fu_2176_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex8_fu_2182_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex10_fu_2218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_1_1_fu_2235_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_1_2_fu_2246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex2_fu_2293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex4_fu_2305_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_2_fu_2375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_2_1_fu_2386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex12_fu_2488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex14_fu_2500_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_2_2_fu_2541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex16_fu_2632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex18_fu_2644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex19_fu_2792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st48_fsm_28 : STD_LOGIC;
    signal ap_sig_1293 : BOOLEAN;
    signal grp_fu_1512_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1518_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1518_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1530_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1530_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_53_fu_1550_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal n_cast_fu_1590_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_1609_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1609_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_assign_2_fu_1633_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp4_fu_1691_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp5_fu_1700_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp5_fu_1700_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal notrhs_i_fu_1711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_fu_1717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp36_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp35_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_i3_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i5_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp38_fu_1754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp37_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_assign_2_fu_1705_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal notrhs_i1_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i1_fu_1771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp40_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp39_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp42_fu_1797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp41_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp44_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp43_fu_1808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp46_fu_1829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp45_fu_1824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp49_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp47_fu_1840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp51_fu_1861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp50_fu_1856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp54_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp52_fu_1872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_cast_fu_1892_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1512_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_fu_1921_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_fu_1921_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp6_1_fu_1926_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_1_fu_1935_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_1_fu_1935_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1944_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1944_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp7_0_1_fu_1954_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_0_1_fu_1954_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_0_1_fu_1954_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_0_2_fu_1968_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_0_2_fu_1968_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_0_2_fu_1968_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1982_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1982_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1988_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1993_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp7_1_1_fu_2002_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_1_1_fu_2002_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_1_1_fu_2002_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_2_fu_2016_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_1_2_fu_2016_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_1_2_fu_2016_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2031_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2036_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp7_2_fu_2045_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_2_fu_2045_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_2_1_fu_2054_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_2_1_fu_2054_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2063_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2063_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2073_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2073_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp7_2_2_fu_2083_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_2_2_fu_2083_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_2_2_fu_2083_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2093_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_fu_2101_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl_cast_fu_2108_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_34_cast1_fu_2098_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_0_1_fu_2124_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_fu_3107_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal w_index_0_2_fu_2148_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul8_fu_3086_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal w_index_1_fu_2159_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1944_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul2_fu_3114_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul5_fu_3079_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1982_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_1_1_fu_2230_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_1_2_fu_2241_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal arrayNo3_fu_2252_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_41_fu_2259_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_2259_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_in_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1988_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1993_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal arrayNo9_fu_2317_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_45_fu_2324_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul4_fu_3093_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul6_fu_3100_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal w_index_2_fu_2370_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_2_1_fu_2381_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal arrayNo5_fu_2400_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_43_fu_2407_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_2407_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_in_0_1_fu_2429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_0_1_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_0_1_cast_fu_2441_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal arrayNo7_fu_2459_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_44_fu_2466_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2031_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2036_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul7_fu_3058_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul9_fu_3072_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal w_index_2_2_fu_2536_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_pn_in_in_0_2_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_0_2_fu_2552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_0_2_cast_fu_2558_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal arrayNo2_fu_2574_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_46_fu_2581_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal arrayNo4_fu_2603_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_47_fu_2610_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2063_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2073_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul1_fu_3065_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_pn_in_in_1_fu_2678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_1_fu_2683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_1_cast_fu_2689_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_pn_in_in_1_1_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_1_1_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_1_1_cast_fu_2718_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal arrayNo6_fu_2734_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_48_fu_2741_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal arrayNo8_fu_2763_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_49_fu_2770_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2093_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_pn_in_in_1_2_fu_2804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_1_2_fu_2809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_1_2_cast_fu_2815_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_pn_in_in_2_fu_2833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_2_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_2_cast_fu_2844_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_pn_in_in_2_1_fu_2870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_2_1_fu_2875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_2_1_cast_fu_2881_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arrayNo_fu_2897_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_50_fu_2904_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_pn_in_in_2_2_fu_2926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_2_2_fu_2931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_2_2_cast_fu_2937_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_38_fu_2959_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal mac_num_2_2_2_cast_fu_2955_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_cast_fu_2967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_2971_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3_fu_3051_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2995_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2995_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_40_fu_3019_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_3019_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_3041_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3_fu_3051_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul3_fu_3051_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul7_fu_3058_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul7_fu_3058_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul1_fu_3065_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul1_fu_3065_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul9_fu_3072_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul9_fu_3072_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul5_fu_3079_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul5_fu_3079_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul8_fu_3086_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul8_fu_3086_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul4_fu_3093_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul4_fu_3093_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul6_fu_3100_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul6_fu_3100_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_fu_3107_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_fu_3107_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul2_fu_3114_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul2_fu_3114_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal mul1_fu_3065_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul2_fu_3114_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul3_fu_3051_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul4_fu_3093_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul5_fu_3079_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul6_fu_3100_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul7_fu_3058_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul8_fu_3086_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul9_fu_3072_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_fu_3107_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp5_fu_1700_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_0_1_fu_1954_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_0_2_fu_1968_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_1_fu_2002_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_2_fu_2016_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_fu_1935_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_1_fu_2054_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_2_fu_2083_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_fu_2045_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_fu_1921_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_1609_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_711 : BOOLEAN;
    signal ap_sig_1126 : BOOLEAN;
    signal ap_sig_884 : BOOLEAN;
    signal ap_sig_818 : BOOLEAN;
    signal ap_sig_822 : BOOLEAN;
    signal ap_sig_826 : BOOLEAN;
    signal ap_sig_830 : BOOLEAN;
    signal ap_sig_2422 : BOOLEAN;
    signal ap_sig_2424 : BOOLEAN;
    signal ap_sig_1008 : BOOLEAN;

    component dut_urem_13ns_11ns_13_17 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component dut_mux_8to1_sel32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_mux_8to1_sel32_8_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_mul_mul_13ns_15ns_28_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component dut_conv_w_conv1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_conv_w_conv2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    w_conv1_U : component dut_conv_w_conv1
    generic map (
        DataWidth => 1,
        AddressRange => 4608,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_conv1_address0,
        ce0 => w_conv1_ce0,
        q0 => w_conv1_q0,
        address1 => w_conv1_address1,
        ce1 => w_conv1_ce1,
        q1 => w_conv1_q1);

    w_conv2_U : component dut_conv_w_conv2
    generic map (
        DataWidth => 1,
        AddressRange => 4608,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_conv2_address0,
        ce0 => w_conv2_ce0,
        q0 => w_conv2_q0,
        address1 => w_conv2_address1,
        ce1 => w_conv2_ce1,
        q1 => w_conv2_q1);

    dut_urem_13ns_11ns_13_17_U24 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1944_p0,
        din1 => grp_fu_1944_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1944_p2);

    dut_urem_13ns_11ns_13_17_U25 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1982_p0,
        din1 => grp_fu_1982_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1982_p2);

    dut_urem_13ns_11ns_13_17_U26 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_0_1_reg_3373,
        din1 => grp_fu_1988_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1988_p2);

    dut_urem_13ns_11ns_13_17_U27 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_0_2_reg_3379,
        din1 => grp_fu_1993_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1993_p2);

    dut_urem_13ns_11ns_13_17_U28 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_1_1_reg_3391,
        din1 => grp_fu_2031_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2031_p2);

    dut_urem_13ns_11ns_13_17_U29 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_1_2_reg_3397,
        din1 => grp_fu_2036_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2036_p2);

    dut_urem_13ns_11ns_13_17_U30 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2063_p0,
        din1 => grp_fu_2063_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2063_p2);

    dut_urem_13ns_11ns_13_17_U31 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2073_p0,
        din1 => grp_fu_2073_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2073_p2);

    dut_urem_13ns_11ns_13_17_U32 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_2_2_reg_3430,
        din1 => grp_fu_2093_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2093_p2);

    dut_mux_8to1_sel32_1_1_U33 : component dut_mux_8to1_sel32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din1 => input_0_q1,
        din2 => input_1_q1,
        din3 => input_2_q1,
        din4 => input_3_q1,
        din5 => input_4_q1,
        din6 => input_5_q1,
        din7 => input_6_q1,
        din8 => input_7_q1,
        din9 => tmp_41_fu_2259_p9,
        dout => tmp_41_fu_2259_p10);

    dut_mux_8to1_sel32_1_1_U34 : component dut_mux_8to1_sel32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din1 => input_0_q0,
        din2 => input_1_q0,
        din3 => input_2_q0,
        din4 => input_3_q0,
        din5 => input_4_q0,
        din6 => input_5_q0,
        din7 => input_6_q0,
        din8 => input_7_q0,
        din9 => tmp_45_fu_2324_p9,
        dout => tmp_45_fu_2324_p10);

    dut_mux_8to1_sel32_1_1_U35 : component dut_mux_8to1_sel32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din1 => input_0_q1,
        din2 => input_1_q1,
        din3 => input_2_q1,
        din4 => input_3_q1,
        din5 => input_4_q1,
        din6 => input_5_q1,
        din7 => input_6_q1,
        din8 => input_7_q1,
        din9 => tmp_43_fu_2407_p9,
        dout => tmp_43_fu_2407_p10);

    dut_mux_8to1_sel32_1_1_U36 : component dut_mux_8to1_sel32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din1 => input_0_q0,
        din2 => input_1_q0,
        din3 => input_2_q0,
        din4 => input_3_q0,
        din5 => input_4_q0,
        din6 => input_5_q0,
        din7 => input_6_q0,
        din8 => input_7_q0,
        din9 => tmp_44_fu_2466_p9,
        dout => tmp_44_fu_2466_p10);

    dut_mux_8to1_sel32_1_1_U37 : component dut_mux_8to1_sel32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din1 => input_0_q1,
        din2 => input_1_q1,
        din3 => input_2_q1,
        din4 => input_3_q1,
        din5 => input_4_q1,
        din6 => input_5_q1,
        din7 => input_6_q1,
        din8 => input_7_q1,
        din9 => tmp_46_fu_2581_p9,
        dout => tmp_46_fu_2581_p10);

    dut_mux_8to1_sel32_1_1_U38 : component dut_mux_8to1_sel32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din1 => input_0_q0,
        din2 => input_1_q0,
        din3 => input_2_q0,
        din4 => input_3_q0,
        din5 => input_4_q0,
        din6 => input_5_q0,
        din7 => input_6_q0,
        din8 => input_7_q0,
        din9 => tmp_47_fu_2610_p9,
        dout => tmp_47_fu_2610_p10);

    dut_mux_8to1_sel32_1_1_U39 : component dut_mux_8to1_sel32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din1 => input_0_q0,
        din2 => input_1_q0,
        din3 => input_2_q0,
        din4 => input_3_q0,
        din5 => input_4_q0,
        din6 => input_5_q0,
        din7 => input_6_q0,
        din8 => input_7_q0,
        din9 => tmp_48_fu_2741_p9,
        dout => tmp_48_fu_2741_p10);

    dut_mux_8to1_sel32_1_1_U40 : component dut_mux_8to1_sel32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din1 => input_0_q1,
        din2 => input_1_q1,
        din3 => input_2_q1,
        din4 => input_3_q1,
        din5 => input_4_q1,
        din6 => input_5_q1,
        din7 => input_6_q1,
        din8 => input_7_q1,
        din9 => tmp_49_fu_2770_p9,
        dout => tmp_49_fu_2770_p10);

    dut_mux_8to1_sel32_1_1_U41 : component dut_mux_8to1_sel32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din1 => input_0_q0,
        din2 => input_1_q0,
        din3 => input_2_q0,
        din4 => input_3_q0,
        din5 => input_4_q0,
        din6 => input_5_q0,
        din7 => input_6_q0,
        din8 => input_7_q0,
        din9 => tmp_50_fu_2904_p9,
        dout => tmp_50_fu_2904_p10);

    dut_urem_13ns_11ns_13_17_U42 : component dut_urem_13ns_11ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => o_index_reg_3331,
        din1 => grp_fu_2995_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2995_p2);

    dut_mux_8to1_sel32_8_1_U43 : component dut_mux_8to1_sel32_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 32,
        dout_WIDTH => 8)
    port map (
        din1 => threshold_0_V_q0,
        din2 => threshold_1_V_q0,
        din3 => threshold_2_V_q0,
        din4 => threshold_3_V_q0,
        din5 => threshold_4_V_q0,
        din6 => threshold_5_V_q0,
        din7 => threshold_6_V_q0,
        din8 => threshold_7_V_q0,
        din9 => tmp_40_fu_3019_p9,
        dout => tmp_40_fu_3019_p10);

    dut_mul_mul_13ns_15ns_28_1_U44 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul3_fu_3051_p0,
        din1 => mul3_fu_3051_p1,
        dout => mul3_fu_3051_p2);

    dut_mul_mul_13ns_15ns_28_1_U45 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul7_fu_3058_p0,
        din1 => mul7_fu_3058_p1,
        dout => mul7_fu_3058_p2);

    dut_mul_mul_13ns_15ns_28_1_U46 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul1_fu_3065_p0,
        din1 => mul1_fu_3065_p1,
        dout => mul1_fu_3065_p2);

    dut_mul_mul_13ns_15ns_28_1_U47 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul9_fu_3072_p0,
        din1 => mul9_fu_3072_p1,
        dout => mul9_fu_3072_p2);

    dut_mul_mul_13ns_15ns_28_1_U48 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul5_fu_3079_p0,
        din1 => mul5_fu_3079_p1,
        dout => mul5_fu_3079_p2);

    dut_mul_mul_13ns_15ns_28_1_U49 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul8_fu_3086_p0,
        din1 => mul8_fu_3086_p1,
        dout => mul8_fu_3086_p2);

    dut_mul_mul_13ns_15ns_28_1_U50 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul4_fu_3093_p0,
        din1 => mul4_fu_3093_p1,
        dout => mul4_fu_3093_p2);

    dut_mul_mul_13ns_15ns_28_1_U51 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul6_fu_3100_p0,
        din1 => mul6_fu_3100_p1,
        dout => mul6_fu_3100_p2);

    dut_mul_mul_13ns_15ns_28_1_U52 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul_fu_3107_p0,
        din1 => mul_fu_3107_p1,
        dout => mul_fu_3107_p2);

    dut_mul_mul_13ns_15ns_28_1_U53 : component dut_mul_mul_13ns_15ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => mul2_fu_3114_p0,
        din1 => mul2_fu_3114_p1,
        dout => mul2_fu_3114_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (tmp_31_fu_1896_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if ((not((ap_const_lv1_0 = tmp_31_reg_3337)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or ((ap_const_lv1_0 = tmp_31_reg_3337) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                    ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_884) then
                if (ap_sig_1126) then 
                    ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4 <= mac_num_2_cast_fu_2396_p1;
                elsif (ap_sig_711) then 
                    ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4 <= mac_num_3_0_1_fu_2451_p3;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it3;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_lv1_0 = sel_tmp1_i1_reg_3303) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_3303)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4 <= mac_num_3_0_2_fu_2568_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and (ap_const_lv1_0 = sel_tmp1_i3_reg_3311) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then 
                ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4 <= mac_num_2_1_phi_fu_1362_p4;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_3311)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then 
                ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4 <= mac_num_3_1_1_fu_2728_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and (ap_const_lv1_0 = sel_tmp1_i6_reg_3323) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then 
                ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4 <= mac_num_2_2_cast_fu_2866_p1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i_reg_3295)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3 <= ap_reg_phiprechg_mac_num_2_reg_1269pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_884) then
                if (ap_sig_1126) then 
                    ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4 <= one_out_3_cast_fu_2392_p1;
                elsif (ap_sig_711) then 
                    ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4 <= one_out_2_0_1_fu_2445_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it3;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_lv1_0 = sel_tmp1_i1_reg_3303) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_3303)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4 <= one_out_2_0_2_fu_2562_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4 <= ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and (ap_const_lv1_0 = sel_tmp1_i3_reg_3311) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then 
                ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4 <= one_out_3_1_phi_fu_1352_p4;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_3311)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then 
                ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4 <= one_out_2_1_1_fu_2722_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4 <= ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and (ap_const_lv1_0 = sel_tmp1_i6_reg_3323) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then 
                ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4 <= one_out_3_2_cast_fu_2862_p1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4 <= ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_reg_1258pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i_reg_3295)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_one_out_3_reg_1258pp0_it3 <= p_pn_in_fu_2287_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_one_out_3_reg_1258pp0_it3 <= ap_reg_phiprechg_one_out_3_reg_1258pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i8_reg_3299)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = L_read_read_fu_172_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3 <= w_conv2_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i8_reg_3299)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and (ap_const_lv1_0 = L_read_read_fu_172_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3 <= w_conv1_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3 <= ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_3303)) and not((ap_const_lv1_0 = L_read_read_fu_172_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3 <= w_conv2_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_3303)) and (ap_const_lv1_0 = L_read_read_fu_172_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3 <= w_conv1_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_3307)) and not((ap_const_lv1_0 = L_read_read_fu_172_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3 <= w_conv2_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_3307)) and (ap_const_lv1_0 = L_read_read_fu_172_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3 <= w_conv1_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_3311)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = L_read_read_fu_172_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3 <= w_conv2_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_3311)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and (ap_const_lv1_0 = L_read_read_fu_172_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3 <= w_conv1_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_3315)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = L_read_read_fu_172_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3 <= w_conv2_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_3315)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and (ap_const_lv1_0 = L_read_read_fu_172_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3 <= w_conv1_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_884) then
                if (ap_sig_822) then 
                    ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4 <= w_conv2_q0;
                elsif (ap_sig_818) then 
                    ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4 <= w_conv1_q0;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4 <= ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it3;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_884) then
                if (ap_sig_830) then 
                    ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4 <= w_conv2_q1;
                elsif (ap_sig_826) then 
                    ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4 <= w_conv1_q1;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4 <= ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it3;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_3327)) and not((ap_const_lv1_0 = L_read_read_fu_172_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4 <= w_conv2_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_3327)) and (ap_const_lv1_0 = L_read_read_fu_172_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4 <= w_conv1_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4 <= ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i_reg_3295)) and not((ap_const_lv1_0 = L_read_read_fu_172_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3 <= w_conv2_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i_reg_3295)) and (ap_const_lv1_0 = L_read_read_fu_172_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3 <= w_conv1_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3 <= ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it2;
            end if; 
        end if;
    end process;

    m_reg_1215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_31_reg_3337)))) then 
                m_reg_1215 <= m_4_reg_3341;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                m_reg_1215 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    n_reg_1170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond_fu_1614_p2)))) then 
                n_reg_1170 <= n_2_reg_3187;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                n_reg_1170 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    phi_mul1_reg_1238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_31_reg_3337)))) then 
                phi_mul1_reg_1238 <= next_mul1_reg_3346;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                phi_mul1_reg_1238 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_1226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_31_reg_3337)))) then 
                phi_mul_reg_1226 <= next_mul_reg_3403;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                phi_mul_reg_1226 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    sum_reg_1203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then 
                sum_reg_1203 <= sum_1_fu_2977_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                sum_reg_1203 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    x_assign_reg_1181_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond3_fu_1676_p2)))) then 
                x_assign_reg_1181 <= x_reg_3205;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_28_fu_1594_p2)))) then 
                x_assign_reg_1181 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    y_assign_reg_1192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st49_fsm_29)) then 
                y_assign_reg_1192 <= y_reg_3277;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond_fu_1614_p2))) then 
                y_assign_reg_1192 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                    I_cast5_reg_3151(5 downto 0) <= I_cast5_fu_1572_p1(5 downto 0);
                    I_cast7_reg_3171(5 downto 0) <= I_cast7_fu_1586_p1(5 downto 0);
                    N_cast_reg_3156(6 downto 0) <= N_cast_fu_1576_p1(6 downto 0);
                    O_cast105_cast_reg_3141(4 downto 0) <= O_cast105_cast_fu_1564_p1(4 downto 0);
                    O_cast106_cast_reg_3136(4 downto 0) <= O_cast106_cast_fu_1560_p1(4 downto 0);
                O_reg_3130 <= O_fu_1554_p2;
                tmp_54_reg_3146 <= tmp_54_fu_1568_p1;
                tmp_i_reg_3161 <= tmp_i_fu_1580_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then
                ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it3;
                ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it3;
                ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it3;
                ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it3;
                ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it4 <= ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it3;
                ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it4 <= ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it3;
                ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it4 <= ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it3;
                ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it4 <= ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it3;
                ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it4 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3;
                ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it4 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3;
                ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it4 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3;
                ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it4 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then
                ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter1 <= i_index_0_1_reg_3373;
                ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter2 <= ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter1;
                ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter3 <= ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter2;
                ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter1 <= i_index_0_2_reg_3379;
                ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter2 <= ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter1;
                ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter3 <= ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter2;
                ap_reg_ppstg_i_index_1_reg_3385_pp0_iter1 <= i_index_1_reg_3385;
                ap_reg_ppstg_i_index_1_reg_3385_pp0_iter2 <= ap_reg_ppstg_i_index_1_reg_3385_pp0_iter1;
                ap_reg_ppstg_i_index_reg_3367_pp0_iter1 <= i_index_reg_3367;
                ap_reg_ppstg_i_index_reg_3367_pp0_iter2 <= ap_reg_ppstg_i_index_reg_3367_pp0_iter1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then
                ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter1 <= i_index_1_1_reg_3391;
                ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter2 <= ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter1;
                ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter3 <= ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter2;
                ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter1 <= i_index_1_2_reg_3397;
                ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter2 <= ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter1;
                ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter3 <= ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then
                ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter1 <= i_index_2_1_reg_3424;
                ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter2 <= ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter1;
                ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter1 <= i_index_2_2_reg_3430;
                ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter2 <= ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter1;
                ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter3 <= ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter2;
                ap_reg_ppstg_i_index_2_reg_3418_pp0_iter1 <= i_index_2_reg_3418;
                ap_reg_ppstg_i_index_2_reg_3418_pp0_iter2 <= ap_reg_ppstg_i_index_2_reg_3418_pp0_iter1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then
                ap_reg_ppstg_tmp_31_reg_3337_pp0_iter1 <= tmp_31_reg_3337;
                ap_reg_ppstg_tmp_31_reg_3337_pp0_iter2 <= ap_reg_ppstg_tmp_31_reg_3337_pp0_iter1;
                ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3 <= ap_reg_ppstg_tmp_31_reg_3337_pp0_iter2;
                ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4 <= ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3;
                ap_reg_ppstg_tmp_34_reg_3351_pp0_iter1 <= tmp_34_reg_3351;
                ap_reg_ppstg_tmp_34_reg_3351_pp0_iter2 <= ap_reg_ppstg_tmp_34_reg_3351_pp0_iter1;
                tmp_31_reg_3337 <= tmp_31_fu_1896_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st47_fsm_27)) then
                arrayNo1_reg_4194 <= arrayNo1_fu_3012_p1;
                output_0_addr_reg_4210 <= newIndex6_reg_4142(10 - 1 downto 0);
                output_1_addr_reg_4215 <= newIndex6_reg_4142(10 - 1 downto 0);
                output_2_addr_reg_4220 <= newIndex6_reg_4142(10 - 1 downto 0);
                output_3_addr_reg_4225 <= newIndex6_reg_4142(10 - 1 downto 0);
                output_4_addr_reg_4230 <= newIndex6_reg_4142(10 - 1 downto 0);
                output_5_addr_reg_4235 <= newIndex6_reg_4142(10 - 1 downto 0);
                output_6_addr_reg_4240 <= newIndex6_reg_4142(10 - 1 downto 0);
                output_7_addr_reg_4245 <= newIndex6_reg_4142(10 - 1 downto 0);
                tmp_37_reg_4198 <= tmp_37_fu_3045_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i8_reg_3299)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_31_reg_3337)))) then
                i_index_0_1_reg_3373 <= i_index_0_1_fu_1959_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_3303)))) then
                i_index_0_2_reg_3379 <= i_index_0_2_fu_1973_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_3311)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then
                i_index_1_1_reg_3391 <= i_index_1_1_fu_2007_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_31_reg_3337)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_3315)))) then
                i_index_1_2_reg_3397 <= i_index_1_2_fu_2021_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_3307)))) then
                i_index_1_reg_3385 <= i_index_1_fu_1978_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then
                i_index_2_1_reg_3424 <= i_index_2_1_fu_2069_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_3327)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then
                i_index_2_2_reg_3430 <= i_index_2_2_fu_2088_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i5_reg_3319)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then
                i_index_2_reg_3418 <= i_index_2_fu_2059_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i_reg_3295)))) then
                i_index_reg_3367 <= i_index_fu_1940_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then
                m_4_reg_3341 <= m_4_fu_1901_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then
                mac_num_3_2_1_reg_4122 <= mac_num_3_2_1_fu_2891_p2;
                one_out_2_2_1_reg_4117 <= one_out_2_2_1_fu_2885_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                n_2_reg_3187 <= n_2_fu_1599_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_28_fu_1594_p2)))) then
                    n_cast1_reg_3192(5 downto 0) <= n_cast1_fu_1605_p1(5 downto 0);
                tmp_s_reg_3197 <= tmp_s_fu_1609_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then
                    newIndex6_reg_4142(12 downto 0) <= newIndex6_fu_3000_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((tmp_31_fu_1896_p2 = ap_const_lv1_0)))) then
                next_mul1_reg_3346 <= next_mul1_fu_1907_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_31_reg_3337)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then
                next_mul_reg_3403 <= next_mul_fu_2026_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond_fu_1614_p2))) then
                notlhs_i3_reg_3246 <= notlhs_i3_fu_1654_p2;
                notlhs_i6_reg_3260 <= notlhs_i6_fu_1665_p2;
                notlhs_i_reg_3232 <= notlhs_i_fu_1643_p2;
                sel_tmp_i2_reg_3253 <= sel_tmp_i2_fu_1659_p2;
                sel_tmp_i5_reg_3267 <= sel_tmp_i5_fu_1670_p2;
                sel_tmp_i_reg_3239 <= sel_tmp_i_fu_1648_p2;
                    tmp_51_1_cast1_reg_3218(4 downto 0) <= tmp_51_1_cast1_fu_1629_p1(4 downto 0);
                    tmp_51_2_cast1_reg_3225(4 downto 0) <= tmp_51_2_cast1_fu_1639_p1(4 downto 0);
                    x_cast_reg_3210(4 downto 0) <= x_cast_fu_1625_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                o_index_reg_3331 <= o_index_fu_1888_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((tmp_31_fu_1896_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = sel_tmp1_i8_reg_3299))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_3311))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_31_reg_3337)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323))))) then
                reg_1542 <= grp_fu_1525_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((tmp_31_fu_1896_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_3303))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_3315))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_31_reg_3337)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_3327))))) then
                reg_1546 <= grp_fu_1537_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_1676_p2))) then
                sel_tmp1_i1_reg_3303 <= sel_tmp1_i1_fu_1786_p2;
                sel_tmp1_i2_reg_3307 <= sel_tmp1_i2_fu_1802_p2;
                sel_tmp1_i3_reg_3311 <= sel_tmp1_i3_fu_1818_p2;
                sel_tmp1_i4_reg_3315 <= sel_tmp1_i4_fu_1834_p2;
                sel_tmp1_i5_reg_3319 <= sel_tmp1_i5_fu_1850_p2;
                sel_tmp1_i6_reg_3323 <= sel_tmp1_i6_fu_1866_p2;
                sel_tmp1_i7_reg_3327 <= sel_tmp1_i7_fu_1882_p2;
                sel_tmp1_i8_reg_3299 <= sel_tmp1_i8_fu_1759_p2;
                sel_tmp1_i_reg_3295 <= sel_tmp1_i_fu_1732_p2;
                tmp5_reg_3290 <= tmp5_fu_1700_p2;
                    y_cast_reg_3282(4 downto 0) <= y_cast_fu_1687_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((tmp_31_fu_1896_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_3307)))) then
                tmp7_1_reg_3362 <= tmp7_1_fu_1935_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_31_reg_3337)) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then
                tmp7_2_1_reg_3413 <= tmp7_2_1_fu_2054_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_31_reg_3337)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i5_reg_3319)))) then
                tmp7_2_reg_3408 <= tmp7_2_fu_2045_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((tmp_31_fu_1896_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = sel_tmp1_i_reg_3295)))) then
                tmp7_reg_3357 <= tmp7_fu_1921_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((tmp_31_fu_1896_p2 = ap_const_lv1_0)))) then
                tmp_34_reg_3351 <= tmp_34_fu_1912_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter2)))) then
                tmp_35_reg_3436 <= tmp_35_fu_2112_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i1_reg_3303)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_44_reg_3807 <= tmp_44_fu_2466_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_3307)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_45_reg_3732 <= tmp_45_fu_2324_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_3311)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_46_reg_3942 <= tmp_46_fu_2581_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_3315)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_47_reg_3947 <= tmp_47_fu_2610_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i5_reg_3319)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then
                tmp_48_reg_4057 <= tmp_48_fu_2741_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then
                tmp_49_reg_4062 <= tmp_49_fu_2770_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_3327)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then
                tmp_50_reg_4127 <= tmp_50_fu_2904_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_10)) then
                tmp_55_reg_4137 <= mul3_fu_3051_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i_reg_3295)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_56_reg_3467 <= mul_fu_3107_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i8_reg_3299)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_57_reg_3557 <= mul2_fu_3114_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_3303)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_58_reg_3562 <= mul5_fu_3079_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_3307)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_59_reg_3502 <= mul8_fu_3086_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i3_reg_3311)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_60_reg_3737 <= mul4_fu_3093_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i4_reg_3315)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_61_reg_3752 <= mul6_fu_3100_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i5_reg_3319)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_62_reg_3892 <= mul7_fu_3058_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_63_reg_3907 <= mul9_fu_3072_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_3327)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)))) then
                tmp_64_reg_4032 <= mul1_fu_3065_p2(27 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                x_reg_3205 <= x_fu_1619_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                y_reg_3277 <= y_fu_1681_p2;
            end if;
        end if;
    end process;
    O_cast106_cast_reg_3136(12 downto 5) <= "00000000";
    O_cast105_cast_reg_3141(8 downto 5) <= "0000";
    I_cast5_reg_3151(8 downto 6) <= "000";
    N_cast_reg_3156(8 downto 7) <= "00";
    I_cast7_reg_3171(12 downto 6) <= "0000000";
    n_cast1_reg_3192(8 downto 6) <= "000";
    x_cast_reg_3210(12 downto 5) <= "00000000";
    tmp_51_1_cast1_reg_3218(12 downto 5) <= "00000000";
    tmp_51_2_cast1_reg_3225(12 downto 5) <= "00000000";
    y_cast_reg_3282(8 downto 5) <= "0000";
    newIndex6_reg_4142(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, tmp_31_fu_1896_p2, ap_sig_cseq_ST_pp0_stg3_fsm_8, tmp_28_fu_1594_p2, exitcond_fu_1614_p2, exitcond3_fu_1676_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = tmp_28_fu_1594_p2)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = exitcond_fu_1614_p2))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_lv1_0 = exitcond3_fu_1676_p2))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
            when ap_ST_pp0_stg0_fsm_5 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (tmp_31_fu_1896_p2 = ap_const_lv1_0) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st30_fsm_10;
                end if;
            when ap_ST_pp0_stg1_fsm_6 => 
                ap_NS_fsm <= ap_ST_pp0_stg2_fsm_7;
            when ap_ST_pp0_stg2_fsm_7 => 
                ap_NS_fsm <= ap_ST_pp0_stg3_fsm_8;
            when ap_ST_pp0_stg3_fsm_8 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st30_fsm_10;
                end if;
            when ap_ST_pp0_stg4_fsm_9 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
            when ap_ST_st30_fsm_10 => 
                ap_NS_fsm <= ap_ST_st31_fsm_11;
            when ap_ST_st31_fsm_11 => 
                ap_NS_fsm <= ap_ST_st32_fsm_12;
            when ap_ST_st32_fsm_12 => 
                ap_NS_fsm <= ap_ST_st33_fsm_13;
            when ap_ST_st33_fsm_13 => 
                ap_NS_fsm <= ap_ST_st34_fsm_14;
            when ap_ST_st34_fsm_14 => 
                ap_NS_fsm <= ap_ST_st35_fsm_15;
            when ap_ST_st35_fsm_15 => 
                ap_NS_fsm <= ap_ST_st36_fsm_16;
            when ap_ST_st36_fsm_16 => 
                ap_NS_fsm <= ap_ST_st37_fsm_17;
            when ap_ST_st37_fsm_17 => 
                ap_NS_fsm <= ap_ST_st38_fsm_18;
            when ap_ST_st38_fsm_18 => 
                ap_NS_fsm <= ap_ST_st39_fsm_19;
            when ap_ST_st39_fsm_19 => 
                ap_NS_fsm <= ap_ST_st40_fsm_20;
            when ap_ST_st40_fsm_20 => 
                ap_NS_fsm <= ap_ST_st41_fsm_21;
            when ap_ST_st41_fsm_21 => 
                ap_NS_fsm <= ap_ST_st42_fsm_22;
            when ap_ST_st42_fsm_22 => 
                ap_NS_fsm <= ap_ST_st43_fsm_23;
            when ap_ST_st43_fsm_23 => 
                ap_NS_fsm <= ap_ST_st44_fsm_24;
            when ap_ST_st44_fsm_24 => 
                ap_NS_fsm <= ap_ST_st45_fsm_25;
            when ap_ST_st45_fsm_25 => 
                ap_NS_fsm <= ap_ST_st46_fsm_26;
            when ap_ST_st46_fsm_26 => 
                ap_NS_fsm <= ap_ST_st47_fsm_27;
            when ap_ST_st47_fsm_27 => 
                ap_NS_fsm <= ap_ST_st48_fsm_28;
            when ap_ST_st48_fsm_28 => 
                ap_NS_fsm <= ap_ST_st49_fsm_29;
            when ap_ST_st49_fsm_29 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    I_cast5_fu_1572_p1 <= std_logic_vector(resize(unsigned(I),9));
    I_cast7_fu_1586_p1 <= std_logic_vector(resize(unsigned(I),13));
    L_read_read_fu_172_p2 <= L;
    N_cast_fu_1576_p1 <= std_logic_vector(resize(unsigned(N),9));
    O_cast105_cast_fu_1564_p1 <= std_logic_vector(resize(unsigned(O_fu_1554_p2),9));
    O_cast106_cast_fu_1560_p1 <= std_logic_vector(resize(unsigned(O_fu_1554_p2),13));
    O_fu_1554_p2 <= std_logic_vector(signed(ap_const_lv5_1E) + signed(tmp_53_fu_1550_p1));

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st2_fsm_1, tmp_28_fu_1594_p2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_28_fu_1594_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, tmp_28_fu_1594_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_28_fu_1594_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it3 <= "XX";
    ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it3 <= "XX";
    ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it3 <= "XXX";
    ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it3 <= "XXX";
    ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it3 <= "XXX";
    ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it3 <= "XXXX";
    ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it3 <= "XXXX";
    ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it3 <= "XXX";
    ap_reg_phiprechg_mac_num_2_reg_1269pp0_it2 <= ap_const_lv1_0;
    ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it3 <= "XX";
    ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it3 <= "XX";
    ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it3 <= "XXX";
    ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it3 <= "XXX";
    ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it3 <= "XXX";
    ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it3 <= "XXXX";
    ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it3 <= "XXXX";
    ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it3 <= "XXX";
    ap_reg_phiprechg_one_out_3_reg_1258pp0_it2 <= ap_const_lv1_0;
    ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it3 <= "X";
    ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it3 <= "X";
    ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it3 <= "X";
    ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it2 <= "X";

    ap_sig_1008_assign_proc : process(ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)
    begin
                ap_sig_1008 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)));
    end process;


    ap_sig_1015_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1015 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_1024_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1024 <= (ap_const_lv1_1 = ap_CS_fsm(26 downto 26));
    end process;


    ap_sig_1049_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1049 <= (ap_const_lv1_1 = ap_CS_fsm(27 downto 27));
    end process;


    ap_sig_1090_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1090 <= (ap_const_lv1_1 = ap_CS_fsm(29 downto 29));
    end process;


    ap_sig_1126_assign_proc : process(sel_tmp1_i8_reg_3299, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)
    begin
                ap_sig_1126 <= ((ap_const_lv1_0 = sel_tmp1_i8_reg_3299) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)));
    end process;


    ap_sig_1293_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1293 <= (ap_const_lv1_1 = ap_CS_fsm(28 downto 28));
    end process;


    ap_sig_2422_assign_proc : process(ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)
    begin
                ap_sig_2422 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)));
    end process;


    ap_sig_2424_assign_proc : process(ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)
    begin
                ap_sig_2424 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)));
    end process;


    ap_sig_323_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_323 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_350_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_350 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_367_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_367 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_394_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_394 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_433_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_433 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_450_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_450 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_47_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_47 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_480_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_480 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_508_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_508 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_603_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_603 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_711_assign_proc : process(sel_tmp1_i8_reg_3299, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)
    begin
                ap_sig_711 <= (not((ap_const_lv1_0 = sel_tmp1_i8_reg_3299)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)));
    end process;


    ap_sig_818_assign_proc : process(L_read_read_fu_172_p2, sel_tmp1_i5_reg_3319, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)
    begin
                ap_sig_818 <= (not((ap_const_lv1_0 = sel_tmp1_i5_reg_3319)) and (ap_const_lv1_0 = L_read_read_fu_172_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)));
    end process;


    ap_sig_822_assign_proc : process(L_read_read_fu_172_p2, sel_tmp1_i5_reg_3319, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)
    begin
                ap_sig_822 <= (not((ap_const_lv1_0 = sel_tmp1_i5_reg_3319)) and not((ap_const_lv1_0 = L_read_read_fu_172_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)));
    end process;


    ap_sig_826_assign_proc : process(sel_tmp1_i6_reg_3323, L_read_read_fu_172_p2, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)
    begin
                ap_sig_826 <= (not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323)) and (ap_const_lv1_0 = L_read_read_fu_172_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)));
    end process;


    ap_sig_830_assign_proc : process(sel_tmp1_i6_reg_3323, L_read_read_fu_172_p2, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)
    begin
                ap_sig_830 <= (not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323)) and not((ap_const_lv1_0 = L_read_read_fu_172_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3)));
    end process;


    ap_sig_884_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
                ap_sig_884 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_5_assign_proc : process(ap_sig_323)
    begin
        if (ap_sig_323) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg1_fsm_6_assign_proc : process(ap_sig_350)
    begin
        if (ap_sig_350) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg2_fsm_7_assign_proc : process(ap_sig_367)
    begin
        if (ap_sig_367) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg3_fsm_8_assign_proc : process(ap_sig_394)
    begin
        if (ap_sig_394) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg4_fsm_9_assign_proc : process(ap_sig_603)
    begin
        if (ap_sig_603) then 
            ap_sig_cseq_ST_pp0_stg4_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg4_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_47)
    begin
        if (ap_sig_47) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_433)
    begin
        if (ap_sig_433) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st30_fsm_10_assign_proc : process(ap_sig_1015)
    begin
        if (ap_sig_1015) then 
            ap_sig_cseq_ST_st30_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st30_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_450)
    begin
        if (ap_sig_450) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st46_fsm_26_assign_proc : process(ap_sig_1024)
    begin
        if (ap_sig_1024) then 
            ap_sig_cseq_ST_st46_fsm_26 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st46_fsm_26 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st47_fsm_27_assign_proc : process(ap_sig_1049)
    begin
        if (ap_sig_1049) then 
            ap_sig_cseq_ST_st47_fsm_27 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st47_fsm_27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st48_fsm_28_assign_proc : process(ap_sig_1293)
    begin
        if (ap_sig_1293) then 
            ap_sig_cseq_ST_st48_fsm_28 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st48_fsm_28 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st49_fsm_29_assign_proc : process(ap_sig_1090)
    begin
        if (ap_sig_1090) then 
            ap_sig_cseq_ST_st49_fsm_29 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st49_fsm_29 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_480)
    begin
        if (ap_sig_480) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_508)
    begin
        if (ap_sig_508) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;

        arrayNo1_fu_3012_p1 <= std_logic_vector(resize(signed(tmp_55_reg_4137),13));

        arrayNo2_fu_2574_p1 <= std_logic_vector(resize(signed(tmp_60_reg_3737),13));

        arrayNo3_fu_2252_p1 <= std_logic_vector(resize(signed(tmp_56_reg_3467),13));

        arrayNo4_fu_2603_p1 <= std_logic_vector(resize(signed(tmp_61_reg_3752),13));

        arrayNo5_fu_2400_p1 <= std_logic_vector(resize(signed(tmp_57_reg_3557),13));

        arrayNo6_fu_2734_p1 <= std_logic_vector(resize(signed(tmp_62_reg_3892),13));

        arrayNo7_fu_2459_p1 <= std_logic_vector(resize(signed(tmp_58_reg_3562),13));

        arrayNo8_fu_2763_p1 <= std_logic_vector(resize(signed(tmp_63_reg_3907),13));

        arrayNo9_fu_2317_p1 <= std_logic_vector(resize(signed(tmp_59_reg_3502),13));

        arrayNo_fu_2897_p1 <= std_logic_vector(resize(signed(tmp_64_reg_4032),13));

    exitcond3_fu_1676_p2 <= "1" when (y_assign_reg_1192 = O_reg_3130) else "0";
    exitcond_fu_1614_p2 <= "1" when (x_assign_reg_1181 = O_reg_3130) else "0";

    grp_fu_1512_p0_assign_proc : process(phi_mul_reg_1226, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg3_fsm_8, phi_mul_phi_fu_1230_p4)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                grp_fu_1512_p0 <= phi_mul_reg_1226;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                grp_fu_1512_p0 <= phi_mul_phi_fu_1230_p4;
            else 
                grp_fu_1512_p0 <= "XXXXXXXXX";
            end if;
        else 
            grp_fu_1512_p0 <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fu_1512_p2 <= std_logic_vector(unsigned(grp_fu_1512_p0) + unsigned(y_cast_reg_3282));

    grp_fu_1518_p0_assign_proc : process(phi_mul_reg_1226, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, phi_mul_phi_fu_1230_p4)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)))) then 
            grp_fu_1518_p0 <= phi_mul_reg_1226;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            grp_fu_1518_p0 <= phi_mul_phi_fu_1230_p4;
        else 
            grp_fu_1518_p0 <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fu_1518_p2 <= std_logic_vector(unsigned(grp_fu_1518_p0) + unsigned(ap_const_lv9_1));
    grp_fu_1525_p2 <= std_logic_vector(unsigned(y_cast_reg_3282) + unsigned(grp_fu_1518_p2));

    grp_fu_1530_p0_assign_proc : process(phi_mul_reg_1226, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg3_fsm_8, phi_mul_phi_fu_1230_p4)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)))) then 
            grp_fu_1530_p0 <= phi_mul_reg_1226;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            grp_fu_1530_p0 <= phi_mul_phi_fu_1230_p4;
        else 
            grp_fu_1530_p0 <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fu_1530_p2 <= std_logic_vector(unsigned(grp_fu_1530_p0) + unsigned(ap_const_lv9_2));
    grp_fu_1537_p2 <= std_logic_vector(unsigned(y_cast_reg_3282) + unsigned(grp_fu_1530_p2));
    grp_fu_1944_p0 <= std_logic_vector(unsigned(tmp7_reg_3357) + unsigned(x_cast_reg_3210));
    grp_fu_1944_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    grp_fu_1982_p0 <= std_logic_vector(unsigned(tmp7_1_reg_3362) + unsigned(tmp_51_1_cast1_reg_3218));
    grp_fu_1982_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    grp_fu_1988_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    grp_fu_1993_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    grp_fu_2031_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    grp_fu_2036_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    grp_fu_2063_p0 <= std_logic_vector(unsigned(tmp7_2_reg_3408) + unsigned(tmp_51_2_cast1_reg_3225));
    grp_fu_2063_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    grp_fu_2073_p0 <= std_logic_vector(unsigned(tmp7_2_1_reg_3413) + unsigned(tmp_51_2_cast1_reg_3225));
    grp_fu_2073_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    grp_fu_2093_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    grp_fu_2995_p1 <= ap_const_lv13_288(11 - 1 downto 0);
    i_index_0_1_fu_1959_p2 <= std_logic_vector(unsigned(tmp7_0_1_fu_1954_p2) + unsigned(x_cast_reg_3210));
    i_index_0_2_fu_1973_p2 <= std_logic_vector(unsigned(tmp7_0_2_fu_1968_p2) + unsigned(x_cast_reg_3210));
    i_index_1_1_fu_2007_p2 <= std_logic_vector(unsigned(tmp7_1_1_fu_2002_p2) + unsigned(tmp_51_1_cast1_reg_3218));
    i_index_1_2_fu_2021_p2 <= std_logic_vector(unsigned(tmp7_1_2_fu_2016_p2) + unsigned(tmp_51_1_cast1_reg_3218));
    i_index_1_fu_1978_p2 <= std_logic_vector(unsigned(tmp7_1_reg_3362) + unsigned(tmp_51_1_cast1_reg_3218));
    i_index_2_1_fu_2069_p2 <= std_logic_vector(unsigned(tmp7_2_1_reg_3413) + unsigned(tmp_51_2_cast1_reg_3225));
    i_index_2_2_fu_2088_p2 <= std_logic_vector(unsigned(tmp7_2_2_fu_2083_p2) + unsigned(tmp_51_2_cast1_reg_3225));
    i_index_2_fu_2059_p2 <= std_logic_vector(unsigned(tmp7_2_reg_3408) + unsigned(tmp_51_2_cast1_reg_3225));
    i_index_fu_1940_p2 <= std_logic_vector(unsigned(tmp7_reg_3357) + unsigned(x_cast_reg_3210));

    input_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex10_fu_2218_p1, newIndex4_fu_2305_p1, newIndex14_fu_2500_p1, newIndex16_fu_2632_p1, newIndex19_fu_2792_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_0_address0 <= newIndex19_fu_2792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_0_address0 <= newIndex16_fu_2632_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_0_address0 <= newIndex14_fu_2500_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_0_address0 <= newIndex4_fu_2305_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_0_address0 <= newIndex10_fu_2218_p1(10 - 1 downto 0);
        else 
            input_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex8_fu_2182_p1, newIndex2_fu_2293_p1, newIndex12_fu_2488_p1, newIndex18_fu_2644_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_0_address1 <= newIndex18_fu_2644_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_0_address1 <= newIndex12_fu_2488_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_0_address1 <= newIndex2_fu_2293_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_0_address1 <= newIndex8_fu_2182_p1(10 - 1 downto 0);
        else 
            input_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_0_ce0 <= ap_const_logic_1;
        else 
            input_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_0_ce1 <= ap_const_logic_1;
        else 
            input_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex10_fu_2218_p1, newIndex4_fu_2305_p1, newIndex14_fu_2500_p1, newIndex16_fu_2632_p1, newIndex19_fu_2792_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_1_address0 <= newIndex19_fu_2792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_1_address0 <= newIndex16_fu_2632_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_1_address0 <= newIndex14_fu_2500_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_1_address0 <= newIndex4_fu_2305_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_1_address0 <= newIndex10_fu_2218_p1(10 - 1 downto 0);
        else 
            input_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_1_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex8_fu_2182_p1, newIndex2_fu_2293_p1, newIndex12_fu_2488_p1, newIndex18_fu_2644_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_1_address1 <= newIndex18_fu_2644_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_1_address1 <= newIndex12_fu_2488_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_1_address1 <= newIndex2_fu_2293_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_1_address1 <= newIndex8_fu_2182_p1(10 - 1 downto 0);
        else 
            input_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_1_ce0 <= ap_const_logic_1;
        else 
            input_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_1_ce1 <= ap_const_logic_1;
        else 
            input_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex10_fu_2218_p1, newIndex4_fu_2305_p1, newIndex14_fu_2500_p1, newIndex16_fu_2632_p1, newIndex19_fu_2792_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_2_address0 <= newIndex19_fu_2792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_2_address0 <= newIndex16_fu_2632_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_2_address0 <= newIndex14_fu_2500_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_2_address0 <= newIndex4_fu_2305_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_2_address0 <= newIndex10_fu_2218_p1(10 - 1 downto 0);
        else 
            input_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_2_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex8_fu_2182_p1, newIndex2_fu_2293_p1, newIndex12_fu_2488_p1, newIndex18_fu_2644_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_2_address1 <= newIndex18_fu_2644_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_2_address1 <= newIndex12_fu_2488_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_2_address1 <= newIndex2_fu_2293_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_2_address1 <= newIndex8_fu_2182_p1(10 - 1 downto 0);
        else 
            input_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_2_ce0 <= ap_const_logic_1;
        else 
            input_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_2_ce1 <= ap_const_logic_1;
        else 
            input_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex10_fu_2218_p1, newIndex4_fu_2305_p1, newIndex14_fu_2500_p1, newIndex16_fu_2632_p1, newIndex19_fu_2792_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_3_address0 <= newIndex19_fu_2792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_3_address0 <= newIndex16_fu_2632_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_3_address0 <= newIndex14_fu_2500_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_3_address0 <= newIndex4_fu_2305_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_3_address0 <= newIndex10_fu_2218_p1(10 - 1 downto 0);
        else 
            input_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_3_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex8_fu_2182_p1, newIndex2_fu_2293_p1, newIndex12_fu_2488_p1, newIndex18_fu_2644_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_3_address1 <= newIndex18_fu_2644_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_3_address1 <= newIndex12_fu_2488_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_3_address1 <= newIndex2_fu_2293_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_3_address1 <= newIndex8_fu_2182_p1(10 - 1 downto 0);
        else 
            input_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_3_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_3_ce0 <= ap_const_logic_1;
        else 
            input_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_3_ce1 <= ap_const_logic_1;
        else 
            input_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_4_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex10_fu_2218_p1, newIndex4_fu_2305_p1, newIndex14_fu_2500_p1, newIndex16_fu_2632_p1, newIndex19_fu_2792_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_4_address0 <= newIndex19_fu_2792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_4_address0 <= newIndex16_fu_2632_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_4_address0 <= newIndex14_fu_2500_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_4_address0 <= newIndex4_fu_2305_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_4_address0 <= newIndex10_fu_2218_p1(10 - 1 downto 0);
        else 
            input_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_4_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex8_fu_2182_p1, newIndex2_fu_2293_p1, newIndex12_fu_2488_p1, newIndex18_fu_2644_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_4_address1 <= newIndex18_fu_2644_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_4_address1 <= newIndex12_fu_2488_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_4_address1 <= newIndex2_fu_2293_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_4_address1 <= newIndex8_fu_2182_p1(10 - 1 downto 0);
        else 
            input_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_4_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_4_ce0 <= ap_const_logic_1;
        else 
            input_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_4_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_4_ce1 <= ap_const_logic_1;
        else 
            input_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_5_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex10_fu_2218_p1, newIndex4_fu_2305_p1, newIndex14_fu_2500_p1, newIndex16_fu_2632_p1, newIndex19_fu_2792_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_5_address0 <= newIndex19_fu_2792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_5_address0 <= newIndex16_fu_2632_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_5_address0 <= newIndex14_fu_2500_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_5_address0 <= newIndex4_fu_2305_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_5_address0 <= newIndex10_fu_2218_p1(10 - 1 downto 0);
        else 
            input_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_5_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex8_fu_2182_p1, newIndex2_fu_2293_p1, newIndex12_fu_2488_p1, newIndex18_fu_2644_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_5_address1 <= newIndex18_fu_2644_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_5_address1 <= newIndex12_fu_2488_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_5_address1 <= newIndex2_fu_2293_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_5_address1 <= newIndex8_fu_2182_p1(10 - 1 downto 0);
        else 
            input_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_5_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_5_ce0 <= ap_const_logic_1;
        else 
            input_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_5_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_5_ce1 <= ap_const_logic_1;
        else 
            input_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_6_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex10_fu_2218_p1, newIndex4_fu_2305_p1, newIndex14_fu_2500_p1, newIndex16_fu_2632_p1, newIndex19_fu_2792_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_6_address0 <= newIndex19_fu_2792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_6_address0 <= newIndex16_fu_2632_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_6_address0 <= newIndex14_fu_2500_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_6_address0 <= newIndex4_fu_2305_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_6_address0 <= newIndex10_fu_2218_p1(10 - 1 downto 0);
        else 
            input_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_6_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex8_fu_2182_p1, newIndex2_fu_2293_p1, newIndex12_fu_2488_p1, newIndex18_fu_2644_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_6_address1 <= newIndex18_fu_2644_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_6_address1 <= newIndex12_fu_2488_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_6_address1 <= newIndex2_fu_2293_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_6_address1 <= newIndex8_fu_2182_p1(10 - 1 downto 0);
        else 
            input_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_6_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_6_ce0 <= ap_const_logic_1;
        else 
            input_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_6_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_6_ce1 <= ap_const_logic_1;
        else 
            input_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_7_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex10_fu_2218_p1, newIndex4_fu_2305_p1, newIndex14_fu_2500_p1, newIndex16_fu_2632_p1, newIndex19_fu_2792_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_7_address0 <= newIndex19_fu_2792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_7_address0 <= newIndex16_fu_2632_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_7_address0 <= newIndex14_fu_2500_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_7_address0 <= newIndex4_fu_2305_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_7_address0 <= newIndex10_fu_2218_p1(10 - 1 downto 0);
        else 
            input_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_7_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex8_fu_2182_p1, newIndex2_fu_2293_p1, newIndex12_fu_2488_p1, newIndex18_fu_2644_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_7_address1 <= newIndex18_fu_2644_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_7_address1 <= newIndex12_fu_2488_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_7_address1 <= newIndex2_fu_2293_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_7_address1 <= newIndex8_fu_2182_p1(10 - 1 downto 0);
        else 
            input_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_7_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_7_ce0 <= ap_const_logic_1;
        else 
            input_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_7_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_7_ce1 <= ap_const_logic_1;
        else 
            input_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    m_4_fu_1901_p2 <= std_logic_vector(unsigned(m_phi_fu_1219_p4) + unsigned(ap_const_lv5_1));
    m_cast_fu_1892_p1 <= std_logic_vector(resize(unsigned(m_phi_fu_1219_p4),6));

    m_phi_fu_1219_p4_assign_proc : process(m_reg_1215, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it1, tmp_31_reg_3337, m_4_reg_3341)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_31_reg_3337)))) then 
            m_phi_fu_1219_p4 <= m_4_reg_3341;
        else 
            m_phi_fu_1219_p4 <= m_reg_1215;
        end if; 
    end process;

    mac_num_2_0_2_cast_fu_2673_p1 <= std_logic_vector(resize(unsigned(ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4),3));

    mac_num_2_1_2_phi_fu_1420_p4_assign_proc : process(sel_tmp1_i4_reg_3315, ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4, mac_num_3_1_2_fu_2826_p2, ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it4, ap_sig_2422)
    begin
        if (ap_sig_2422) then
            if ((ap_const_lv1_0 = sel_tmp1_i4_reg_3315)) then 
                mac_num_2_1_2_phi_fu_1420_p4 <= ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i4_reg_3315))) then 
                mac_num_2_1_2_phi_fu_1420_p4 <= mac_num_3_1_2_fu_2826_p2;
            else 
                mac_num_2_1_2_phi_fu_1420_p4 <= ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it4;
            end if;
        else 
            mac_num_2_1_2_phi_fu_1420_p4 <= ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it4;
        end if; 
    end process;


    mac_num_2_1_phi_fu_1362_p4_assign_proc : process(sel_tmp1_i2_reg_3307, mac_num_3_1_fu_2700_p2, ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it4, mac_num_2_0_2_cast_fu_2673_p1, ap_sig_2424)
    begin
        if (ap_sig_2424) then
            if ((ap_const_lv1_0 = sel_tmp1_i2_reg_3307)) then 
                mac_num_2_1_phi_fu_1362_p4 <= mac_num_2_0_2_cast_fu_2673_p1;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i2_reg_3307))) then 
                mac_num_2_1_phi_fu_1362_p4 <= mac_num_3_1_fu_2700_p2;
            else 
                mac_num_2_1_phi_fu_1362_p4 <= ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it4;
            end if;
        else 
            mac_num_2_1_phi_fu_1362_p4 <= ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it4;
        end if; 
    end process;


    mac_num_2_2_1_phi_fu_1477_p4_assign_proc : process(ap_reg_ppiten_pp0_it4, sel_tmp1_i6_reg_3323, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4, mac_num_3_2_1_reg_4122, ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then 
            mac_num_2_2_1_phi_fu_1477_p4 <= mac_num_3_2_1_reg_4122;
        else 
            mac_num_2_2_1_phi_fu_1477_p4 <= ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4;
        end if; 
    end process;

    mac_num_2_2_2_cast_fu_2955_p1 <= std_logic_vector(resize(unsigned(mac_num_2_2_2_phi_fu_1505_p4),32));

    mac_num_2_2_2_phi_fu_1505_p4_assign_proc : process(sel_tmp1_i7_reg_3327, mac_num_2_2_1_phi_fu_1477_p4, mac_num_3_2_2_fu_2948_p2, ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it4, ap_sig_1008)
    begin
        if (ap_sig_1008) then
            if ((ap_const_lv1_0 = sel_tmp1_i7_reg_3327)) then 
                mac_num_2_2_2_phi_fu_1505_p4 <= mac_num_2_2_1_phi_fu_1477_p4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i7_reg_3327))) then 
                mac_num_2_2_2_phi_fu_1505_p4 <= mac_num_3_2_2_fu_2948_p2;
            else 
                mac_num_2_2_2_phi_fu_1505_p4 <= ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it4;
            end if;
        else 
            mac_num_2_2_2_phi_fu_1505_p4 <= ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it4;
        end if; 
    end process;

    mac_num_2_2_cast_fu_2866_p1 <= std_logic_vector(resize(unsigned(mac_num_2_2_phi_fu_1449_p4),4));

    mac_num_2_2_phi_fu_1449_p4_assign_proc : process(sel_tmp1_i5_reg_3319, mac_num_2_1_2_phi_fu_1420_p4, mac_num_3_2_fu_2855_p2, ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it4, ap_sig_2422)
    begin
        if (ap_sig_2422) then
            if ((ap_const_lv1_0 = sel_tmp1_i5_reg_3319)) then 
                mac_num_2_2_phi_fu_1449_p4 <= mac_num_2_1_2_phi_fu_1420_p4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i5_reg_3319))) then 
                mac_num_2_2_phi_fu_1449_p4 <= mac_num_3_2_fu_2855_p2;
            else 
                mac_num_2_2_phi_fu_1449_p4 <= ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it4;
            end if;
        else 
            mac_num_2_2_phi_fu_1449_p4 <= ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it4;
        end if; 
    end process;

    mac_num_2_cast_fu_2396_p1 <= std_logic_vector(resize(unsigned(ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3),2));
    mac_num_3_0_1_fu_2451_p3 <= 
        ap_const_lv2_2 when (ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3(0) = '1') else 
        ap_const_lv2_1;
    mac_num_3_0_2_fu_2568_p2 <= std_logic_vector(unsigned(ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4) + unsigned(ap_const_lv2_1));
    mac_num_3_1_1_fu_2728_p2 <= std_logic_vector(unsigned(mac_num_2_1_phi_fu_1362_p4) + unsigned(ap_const_lv3_1));
    mac_num_3_1_2_fu_2826_p2 <= std_logic_vector(unsigned(ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4) + unsigned(ap_const_lv3_1));
    mac_num_3_1_fu_2700_p2 <= std_logic_vector(unsigned(mac_num_2_0_2_cast_fu_2673_p1) + unsigned(ap_const_lv3_1));
    mac_num_3_2_1_fu_2891_p2 <= std_logic_vector(unsigned(mac_num_2_2_cast_fu_2866_p1) + unsigned(ap_const_lv4_1));
    mac_num_3_2_2_fu_2948_p2 <= std_logic_vector(unsigned(mac_num_2_2_1_phi_fu_1477_p4) + unsigned(ap_const_lv4_1));
    mac_num_3_2_fu_2855_p2 <= std_logic_vector(unsigned(mac_num_2_1_2_phi_fu_1420_p4) + unsigned(ap_const_lv3_1));
    mul1_fu_3065_p0 <= mul1_fu_3065_p00(13 - 1 downto 0);
    mul1_fu_3065_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter3),28));
    mul1_fu_3065_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    mul2_fu_3114_p0 <= mul2_fu_3114_p00(13 - 1 downto 0);
    mul2_fu_3114_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter3),28));
    mul2_fu_3114_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    mul3_fu_3051_p0 <= mul3_fu_3051_p00(13 - 1 downto 0);
    mul3_fu_3051_p00 <= std_logic_vector(resize(unsigned(o_index_reg_3331),28));
    mul3_fu_3051_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    mul4_fu_3093_p0 <= mul4_fu_3093_p00(13 - 1 downto 0);
    mul4_fu_3093_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter3),28));
    mul4_fu_3093_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    mul5_fu_3079_p0 <= mul5_fu_3079_p00(13 - 1 downto 0);
    mul5_fu_3079_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter3),28));
    mul5_fu_3079_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    mul6_fu_3100_p0 <= mul6_fu_3100_p00(13 - 1 downto 0);
    mul6_fu_3100_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter3),28));
    mul6_fu_3100_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    mul7_fu_3058_p0 <= mul7_fu_3058_p00(13 - 1 downto 0);
    mul7_fu_3058_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_index_2_reg_3418_pp0_iter2),28));
    mul7_fu_3058_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    mul8_fu_3086_p0 <= mul8_fu_3086_p00(13 - 1 downto 0);
    mul8_fu_3086_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_index_1_reg_3385_pp0_iter2),28));
    mul8_fu_3086_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    mul9_fu_3072_p0 <= mul9_fu_3072_p00(13 - 1 downto 0);
    mul9_fu_3072_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter2),28));
    mul9_fu_3072_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    mul_fu_3107_p0 <= mul_fu_3107_p00(13 - 1 downto 0);
    mul_fu_3107_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_index_reg_3367_pp0_iter2),28));
    mul_fu_3107_p1 <= ap_const_lv28_3292(15 - 1 downto 0);
    n_2_fu_1599_p2 <= std_logic_vector(unsigned(n_reg_1170) + unsigned(ap_const_lv6_1));
    n_cast1_fu_1605_p1 <= std_logic_vector(resize(unsigned(n_reg_1170),9));
    n_cast_fu_1590_p1 <= std_logic_vector(resize(unsigned(n_reg_1170),7));
    newIndex10_fu_2218_p1 <= std_logic_vector(resize(unsigned(grp_fu_1982_p2),64));
    newIndex12_fu_2488_p1 <= std_logic_vector(resize(unsigned(grp_fu_2031_p2),64));
    newIndex14_fu_2500_p1 <= std_logic_vector(resize(unsigned(grp_fu_2036_p2),64));
    newIndex16_fu_2632_p1 <= std_logic_vector(resize(unsigned(grp_fu_2063_p2),64));
    newIndex18_fu_2644_p1 <= std_logic_vector(resize(unsigned(grp_fu_2073_p2),64));
    newIndex19_fu_2792_p1 <= std_logic_vector(resize(unsigned(grp_fu_2093_p2),64));
    newIndex2_fu_2293_p1 <= std_logic_vector(resize(unsigned(grp_fu_1988_p2),64));
    newIndex4_fu_2305_p1 <= std_logic_vector(resize(unsigned(grp_fu_1993_p2),64));
    newIndex6_fu_3000_p1 <= std_logic_vector(resize(unsigned(grp_fu_2995_p2),64));
    newIndex8_fu_2182_p1 <= std_logic_vector(resize(unsigned(grp_fu_1944_p2),64));
    next_mul1_fu_1907_p2 <= std_logic_vector(unsigned(phi_mul1_phi_fu_1242_p4) + unsigned(N_cast_reg_3156));
    next_mul_fu_2026_p2 <= std_logic_vector(unsigned(phi_mul_reg_1226) + unsigned(I_cast5_reg_3151));
    notlhs_i3_fu_1654_p2 <= "1" when (unsigned(tmp_i_reg_3161) > unsigned(x_fu_1619_p2)) else "0";
    notlhs_i6_fu_1665_p2 <= "1" when (unsigned(tmp_i_reg_3161) > unsigned(x_assign_2_fu_1633_p2)) else "0";
    notlhs_i_fu_1643_p2 <= "1" when (unsigned(tmp_i_reg_3161) > unsigned(x_assign_reg_1181)) else "0";
    notrhs_i1_fu_1765_p2 <= "0" when (y_assign_2_fu_1705_p2 = ap_const_lv5_0) else "1";
    notrhs_i3_fu_1738_p2 <= "0" when (y_fu_1681_p2 = ap_const_lv5_0) else "1";
    notrhs_i_fu_1711_p2 <= "0" when (y_assign_reg_1192 = ap_const_lv5_0) else "1";
    o_index_fu_1888_p2 <= std_logic_vector(unsigned(tmp5_reg_3290) + unsigned(x_cast_reg_3210));
    one_out_2_0_1_fu_2445_p2 <= std_logic_vector(unsigned(one_out_3_cast_fu_2392_p1) + unsigned(p_pn_0_1_cast_fu_2441_p1));
    one_out_2_0_2_fu_2562_p2 <= std_logic_vector(unsigned(ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4) + unsigned(p_pn_0_2_cast_fu_2558_p1));
    one_out_2_1_1_fu_2722_p2 <= std_logic_vector(unsigned(one_out_3_1_phi_fu_1352_p4) + unsigned(p_pn_1_1_cast_fu_2718_p1));
    one_out_2_1_2_fu_2819_p2 <= std_logic_vector(unsigned(ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4) + unsigned(p_pn_1_2_cast_fu_2815_p1));
    one_out_2_1_fu_2693_p2 <= std_logic_vector(unsigned(one_out_3_0_2_cast_fu_2668_p1) + unsigned(p_pn_1_cast_fu_2689_p1));
    one_out_2_2_1_fu_2885_p2 <= std_logic_vector(unsigned(one_out_3_2_cast_fu_2862_p1) + unsigned(p_pn_2_1_cast_fu_2881_p1));
    one_out_2_2_2_fu_2941_p2 <= std_logic_vector(unsigned(one_out_3_2_1_phi_fu_1468_p4) + unsigned(p_pn_2_2_cast_fu_2937_p1));
    one_out_2_2_fu_2848_p2 <= std_logic_vector(unsigned(one_out_3_1_2_phi_fu_1410_p4) + unsigned(p_pn_2_cast_fu_2844_p1));
    one_out_3_0_2_cast_fu_2668_p1 <= std_logic_vector(resize(unsigned(ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4),3));

    one_out_3_1_2_phi_fu_1410_p4_assign_proc : process(sel_tmp1_i4_reg_3315, ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4, one_out_2_1_2_fu_2819_p2, ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it4, ap_sig_2422)
    begin
        if (ap_sig_2422) then
            if ((ap_const_lv1_0 = sel_tmp1_i4_reg_3315)) then 
                one_out_3_1_2_phi_fu_1410_p4 <= ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i4_reg_3315))) then 
                one_out_3_1_2_phi_fu_1410_p4 <= one_out_2_1_2_fu_2819_p2;
            else 
                one_out_3_1_2_phi_fu_1410_p4 <= ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it4;
            end if;
        else 
            one_out_3_1_2_phi_fu_1410_p4 <= ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it4;
        end if; 
    end process;


    one_out_3_1_phi_fu_1352_p4_assign_proc : process(sel_tmp1_i2_reg_3307, one_out_2_1_fu_2693_p2, ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it4, one_out_3_0_2_cast_fu_2668_p1, ap_sig_2424)
    begin
        if (ap_sig_2424) then
            if ((ap_const_lv1_0 = sel_tmp1_i2_reg_3307)) then 
                one_out_3_1_phi_fu_1352_p4 <= one_out_3_0_2_cast_fu_2668_p1;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i2_reg_3307))) then 
                one_out_3_1_phi_fu_1352_p4 <= one_out_2_1_fu_2693_p2;
            else 
                one_out_3_1_phi_fu_1352_p4 <= ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it4;
            end if;
        else 
            one_out_3_1_phi_fu_1352_p4 <= ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it4;
        end if; 
    end process;


    one_out_3_2_1_phi_fu_1468_p4_assign_proc : process(ap_reg_ppiten_pp0_it4, sel_tmp1_i6_reg_3323, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4, one_out_2_2_1_reg_4117, ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_3323)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4)))) then 
            one_out_3_2_1_phi_fu_1468_p4 <= one_out_2_2_1_reg_4117;
        else 
            one_out_3_2_1_phi_fu_1468_p4 <= ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4;
        end if; 
    end process;


    one_out_3_2_2_phi_fu_1495_p4_assign_proc : process(sel_tmp1_i7_reg_3327, one_out_3_2_1_phi_fu_1468_p4, one_out_2_2_2_fu_2941_p2, ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it4, ap_sig_1008)
    begin
        if (ap_sig_1008) then
            if ((ap_const_lv1_0 = sel_tmp1_i7_reg_3327)) then 
                one_out_3_2_2_phi_fu_1495_p4 <= one_out_3_2_1_phi_fu_1468_p4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i7_reg_3327))) then 
                one_out_3_2_2_phi_fu_1495_p4 <= one_out_2_2_2_fu_2941_p2;
            else 
                one_out_3_2_2_phi_fu_1495_p4 <= ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it4;
            end if;
        else 
            one_out_3_2_2_phi_fu_1495_p4 <= ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it4;
        end if; 
    end process;

    one_out_3_2_cast_fu_2862_p1 <= std_logic_vector(resize(unsigned(one_out_3_2_phi_fu_1439_p4),4));

    one_out_3_2_phi_fu_1439_p4_assign_proc : process(sel_tmp1_i5_reg_3319, one_out_3_1_2_phi_fu_1410_p4, one_out_2_2_fu_2848_p2, ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it4, ap_sig_2422)
    begin
        if (ap_sig_2422) then
            if ((ap_const_lv1_0 = sel_tmp1_i5_reg_3319)) then 
                one_out_3_2_phi_fu_1439_p4 <= one_out_3_1_2_phi_fu_1410_p4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i5_reg_3319))) then 
                one_out_3_2_phi_fu_1439_p4 <= one_out_2_2_fu_2848_p2;
            else 
                one_out_3_2_phi_fu_1439_p4 <= ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it4;
            end if;
        else 
            one_out_3_2_phi_fu_1439_p4 <= ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it4;
        end if; 
    end process;

    one_out_3_cast_fu_2392_p1 <= std_logic_vector(resize(unsigned(ap_reg_phiprechg_one_out_3_reg_1258pp0_it3),2));
    output_0_address0 <= output_0_addr_reg_4210;

    output_0_ce0_assign_proc : process(ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28)) then 
            output_0_ce0 <= ap_const_logic_1;
        else 
            output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_0_d0 <= tmp_37_reg_4198;

    output_0_we0_assign_proc : process(arrayNo1_reg_4194, ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28) and (arrayNo1_reg_4194 = ap_const_lv13_0)))) then 
            output_0_we0 <= ap_const_logic_1;
        else 
            output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_1_address0 <= output_1_addr_reg_4215;

    output_1_ce0_assign_proc : process(ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28)) then 
            output_1_ce0 <= ap_const_logic_1;
        else 
            output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_1_d0 <= tmp_37_reg_4198;

    output_1_we0_assign_proc : process(arrayNo1_reg_4194, ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28) and (arrayNo1_reg_4194 = ap_const_lv13_1)))) then 
            output_1_we0 <= ap_const_logic_1;
        else 
            output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_2_address0 <= output_2_addr_reg_4220;

    output_2_ce0_assign_proc : process(ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28)) then 
            output_2_ce0 <= ap_const_logic_1;
        else 
            output_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_2_d0 <= tmp_37_reg_4198;

    output_2_we0_assign_proc : process(arrayNo1_reg_4194, ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28) and (arrayNo1_reg_4194 = ap_const_lv13_2)))) then 
            output_2_we0 <= ap_const_logic_1;
        else 
            output_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_3_address0 <= output_3_addr_reg_4225;

    output_3_ce0_assign_proc : process(ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28)) then 
            output_3_ce0 <= ap_const_logic_1;
        else 
            output_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_3_d0 <= tmp_37_reg_4198;

    output_3_we0_assign_proc : process(arrayNo1_reg_4194, ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28) and (arrayNo1_reg_4194 = ap_const_lv13_3)))) then 
            output_3_we0 <= ap_const_logic_1;
        else 
            output_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_4_address0 <= output_4_addr_reg_4230;

    output_4_ce0_assign_proc : process(ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28)) then 
            output_4_ce0 <= ap_const_logic_1;
        else 
            output_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_4_d0 <= tmp_37_reg_4198;

    output_4_we0_assign_proc : process(arrayNo1_reg_4194, ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28) and (arrayNo1_reg_4194 = ap_const_lv13_4)))) then 
            output_4_we0 <= ap_const_logic_1;
        else 
            output_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_5_address0 <= output_5_addr_reg_4235;

    output_5_ce0_assign_proc : process(ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28)) then 
            output_5_ce0 <= ap_const_logic_1;
        else 
            output_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_5_d0 <= tmp_37_reg_4198;

    output_5_we0_assign_proc : process(arrayNo1_reg_4194, ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28) and (arrayNo1_reg_4194 = ap_const_lv13_5)))) then 
            output_5_we0 <= ap_const_logic_1;
        else 
            output_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_6_address0 <= output_6_addr_reg_4240;

    output_6_ce0_assign_proc : process(ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28)) then 
            output_6_ce0 <= ap_const_logic_1;
        else 
            output_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_6_d0 <= tmp_37_reg_4198;

    output_6_we0_assign_proc : process(arrayNo1_reg_4194, ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28) and (arrayNo1_reg_4194 = ap_const_lv13_6)))) then 
            output_6_we0 <= ap_const_logic_1;
        else 
            output_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_7_address0 <= output_7_addr_reg_4245;

    output_7_ce0_assign_proc : process(ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28)) then 
            output_7_ce0 <= ap_const_logic_1;
        else 
            output_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_7_d0 <= tmp_37_reg_4198;

    output_7_we0_assign_proc : process(arrayNo1_reg_4194, ap_sig_cseq_ST_st48_fsm_28)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_28) and not((arrayNo1_reg_4194 = ap_const_lv13_0)) and not((arrayNo1_reg_4194 = ap_const_lv13_1)) and not((arrayNo1_reg_4194 = ap_const_lv13_2)) and not((arrayNo1_reg_4194 = ap_const_lv13_3)) and not((arrayNo1_reg_4194 = ap_const_lv13_4)) and not((arrayNo1_reg_4194 = ap_const_lv13_5)) and not((arrayNo1_reg_4194 = ap_const_lv13_6))))) then 
            output_7_we0 <= ap_const_logic_1;
        else 
            output_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_pn_0_1_cast_fu_2441_p1 <= std_logic_vector(resize(unsigned(p_pn_in_0_1_fu_2435_p2),2));
    p_pn_0_2_cast_fu_2558_p1 <= std_logic_vector(resize(unsigned(p_pn_in_0_2_fu_2552_p2),2));
    p_pn_1_1_cast_fu_2718_p1 <= std_logic_vector(resize(unsigned(p_pn_in_1_1_fu_2712_p2),3));
    p_pn_1_2_cast_fu_2815_p1 <= std_logic_vector(resize(unsigned(p_pn_in_1_2_fu_2809_p2),3));
    p_pn_1_cast_fu_2689_p1 <= std_logic_vector(resize(unsigned(p_pn_in_1_fu_2683_p2),3));
    p_pn_2_1_cast_fu_2881_p1 <= std_logic_vector(resize(unsigned(p_pn_in_2_1_fu_2875_p2),4));
    p_pn_2_2_cast_fu_2937_p1 <= std_logic_vector(resize(unsigned(p_pn_in_2_2_fu_2931_p2),4));
    p_pn_2_cast_fu_2844_p1 <= std_logic_vector(resize(unsigned(p_pn_in_2_fu_2838_p2),3));
    p_pn_in_0_1_fu_2435_p2 <= (p_pn_in_in_0_1_fu_2429_p2 xor ap_const_lv1_1);
    p_pn_in_0_2_fu_2552_p2 <= (p_pn_in_in_0_2_fu_2547_p2 xor ap_const_lv1_1);
    p_pn_in_1_1_fu_2712_p2 <= (p_pn_in_in_1_1_fu_2707_p2 xor ap_const_lv1_1);
    p_pn_in_1_2_fu_2809_p2 <= (p_pn_in_in_1_2_fu_2804_p2 xor ap_const_lv1_1);
    p_pn_in_1_fu_2683_p2 <= (p_pn_in_in_1_fu_2678_p2 xor ap_const_lv1_1);
    p_pn_in_2_1_fu_2875_p2 <= (p_pn_in_in_2_1_fu_2870_p2 xor ap_const_lv1_1);
    p_pn_in_2_2_fu_2931_p2 <= (p_pn_in_in_2_2_fu_2926_p2 xor ap_const_lv1_1);
    p_pn_in_2_fu_2838_p2 <= (p_pn_in_in_2_fu_2833_p2 xor ap_const_lv1_1);
    p_pn_in_fu_2287_p2 <= (p_pn_in_in_fu_2281_p2 xor ap_const_lv1_1);
    p_pn_in_in_0_1_fu_2429_p2 <= (ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3 xor tmp_43_fu_2407_p10);
    p_pn_in_in_0_2_fu_2547_p2 <= (ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it4 xor tmp_44_reg_3807);
    p_pn_in_in_1_1_fu_2707_p2 <= (ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it4 xor tmp_46_reg_3942);
    p_pn_in_in_1_2_fu_2804_p2 <= (ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it4 xor tmp_47_reg_3947);
    p_pn_in_in_1_fu_2678_p2 <= (ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it4 xor tmp_45_reg_3732);
    p_pn_in_in_2_1_fu_2870_p2 <= (ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4 xor tmp_49_reg_4062);
    p_pn_in_in_2_2_fu_2926_p2 <= (ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4 xor tmp_50_reg_4127);
    p_pn_in_in_2_fu_2833_p2 <= (ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4 xor tmp_48_reg_4057);
    p_pn_in_in_fu_2281_p2 <= (ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3 xor tmp_41_fu_2259_p10);
    p_shl_cast_fu_2108_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_2101_p3),13));
    p_shl_fu_2101_p3 <= (ap_reg_ppstg_tmp_34_reg_3351_pp0_iter2 & ap_const_lv3_0);

    phi_mul1_phi_fu_1242_p4_assign_proc : process(phi_mul1_reg_1238, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it1, tmp_31_reg_3337, next_mul1_reg_3346)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_31_reg_3337)))) then 
            phi_mul1_phi_fu_1242_p4 <= next_mul1_reg_3346;
        else 
            phi_mul1_phi_fu_1242_p4 <= phi_mul1_reg_1238;
        end if; 
    end process;


    phi_mul_phi_fu_1230_p4_assign_proc : process(phi_mul_reg_1226, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it1, tmp_31_reg_3337, next_mul_reg_3403)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_31_reg_3337)))) then 
            phi_mul_phi_fu_1230_p4 <= next_mul_reg_3403;
        else 
            phi_mul_phi_fu_1230_p4 <= phi_mul_reg_1226;
        end if; 
    end process;

    sel_tmp1_i1_fu_1786_p2 <= (tmp40_fu_1781_p2 and tmp39_fu_1776_p2);
    sel_tmp1_i2_fu_1802_p2 <= (tmp42_fu_1797_p2 and tmp41_fu_1792_p2);
    sel_tmp1_i3_fu_1818_p2 <= (tmp44_fu_1813_p2 and tmp43_fu_1808_p2);
    sel_tmp1_i4_fu_1834_p2 <= (tmp46_fu_1829_p2 and tmp45_fu_1824_p2);
    sel_tmp1_i5_fu_1850_p2 <= (tmp49_fu_1845_p2 and tmp47_fu_1840_p2);
    sel_tmp1_i6_fu_1866_p2 <= (tmp51_fu_1861_p2 and tmp50_fu_1856_p2);
    sel_tmp1_i7_fu_1882_p2 <= (tmp54_fu_1877_p2 and tmp52_fu_1872_p2);
    sel_tmp1_i8_fu_1759_p2 <= (tmp38_fu_1754_p2 and tmp37_fu_1749_p2);
    sel_tmp1_i_fu_1732_p2 <= (tmp36_fu_1727_p2 and tmp35_fu_1722_p2);
    sel_tmp_i2_fu_1659_p2 <= "0" when (x_fu_1619_p2 = ap_const_lv5_0) else "1";
    sel_tmp_i5_fu_1670_p2 <= "0" when (x_assign_2_fu_1633_p2 = ap_const_lv5_0) else "1";
    sel_tmp_i_fu_1648_p2 <= "0" when (x_assign_reg_1181 = ap_const_lv5_0) else "1";
    sum_1_fu_2977_p2 <= std_logic_vector(unsigned(tmp_38_cast_fu_2967_p1) + unsigned(tmp_39_fu_2971_p2));
    threshold_0_V_address0 <= newIndex6_fu_3000_p1(10 - 1 downto 0);

    threshold_0_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_0_V_ce0 <= ap_const_logic_1;
        else 
            threshold_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    threshold_1_V_address0 <= newIndex6_fu_3000_p1(10 - 1 downto 0);

    threshold_1_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_1_V_ce0 <= ap_const_logic_1;
        else 
            threshold_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    threshold_2_V_address0 <= newIndex6_fu_3000_p1(10 - 1 downto 0);

    threshold_2_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_2_V_ce0 <= ap_const_logic_1;
        else 
            threshold_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    threshold_3_V_address0 <= newIndex6_fu_3000_p1(10 - 1 downto 0);

    threshold_3_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_3_V_ce0 <= ap_const_logic_1;
        else 
            threshold_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    threshold_4_V_address0 <= newIndex6_fu_3000_p1(10 - 1 downto 0);

    threshold_4_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_4_V_ce0 <= ap_const_logic_1;
        else 
            threshold_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    threshold_5_V_address0 <= newIndex6_fu_3000_p1(10 - 1 downto 0);

    threshold_5_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_5_V_ce0 <= ap_const_logic_1;
        else 
            threshold_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    threshold_6_V_address0 <= newIndex6_fu_3000_p1(10 - 1 downto 0);

    threshold_6_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_6_V_ce0 <= ap_const_logic_1;
        else 
            threshold_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    threshold_7_V_address0 <= newIndex6_fu_3000_p1(10 - 1 downto 0);

    threshold_7_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_7_V_ce0 <= ap_const_logic_1;
        else 
            threshold_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp35_fu_1722_p2 <= (notrhs_i_fu_1711_p2 and notlhs_i_reg_3232);
    tmp36_fu_1727_p2 <= (tmp_5_i_fu_1717_p2 and sel_tmp_i_reg_3239);
    tmp37_fu_1749_p2 <= (notrhs_i3_fu_1738_p2 and notlhs_i_reg_3232);
    tmp38_fu_1754_p2 <= (tmp_5_i5_fu_1744_p2 and sel_tmp_i_reg_3239);
    tmp39_fu_1776_p2 <= (notrhs_i1_fu_1765_p2 and notlhs_i_reg_3232);
    tmp40_fu_1781_p2 <= (tmp_5_i1_fu_1771_p2 and sel_tmp_i_reg_3239);
    tmp41_fu_1792_p2 <= (notrhs_i_fu_1711_p2 and notlhs_i3_reg_3246);
    tmp42_fu_1797_p2 <= (tmp_5_i_fu_1717_p2 and sel_tmp_i2_reg_3253);
    tmp43_fu_1808_p2 <= (notrhs_i3_fu_1738_p2 and notlhs_i3_reg_3246);
    tmp44_fu_1813_p2 <= (tmp_5_i5_fu_1744_p2 and sel_tmp_i2_reg_3253);
    tmp45_fu_1824_p2 <= (notrhs_i1_fu_1765_p2 and notlhs_i3_reg_3246);
    tmp46_fu_1829_p2 <= (tmp_5_i1_fu_1771_p2 and sel_tmp_i2_reg_3253);
    tmp47_fu_1840_p2 <= (notrhs_i_fu_1711_p2 and notlhs_i6_reg_3260);
    tmp49_fu_1845_p2 <= (tmp_5_i_fu_1717_p2 and sel_tmp_i5_reg_3267);
    tmp4_fu_1691_p2 <= std_logic_vector(unsigned(y_cast_fu_1687_p1) + unsigned(tmp_s_reg_3197));
    tmp50_fu_1856_p2 <= (notrhs_i3_fu_1738_p2 and notlhs_i6_reg_3260);
    tmp51_fu_1861_p2 <= (tmp_5_i5_fu_1744_p2 and sel_tmp_i5_reg_3267);
    tmp52_fu_1872_p2 <= (notrhs_i1_fu_1765_p2 and notlhs_i6_reg_3260);
    tmp54_fu_1877_p2 <= (tmp_5_i1_fu_1771_p2 and sel_tmp_i5_reg_3267);
    tmp5_fu_1700_p0 <= tmp5_fu_1700_p00(9 - 1 downto 0);
    tmp5_fu_1700_p00 <= std_logic_vector(resize(unsigned(tmp4_fu_1691_p2),13));
    tmp5_fu_1700_p1 <= O_cast106_cast_reg_3136(5 - 1 downto 0);
    tmp5_fu_1700_p2 <= std_logic_vector(resize(unsigned(tmp5_fu_1700_p0) * unsigned(tmp5_fu_1700_p1), 13));
    tmp6_1_fu_1926_p2 <= std_logic_vector(unsigned(phi_mul_phi_fu_1230_p4) + unsigned(y_cast_reg_3282));
    tmp7_0_1_fu_1954_p0 <= I_cast7_reg_3171(6 - 1 downto 0);
    tmp7_0_1_fu_1954_p1 <= tmp7_0_1_fu_1954_p10(9 - 1 downto 0);
    tmp7_0_1_fu_1954_p10 <= std_logic_vector(resize(unsigned(reg_1542),13));
    tmp7_0_1_fu_1954_p2 <= std_logic_vector(resize(unsigned(tmp7_0_1_fu_1954_p0) * unsigned(tmp7_0_1_fu_1954_p1), 13));
    tmp7_0_2_fu_1968_p0 <= I_cast7_reg_3171(6 - 1 downto 0);
    tmp7_0_2_fu_1968_p1 <= tmp7_0_2_fu_1968_p10(9 - 1 downto 0);
    tmp7_0_2_fu_1968_p10 <= std_logic_vector(resize(unsigned(reg_1546),13));
    tmp7_0_2_fu_1968_p2 <= std_logic_vector(resize(unsigned(tmp7_0_2_fu_1968_p0) * unsigned(tmp7_0_2_fu_1968_p1), 13));
    tmp7_1_1_fu_2002_p0 <= I_cast7_reg_3171(6 - 1 downto 0);
    tmp7_1_1_fu_2002_p1 <= tmp7_1_1_fu_2002_p10(9 - 1 downto 0);
    tmp7_1_1_fu_2002_p10 <= std_logic_vector(resize(unsigned(reg_1542),13));
    tmp7_1_1_fu_2002_p2 <= std_logic_vector(resize(unsigned(tmp7_1_1_fu_2002_p0) * unsigned(tmp7_1_1_fu_2002_p1), 13));
    tmp7_1_2_fu_2016_p0 <= I_cast7_reg_3171(6 - 1 downto 0);
    tmp7_1_2_fu_2016_p1 <= tmp7_1_2_fu_2016_p10(9 - 1 downto 0);
    tmp7_1_2_fu_2016_p10 <= std_logic_vector(resize(unsigned(reg_1546),13));
    tmp7_1_2_fu_2016_p2 <= std_logic_vector(resize(unsigned(tmp7_1_2_fu_2016_p0) * unsigned(tmp7_1_2_fu_2016_p1), 13));
    tmp7_1_fu_1935_p0 <= I_cast7_reg_3171(6 - 1 downto 0);
    tmp7_1_fu_1935_p1 <= tmp7_1_fu_1935_p10(9 - 1 downto 0);
    tmp7_1_fu_1935_p10 <= std_logic_vector(resize(unsigned(tmp6_1_fu_1926_p2),13));
    tmp7_1_fu_1935_p2 <= std_logic_vector(resize(unsigned(tmp7_1_fu_1935_p0) * unsigned(tmp7_1_fu_1935_p1), 13));
    tmp7_2_1_fu_2054_p0 <= I_cast7_reg_3171(6 - 1 downto 0);
    tmp7_2_1_fu_2054_p1 <= tmp7_2_1_fu_2054_p10(9 - 1 downto 0);
    tmp7_2_1_fu_2054_p10 <= std_logic_vector(resize(unsigned(reg_1542),13));
    tmp7_2_1_fu_2054_p2 <= std_logic_vector(resize(unsigned(tmp7_2_1_fu_2054_p0) * unsigned(tmp7_2_1_fu_2054_p1), 13));
    tmp7_2_2_fu_2083_p0 <= I_cast7_reg_3171(6 - 1 downto 0);
    tmp7_2_2_fu_2083_p1 <= tmp7_2_2_fu_2083_p10(9 - 1 downto 0);
    tmp7_2_2_fu_2083_p10 <= std_logic_vector(resize(unsigned(reg_1546),13));
    tmp7_2_2_fu_2083_p2 <= std_logic_vector(resize(unsigned(tmp7_2_2_fu_2083_p0) * unsigned(tmp7_2_2_fu_2083_p1), 13));
    tmp7_2_fu_2045_p0 <= I_cast7_reg_3171(6 - 1 downto 0);
    tmp7_2_fu_2045_p1 <= tmp7_2_fu_2045_p10(9 - 1 downto 0);
    tmp7_2_fu_2045_p10 <= std_logic_vector(resize(unsigned(grp_fu_1512_p2),13));
    tmp7_2_fu_2045_p2 <= std_logic_vector(resize(unsigned(tmp7_2_fu_2045_p0) * unsigned(tmp7_2_fu_2045_p1), 13));
    tmp7_fu_1921_p0 <= I_cast7_reg_3171(6 - 1 downto 0);
    tmp7_fu_1921_p1 <= tmp7_fu_1921_p10(9 - 1 downto 0);
    tmp7_fu_1921_p10 <= std_logic_vector(resize(unsigned(grp_fu_1512_p2),13));
    tmp7_fu_1921_p2 <= std_logic_vector(resize(unsigned(tmp7_fu_1921_p0) * unsigned(tmp7_fu_1921_p1), 13));
    tmp_28_fu_1594_p2 <= "1" when (signed(n_cast_fu_1590_p1) < signed(N)) else "0";
    tmp_31_fu_1896_p2 <= "1" when (signed(m_cast_fu_1892_p1) < signed(tmp_54_reg_3146)) else "0";
    tmp_34_cast1_fu_2098_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_34_reg_3351_pp0_iter2),13));
    tmp_34_fu_1912_p2 <= std_logic_vector(unsigned(n_cast1_reg_3192) + unsigned(phi_mul1_phi_fu_1242_p4));
    tmp_35_fu_2112_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_2108_p1) + unsigned(tmp_34_cast1_fu_2098_p1));
        tmp_36_fu_3041_p1 <= std_logic_vector(resize(signed(tmp_40_fu_3019_p10),32));

    tmp_37_fu_3045_p2 <= "1" when (signed(sum_reg_1203) > signed(tmp_36_fu_3041_p1)) else "0";
    tmp_38_cast_fu_2967_p1 <= std_logic_vector(resize(unsigned(tmp_38_fu_2959_p3),32));
    tmp_38_fu_2959_p3 <= (one_out_3_2_2_phi_fu_1495_p4 & ap_const_lv1_0);
    tmp_39_fu_2971_p2 <= std_logic_vector(unsigned(sum_reg_1203) - unsigned(mac_num_2_2_2_cast_fu_2955_p1));
    tmp_40_fu_3019_p9 <= std_logic_vector(resize(unsigned(arrayNo1_fu_3012_p1),32));
    tmp_41_fu_2259_p9 <= std_logic_vector(resize(unsigned(arrayNo3_fu_2252_p1),32));
    tmp_42_fu_2118_p1 <= std_logic_vector(resize(unsigned(tmp_35_fu_2112_p2),64));
    tmp_43_fu_2407_p9 <= std_logic_vector(resize(unsigned(arrayNo5_fu_2400_p1),32));
    tmp_44_fu_2466_p9 <= std_logic_vector(resize(unsigned(arrayNo7_fu_2459_p1),32));
    tmp_45_fu_2324_p9 <= std_logic_vector(resize(unsigned(arrayNo9_fu_2317_p1),32));
    tmp_46_fu_2581_p9 <= std_logic_vector(resize(unsigned(arrayNo2_fu_2574_p1),32));
    tmp_47_fu_2610_p9 <= std_logic_vector(resize(unsigned(arrayNo4_fu_2603_p1),32));
    tmp_48_fu_2741_p9 <= std_logic_vector(resize(unsigned(arrayNo6_fu_2734_p1),32));
    tmp_49_fu_2770_p9 <= std_logic_vector(resize(unsigned(arrayNo8_fu_2763_p1),32));
    tmp_50_fu_2904_p9 <= std_logic_vector(resize(unsigned(arrayNo_fu_2897_p1),32));
    tmp_51_1_cast1_fu_1629_p1 <= std_logic_vector(resize(unsigned(x_fu_1619_p2),13));
    tmp_51_2_cast1_fu_1639_p1 <= std_logic_vector(resize(unsigned(x_assign_2_fu_1633_p2),13));
    tmp_53_fu_1550_p1 <= I(5 - 1 downto 0);
    tmp_54_fu_1568_p1 <= M(6 - 1 downto 0);
    tmp_5_i1_fu_1771_p2 <= "1" when (unsigned(tmp_i_reg_3161) > unsigned(y_assign_2_fu_1705_p2)) else "0";
    tmp_5_i5_fu_1744_p2 <= "1" when (unsigned(tmp_i_reg_3161) > unsigned(y_fu_1681_p2)) else "0";
    tmp_5_i_fu_1717_p2 <= "1" when (unsigned(tmp_i_reg_3161) > unsigned(y_assign_reg_1192)) else "0";
    tmp_60_0_1_fu_2130_p1 <= std_logic_vector(resize(unsigned(w_index_0_1_fu_2124_p2),64));
    tmp_60_0_2_fu_2153_p1 <= std_logic_vector(resize(unsigned(w_index_0_2_fu_2148_p2),64));
    tmp_60_1_1_fu_2235_p1 <= std_logic_vector(resize(unsigned(w_index_1_1_fu_2230_p2),64));
    tmp_60_1_2_fu_2246_p1 <= std_logic_vector(resize(unsigned(w_index_1_2_fu_2241_p2),64));
    tmp_60_1_fu_2176_p1 <= std_logic_vector(resize(unsigned(w_index_1_fu_2159_p2),64));
    tmp_60_2_1_fu_2386_p1 <= std_logic_vector(resize(unsigned(w_index_2_1_fu_2381_p2),64));
    tmp_60_2_2_fu_2541_p1 <= std_logic_vector(resize(unsigned(w_index_2_2_fu_2536_p2),64));
    tmp_60_2_fu_2375_p1 <= std_logic_vector(resize(unsigned(w_index_2_fu_2370_p2),64));
    tmp_i_fu_1580_p2 <= std_logic_vector(signed(ap_const_lv5_1F) + signed(tmp_53_fu_1550_p1));
    tmp_s_fu_1609_p0 <= tmp_s_fu_1609_p00(6 - 1 downto 0);
    tmp_s_fu_1609_p00 <= std_logic_vector(resize(unsigned(n_reg_1170),9));
    tmp_s_fu_1609_p1 <= O_cast105_cast_reg_3141(5 - 1 downto 0);
    tmp_s_fu_1609_p2 <= std_logic_vector(resize(unsigned(tmp_s_fu_1609_p0) * unsigned(tmp_s_fu_1609_p1), 9));

    w_conv1_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, tmp_42_fu_2118_p1, tmp_60_0_2_fu_2153_p1, tmp_60_1_1_fu_2235_p1, tmp_60_2_fu_2375_p1, tmp_60_2_2_fu_2541_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                w_conv1_address0 <= tmp_60_2_2_fu_2541_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                w_conv1_address0 <= tmp_60_2_fu_2375_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then 
                w_conv1_address0 <= tmp_60_1_1_fu_2235_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then 
                w_conv1_address0 <= tmp_60_0_2_fu_2153_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                w_conv1_address0 <= tmp_42_fu_2118_p1(13 - 1 downto 0);
            else 
                w_conv1_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            w_conv1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    w_conv1_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, tmp_60_0_1_fu_2130_p1, tmp_60_1_fu_2176_p1, tmp_60_1_2_fu_2246_p1, tmp_60_2_1_fu_2386_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                w_conv1_address1 <= tmp_60_2_1_fu_2386_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then 
                w_conv1_address1 <= tmp_60_1_2_fu_2246_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then 
                w_conv1_address1 <= tmp_60_1_fu_2176_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                w_conv1_address1 <= tmp_60_0_1_fu_2130_p1(13 - 1 downto 0);
            else 
                w_conv1_address1 <= "XXXXXXXXXXXXX";
            end if;
        else 
            w_conv1_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    w_conv1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) then 
            w_conv1_ce0 <= ap_const_logic_1;
        else 
            w_conv1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_conv1_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) then 
            w_conv1_ce1 <= ap_const_logic_1;
        else 
            w_conv1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    w_conv2_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, tmp_42_fu_2118_p1, tmp_60_0_2_fu_2153_p1, tmp_60_1_1_fu_2235_p1, tmp_60_2_fu_2375_p1, tmp_60_2_2_fu_2541_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                w_conv2_address0 <= tmp_60_2_2_fu_2541_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                w_conv2_address0 <= tmp_60_2_fu_2375_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then 
                w_conv2_address0 <= tmp_60_1_1_fu_2235_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then 
                w_conv2_address0 <= tmp_60_0_2_fu_2153_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                w_conv2_address0 <= tmp_42_fu_2118_p1(13 - 1 downto 0);
            else 
                w_conv2_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            w_conv2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    w_conv2_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, tmp_60_0_1_fu_2130_p1, tmp_60_1_fu_2176_p1, tmp_60_1_2_fu_2246_p1, tmp_60_2_1_fu_2386_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                w_conv2_address1 <= tmp_60_2_1_fu_2386_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then 
                w_conv2_address1 <= tmp_60_1_2_fu_2246_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then 
                w_conv2_address1 <= tmp_60_1_fu_2176_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                w_conv2_address1 <= tmp_60_0_1_fu_2130_p1(13 - 1 downto 0);
            else 
                w_conv2_address1 <= "XXXXXXXXXXXXX";
            end if;
        else 
            w_conv2_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    w_conv2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) then 
            w_conv2_ce0 <= ap_const_logic_1;
        else 
            w_conv2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_conv2_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) then 
            w_conv2_ce1 <= ap_const_logic_1;
        else 
            w_conv2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_0_1_fu_2124_p2 <= std_logic_vector(unsigned(tmp_35_fu_2112_p2) + unsigned(ap_const_lv13_3));
    w_index_0_2_fu_2148_p2 <= std_logic_vector(unsigned(tmp_35_reg_3436) + unsigned(ap_const_lv13_6));
    w_index_1_1_fu_2230_p2 <= std_logic_vector(unsigned(tmp_35_reg_3436) + unsigned(ap_const_lv13_4));
    w_index_1_2_fu_2241_p2 <= std_logic_vector(unsigned(tmp_35_reg_3436) + unsigned(ap_const_lv13_7));
    w_index_1_fu_2159_p2 <= std_logic_vector(unsigned(tmp_35_reg_3436) + unsigned(ap_const_lv13_1));
    w_index_2_1_fu_2381_p2 <= std_logic_vector(unsigned(tmp_35_reg_3436) + unsigned(ap_const_lv13_5));
    w_index_2_2_fu_2536_p2 <= std_logic_vector(unsigned(tmp_35_reg_3436) + unsigned(ap_const_lv13_8));
    w_index_2_fu_2370_p2 <= std_logic_vector(unsigned(tmp_35_reg_3436) + unsigned(ap_const_lv13_2));
    x_assign_2_fu_1633_p2 <= std_logic_vector(unsigned(x_assign_reg_1181) + unsigned(ap_const_lv5_2));
    x_cast_fu_1625_p1 <= std_logic_vector(resize(unsigned(x_assign_reg_1181),13));
    x_fu_1619_p2 <= std_logic_vector(unsigned(x_assign_reg_1181) + unsigned(ap_const_lv5_1));
    y_assign_2_fu_1705_p2 <= std_logic_vector(unsigned(y_assign_reg_1192) + unsigned(ap_const_lv5_2));
    y_cast_fu_1687_p1 <= std_logic_vector(resize(unsigned(y_assign_reg_1192),9));
    y_fu_1681_p2 <= std_logic_vector(unsigned(y_assign_reg_1192) + unsigned(ap_const_lv5_1));
end behav;
