INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'stream_data_sync_buffer' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'stream_data_sync_buffer'...
WARNING:sim - A core named 'stream_data_sync_buffer' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'stream_data_sync_buffer'...
Delivering associated files for 'stream_data_sync_buffer'...
Delivering EJava files for 'stream_data_sync_buffer'...
Generating implementation netlist for 'stream_data_sync_buffer'...
INFO:sim - Pre-processing HDL files for 'stream_data_sync_buffer'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'stream_data_sync_buffer'
Running ngcbuild...
Writing VEO instantiation template for 'stream_data_sync_buffer'...
Writing Verilog behavioral simulation model for 'stream_data_sync_buffer'...
WARNING:sim - Overwriting existing file
   /afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/fir
   mware/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer/doc/fifo_gener
   ator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer
Delivered 1 file into directory
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'stream_data_sync_buffer'...
Generating metadata file...
Regenerating ISE project file for 'stream_data_sync_buffer'...
Generating ISE project...
XCO file found: stream_data_sync_buffer.xco
XMDF file found: stream_data_sync_buffer_xmdf.tcl
Adding
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer.asy -view all
-origin_type imported
Adding
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer.ngc -view all
-origin_type created
Checking file
"/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmw
are/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer.ngc" for project
device match ...
File
"/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmw
are/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer.ngc" device
information matches project device.
Adding
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer.sym -view all
-origin_type imported
Adding
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/fi
   rmware/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/stream_data_sync_buffer.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/stream_data_sync_buffer"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'stream_data_sync_buffer'.
