# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/enriq/Downloads/Introduction to VLSI Design - 16-bit RISC Processor/Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/parameter.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/parameter.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/16-bit RISC Processor.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/ALU Control Unit.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/ALU.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/Control Unit.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/Data Memory.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/Datapath Unit.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/Instruction Memory.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/Register File.v" \
"../../../../Introduction to VLSI Design - 16-bit RISC Processor.srcs/sim_1/new/16-bit RISC Processor Testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
