// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals

#include "VTestHarness__Syms.h"
#include "VTestHarness.h"
#include "VTestHarness___024root.h"
#include "VTestHarness___024unit.h"

void VTestHarness__Syms::VTestHarness__Syms_1() {
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core", "core", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__csr.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.csr", "csr", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__csr_exe_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.csr_exe_unit", "csr_exe_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__csr_exe_unit__alu.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.csr_exe_unit.alu", "alu", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__csr_exe_unit__rocc.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.csr_exe_unit.rocc", "rocc", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__csr_exe_unit__rocc__assert___05Fassert_2.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.csr_exe_unit.rocc.assert__assert_2", "assert__assert_2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline", "fp_pipeline", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit", "fp_issue_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_0.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_0", "slots_0", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_1.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_1", "slots_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_10.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_10", "slots_10", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_11.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_11", "slots_11", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_12.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_12", "slots_12", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_13.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_13", "slots_13", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_14.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_14", "slots_14", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_15.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_15", "slots_15", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_2.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_2", "slots_2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_3.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_3", "slots_3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_4.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_4", "slots_4", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_5.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_5", "slots_5", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_6.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_6", "slots_6", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_7.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_7", "slots_7", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_8.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_8", "slots_8", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fp_issue_unit__slots_9.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fp_issue_unit.slots_9", "slots_9", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fpiu_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fpiu_unit", "fpiu_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fpiu_unit__fdivsqrt.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fpiu_unit.fdivsqrt", "fdivsqrt", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_pipeline__fregfile.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_pipeline.fregfile", "fregfile", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_rename_stage.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_rename_stage", "fp_rename_stage", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_rename_stage__freelist.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_rename_stage.freelist", "freelist", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__fp_rename_stage__maptable.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.fp_rename_stage.maptable", "maptable", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit", "int_issue_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_0.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_0", "slots_0", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_1.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_1", "slots_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_10.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_10", "slots_10", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_11.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_11", "slots_11", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_12.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_12", "slots_12", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_13.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_13", "slots_13", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_14.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_14", "slots_14", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_15.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_15", "slots_15", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_16.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_16", "slots_16", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_17.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_17", "slots_17", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_18.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_18", "slots_18", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_19.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_19", "slots_19", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_2.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_2", "slots_2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_3.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_3", "slots_3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_4.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_4", "slots_4", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_5.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_5", "slots_5", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_6.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_6", "slots_6", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_7.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_7", "slots_7", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_8.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_8", "slots_8", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__int_issue_unit__slots_9.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.int_issue_unit.slots_9", "slots_9", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__iregfile.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.iregfile", "iregfile", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__jmp_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.jmp_unit", "jmp_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__jmp_unit__ifpu.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.jmp_unit.ifpu", "ifpu", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit", "mem_issue_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_0.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_0", "slots_0", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_1.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_1", "slots_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_10.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_10", "slots_10", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_11.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_11", "slots_11", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_2.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_2", "slots_2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_3.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_3", "slots_3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_4.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_4", "slots_4", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_5.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_5", "slots_5", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_6.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_6", "slots_6", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_7.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_7", "slots_7", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_8.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_8", "slots_8", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_issue_unit__slots_9.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_issue_unit.slots_9", "slots_9", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__mem_units_0__maddrcalc.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.mem_units_0.maddrcalc", "maddrcalc", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__rename_stage.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.rename_stage", "rename_stage", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__rename_stage__freelist.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.rename_stage.freelist", "freelist", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__rename_stage__maptable.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.rename_stage.maptable", "maptable", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__rob.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.rob", "rob", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__rob__assert___05Fassert_29.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.rob.assert__assert_29", "assert__assert_29", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__core__rob__assert___05Fassert_6.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.core.rob.assert__assert_6", "assert__assert_6", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__dcIF.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.dcIF", "dcIF", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__dcIF__replayq.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.dcIF.replayq", "replayq", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__dcache.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.dcache", "dcache", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__dcache__mshrs.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.dcache.mshrs", "mshrs", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__dcache__mshrs__mmios_0.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.dcache.mshrs.mmios_0", "mmios_0", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__dcache__mshrs__mshrs_0.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.dcache.mshrs.mshrs_0", "mshrs_0", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__dcache__mshrs__mshrs_1.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.dcache.mshrs.mshrs_1", "mshrs_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__frontend.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.frontend", "frontend", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__frontend__bpd.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.frontend.bpd", "bpd", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__frontend__icache.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.frontend.icache", "icache", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__frontend__tlb.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.frontend.tlb", "tlb", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini", "gemmini", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__ex_controller.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.ex_controller", "ex_controller", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__ex_controller__cmd_q.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.ex_controller.cmd_q", "cmd_q", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__ex_controller__mesh.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.ex_controller.mesh", "mesh", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__ex_controller__mesh__tagq.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.ex_controller.mesh.tagq", "tagq", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__ex_controller__unrolled_cmd_mod__q.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.ex_controller.unrolled_cmd_mod.q", "q", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__load_controller.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.load_controller", "load_controller", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__load_controller__cmd_tracker.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.load_controller.cmd_tracker", "cmd_tracker", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__load_controller__cmd_tracker__assert___05Fassert.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.load_controller.cmd_tracker.assert__assert", "assert__assert", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__mod.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.mod", "mod", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__mod_1.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.mod_1", "mod_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__mod_1__ex.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.mod_1.ex", "ex", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__mod_1__ldab_arb.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.mod_1.ldab_arb", "ldab_arb", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__reservation_station.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.reservation_station", "reservation_station", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain_boom_tile__gemmini__reservation_station__assert___05Fassert_6.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain_boom_tile.gemmini.reservation_station.assert__assert_6", "assert__assert_6", -9, VerilatedScope::SCOPE_OTHER);
}
