#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e49fd08a010 .scope module, "sl1" "sl1" 2 253;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5e49fd078510_0 .net *"_ivl_1", 14 0, L_0x5e49fd0b9610;  1 drivers
L_0x7f0a9489d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e49fd0924e0_0 .net/2u *"_ivl_2", 0 0, L_0x7f0a9489d018;  1 drivers
o0x7f0a948e6078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5e49fd092800_0 .net "a", 15 0, o0x7f0a948e6078;  0 drivers
v0x5e49fd038650_0 .net "y", 15 0, L_0x5e49fd0b96b0;  1 drivers
L_0x5e49fd0b9610 .part o0x7f0a948e6078, 0, 15;
L_0x5e49fd0b96b0 .concat [ 1 15 0 0], L_0x7f0a9489d018, L_0x5e49fd0b9610;
S_0x5e49fd0815c0 .scope module, "tb_add" "tb_add" 3 61;
 .timescale 0 0;
v0x5e49fd0ab190_0 .net "aluout", 15 0, v0x5e49fd0ac100_0;  1 drivers
v0x5e49fd0b8830_0 .net "carry", 0 0, v0x5e49fd0ac030_0;  1 drivers
v0x5e49fd0b88f0_0 .var "clk", 0 0;
v0x5e49fd0b8990_0 .net "instr", 15 0, v0x5e49fd0b01a0_0;  1 drivers
v0x5e49fd0b8a30_0 .net "memwrite", 0 0, L_0x5e49fd0b9b80;  1 drivers
v0x5e49fd0b8b20_0 .net "pc", 15 0, v0x5e49fd0b1eb0_0;  1 drivers
v0x5e49fd0b8bc0_0 .net "pcbranch", 15 0, L_0x5e49fd0cade0;  1 drivers
v0x5e49fd0b8c80_0 .net "pcnext", 15 0, L_0x5e49fd0cb020;  1 drivers
v0x5e49fd0b8d40_0 .net "readdata", 15 0, L_0x5e49fd0ba3f0;  1 drivers
v0x5e49fd0b8e90_0 .net "regwrite", 0 0, L_0x5e49fd0b9750;  1 drivers
v0x5e49fd0b8fc0_0 .var "reset", 0 0;
v0x5e49fd0b9060_0 .net "result", 15 0, L_0x5e49fd0cb5b0;  1 drivers
v0x5e49fd0b9120_0 .net "signimmsh", 15 0, L_0x5e49fd0cac00;  1 drivers
v0x5e49fd0b91e0_0 .net "srca", 15 0, v0x5e49fd0b3ab0_0;  1 drivers
v0x5e49fd0b92a0_0 .net "srcb", 15 0, L_0x5e49fd0cbd50;  1 drivers
v0x5e49fd0b9360_0 .net "state", 1 0, v0x5e49fd0b7fe0_0;  1 drivers
v0x5e49fd0b9420_0 .net "writedata", 15 0, v0x5e49fd0b3b70_0;  1 drivers
v0x5e49fd0b94e0_0 .net "zero", 0 0, v0x5e49fd0ac210_0;  1 drivers
S_0x5e49fd0ab000 .scope module, "main" "multi_cycle" 3 67, 2 8 0, S_0x5e49fd0815c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "write_data";
    .port_info 3 /OUTPUT 16 "read_data";
    .port_info 4 /OUTPUT 16 "signimm_jal";
    .port_info 5 /OUTPUT 16 "pcbranch";
    .port_info 6 /OUTPUT 16 "pc";
    .port_info 7 /OUTPUT 16 "pcnext";
    .port_info 8 /OUTPUT 1 "memwrite";
    .port_info 9 /OUTPUT 1 "regwrite";
    .port_info 10 /OUTPUT 16 "instr";
    .port_info 11 /OUTPUT 16 "srca";
    .port_info 12 /OUTPUT 16 "srcb";
    .port_info 13 /OUTPUT 16 "result";
    .port_info 14 /OUTPUT 16 "aluout";
    .port_info 15 /OUTPUT 2 "state";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 1 "carry";
v0x5e49fd0b66a0_0 .net "adc", 0 0, v0x5e49fd0ad1e0_0;  1 drivers
v0x5e49fd0b6760_0 .net "alucontrol", 1 0, v0x5e49fd0aca70_0;  1 drivers
v0x5e49fd0b6820_0 .net "aluout", 15 0, v0x5e49fd0ac100_0;  alias, 1 drivers
v0x5e49fd0b68c0_0 .net "alusrc", 0 0, L_0x5e49fd0b9920;  1 drivers
v0x5e49fd0b6960_0 .net "branch", 0 0, L_0x5e49fd0b9a50;  1 drivers
v0x5e49fd0b6aa0_0 .net "carry", 0 0, v0x5e49fd0ac030_0;  alias, 1 drivers
v0x5e49fd0b6b90_0 .net "clk", 0 0, v0x5e49fd0b88f0_0;  1 drivers
v0x5e49fd0b6c30_0 .net "immediate", 15 0, L_0x5e49fd0cad40;  1 drivers
v0x5e49fd0b6cf0_0 .net "instr", 15 0, v0x5e49fd0b01a0_0;  alias, 1 drivers
v0x5e49fd0b6db0_0 .net "jal", 0 0, L_0x5e49fd0b9e30;  1 drivers
v0x5e49fd0b6ee0_0 .net "memtoreg", 0 0, L_0x5e49fd0b9d00;  1 drivers
v0x5e49fd0b6f80_0 .net "memwrite", 0 0, L_0x5e49fd0b9b80;  alias, 1 drivers
v0x5e49fd0b7020_0 .net "ndz", 0 0, v0x5e49fd0ad930_0;  1 drivers
v0x5e49fd0b70c0_0 .net "pc", 15 0, v0x5e49fd0b1eb0_0;  alias, 1 drivers
v0x5e49fd0b7160_0 .net "pcbranch", 15 0, L_0x5e49fd0cade0;  alias, 1 drivers
v0x5e49fd0b7220_0 .net "pcnext", 15 0, L_0x5e49fd0cb020;  alias, 1 drivers
v0x5e49fd0b72e0_0 .net "pcplus1", 15 0, L_0x5e49fd0ba350;  1 drivers
v0x5e49fd0b74b0_0 .net "pcsrc", 0 0, L_0x5e49fd0ba110;  1 drivers
v0x5e49fd0b75a0_0 .net "read_data", 15 0, L_0x5e49fd0ba3f0;  alias, 1 drivers
v0x5e49fd0b76b0_0 .net "regdst", 0 0, L_0x5e49fd0b97f0;  1 drivers
v0x5e49fd0b7750_0 .net "regwrite", 0 0, L_0x5e49fd0b9750;  alias, 1 drivers
v0x5e49fd0b77f0_0 .net "regwriteFinal", 0 0, L_0x5e49fd0cba10;  1 drivers
v0x5e49fd0b78e0_0 .net "reset", 0 0, v0x5e49fd0b8fc0_0;  1 drivers
v0x5e49fd0b79d0_0 .net "result", 15 0, L_0x5e49fd0cb5b0;  alias, 1 drivers
v0x5e49fd0b7ae0_0 .net "result_temp", 15 0, L_0x5e49fd0cb510;  1 drivers
v0x5e49fd0b7bf0_0 .net "signimm", 15 0, L_0x5e49fd0ca7e0;  1 drivers
v0x5e49fd0b7cb0_0 .net "signimm_jal", 15 0, L_0x5e49fd0cac00;  alias, 1 drivers
v0x5e49fd0b7dc0_0 .net "srca", 15 0, v0x5e49fd0b3ab0_0;  alias, 1 drivers
v0x5e49fd0b7ed0_0 .net "srcb", 15 0, L_0x5e49fd0cbd50;  alias, 1 drivers
v0x5e49fd0b7fe0_0 .var "state", 1 0;
v0x5e49fd0b81b0_0 .net "temp", 0 0, L_0x5e49fd0cb810;  1 drivers
v0x5e49fd0b82a0_0 .net "write_data", 15 0, v0x5e49fd0b3b70_0;  alias, 1 drivers
v0x5e49fd0b8360_0 .net "writereg", 2 0, L_0x5e49fd0cb1e0;  1 drivers
v0x5e49fd0b8470_0 .net "zero", 0 0, v0x5e49fd0ac210_0;  alias, 1 drivers
E_0x5e49fd064460 .event posedge, v0x5e49fd0b1f80_0, v0x5e49fd0af2c0_0;
L_0x5e49fd0ba180 .part v0x5e49fd0b01a0_0, 12, 4;
L_0x5e49fd0ba220 .part v0x5e49fd0b01a0_0, 0, 2;
L_0x5e49fd0ca880 .part v0x5e49fd0b01a0_0, 0, 6;
L_0x5e49fd0caca0 .part v0x5e49fd0b01a0_0, 0, 9;
L_0x5e49fd0cb280 .part v0x5e49fd0b01a0_0, 9, 3;
L_0x5e49fd0cb320 .part v0x5e49fd0b01a0_0, 3, 3;
L_0x5e49fd0cbc10 .part v0x5e49fd0b01a0_0, 6, 3;
L_0x5e49fd0cbcb0 .part v0x5e49fd0b01a0_0, 9, 3;
S_0x5e49fd0ab430 .scope module, "adccheckmux" "mux2" 2 107, 2 271 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
P_0x5e49fd0ab630 .param/l "WIDTH" 0 2 271, +C4<00000000000000000000000000000001>;
v0x5e49fd0ab6d0_0 .net "d0", 0 0, L_0x5e49fd0b9750;  alias, 1 drivers
v0x5e49fd0ab7d0_0 .net "d1", 0 0, v0x5e49fd0ac030_0;  alias, 1 drivers
v0x5e49fd0ab8b0_0 .net "s", 0 0, v0x5e49fd0ad1e0_0;  alias, 1 drivers
v0x5e49fd0ab950_0 .net "y", 0 0, L_0x5e49fd0cb810;  alias, 1 drivers
L_0x5e49fd0cb810 .functor MUXZ 1, L_0x5e49fd0b9750, v0x5e49fd0ac030_0, v0x5e49fd0ad1e0_0, C4<>;
S_0x5e49fd0abab0 .scope module, "alu1" "alu" 2 113, 2 275 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 16 "i_data_A";
    .port_info 2 /INPUT 16 "i_data_B";
    .port_info 3 /INPUT 2 "i_alu_control";
    .port_info 4 /OUTPUT 16 "o_result";
    .port_info 5 /OUTPUT 1 "o_zero_flag";
    .port_info 6 /OUTPUT 1 "o_carry_flag";
v0x5e49fd0abd90_0 .net "i_alu_control", 1 0, v0x5e49fd0aca70_0;  alias, 1 drivers
v0x5e49fd0abe90_0 .net "i_data_A", 15 0, v0x5e49fd0b3ab0_0;  alias, 1 drivers
v0x5e49fd0abf70_0 .net "i_data_B", 15 0, L_0x5e49fd0cbd50;  alias, 1 drivers
v0x5e49fd0ac030_0 .var "o_carry_flag", 0 0;
v0x5e49fd0ac100_0 .var "o_result", 15 0;
v0x5e49fd0ac210_0 .var "o_zero_flag", 0 0;
v0x5e49fd0ac2d0_0 .net "state", 1 0, v0x5e49fd0b7fe0_0;  alias, 1 drivers
E_0x5e49fd01c670/0 .event anyedge, v0x5e49fd0ac2d0_0, v0x5e49fd0abd90_0, v0x5e49fd0abe90_0, v0x5e49fd0abf70_0;
E_0x5e49fd01c670/1 .event anyedge, v0x5e49fd0ac100_0;
E_0x5e49fd01c670 .event/or E_0x5e49fd01c670/0, E_0x5e49fd01c670/1;
S_0x5e49fd0ac490 .scope module, "cntrl" "controller" 2 82, 2 185 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /INPUT 2 "cz";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 1 "memtoreg";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "pcsrc";
    .port_info 8 /OUTPUT 1 "alusrc";
    .port_info 9 /OUTPUT 1 "regdst";
    .port_info 10 /OUTPUT 1 "regwrite";
    .port_info 11 /OUTPUT 1 "jal";
    .port_info 12 /OUTPUT 2 "alucontrol";
    .port_info 13 /OUTPUT 1 "adc";
    .port_info 14 /OUTPUT 1 "ndz";
L_0x5e49fd0ba0a0 .functor AND 1, L_0x5e49fd0b9a50, v0x5e49fd0ac210_0, C4<1>, C4<1>;
L_0x5e49fd0ba110 .functor OR 1, L_0x5e49fd0b9e30, L_0x5e49fd0ba0a0, C4<0>, C4<0>;
v0x5e49fd0ade60_0 .net *"_ivl_0", 0 0, L_0x5e49fd0ba0a0;  1 drivers
v0x5e49fd0adf60_0 .net "adc", 0 0, v0x5e49fd0ad1e0_0;  alias, 1 drivers
v0x5e49fd0ae070_0 .net "alucontrol", 1 0, v0x5e49fd0aca70_0;  alias, 1 drivers
v0x5e49fd0ae160_0 .net "alusrc", 0 0, L_0x5e49fd0b9920;  alias, 1 drivers
v0x5e49fd0ae200_0 .net "branch", 0 0, L_0x5e49fd0b9a50;  alias, 1 drivers
v0x5e49fd0ae2f0_0 .net "cz", 1 0, L_0x5e49fd0ba220;  1 drivers
v0x5e49fd0ae390_0 .net "jal", 0 0, L_0x5e49fd0b9e30;  alias, 1 drivers
v0x5e49fd0ae460_0 .net "memread", 0 0, L_0x5e49fd0b9c20;  1 drivers
v0x5e49fd0ae530_0 .net "memtoreg", 0 0, L_0x5e49fd0b9d00;  alias, 1 drivers
v0x5e49fd0ae600_0 .net "memwrite", 0 0, L_0x5e49fd0b9b80;  alias, 1 drivers
v0x5e49fd0ae6d0_0 .net "ndz", 0 0, v0x5e49fd0ad930_0;  alias, 1 drivers
v0x5e49fd0ae7a0_0 .net "op", 3 0, L_0x5e49fd0ba180;  1 drivers
v0x5e49fd0ae840_0 .net "pcsrc", 0 0, L_0x5e49fd0ba110;  alias, 1 drivers
v0x5e49fd0ae8e0_0 .net "regdst", 0 0, L_0x5e49fd0b97f0;  alias, 1 drivers
v0x5e49fd0ae980_0 .net "regwrite", 0 0, L_0x5e49fd0b9750;  alias, 1 drivers
v0x5e49fd0aea70_0 .net "state", 1 0, v0x5e49fd0b7fe0_0;  alias, 1 drivers
v0x5e49fd0aeb10_0 .net "zero", 0 0, v0x5e49fd0ac210_0;  alias, 1 drivers
S_0x5e49fd0ac7e0 .scope module, "ad" "aludecoder" 2 194, 2 234 0, S_0x5e49fd0ac490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 2 "alucontrol";
v0x5e49fd0aca70_0 .var "alucontrol", 1 0;
v0x5e49fd0acb80_0 .net "opcode", 3 0, L_0x5e49fd0ba180;  alias, 1 drivers
v0x5e49fd0acc40_0 .net "state", 1 0, v0x5e49fd0b7fe0_0;  alias, 1 drivers
E_0x5e49fd0648b0 .event anyedge, v0x5e49fd0ac2d0_0, v0x5e49fd0acb80_0;
S_0x5e49fd0acda0 .scope module, "md" "decoder" 2 193, 2 198 0, S_0x5e49fd0ac490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /INPUT 2 "cz";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "memread";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "alusrc";
    .port_info 8 /OUTPUT 1 "regdst";
    .port_info 9 /OUTPUT 1 "regwrite";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "adc";
    .port_info 12 /OUTPUT 1 "ndz";
v0x5e49fd0ad0e0_0 .net *"_ivl_10", 7 0, v0x5e49fd0ad440_0;  1 drivers
v0x5e49fd0ad1e0_0 .var "adc", 0 0;
v0x5e49fd0ad2d0_0 .net "alusrc", 0 0, L_0x5e49fd0b9920;  alias, 1 drivers
v0x5e49fd0ad3a0_0 .net "branch", 0 0, L_0x5e49fd0b9a50;  alias, 1 drivers
v0x5e49fd0ad440_0 .var "controls", 7 0;
v0x5e49fd0ad550_0 .net "cz", 1 0, L_0x5e49fd0ba220;  alias, 1 drivers
v0x5e49fd0ad630_0 .net "jal", 0 0, L_0x5e49fd0b9e30;  alias, 1 drivers
v0x5e49fd0ad6f0_0 .net "memread", 0 0, L_0x5e49fd0b9c20;  alias, 1 drivers
v0x5e49fd0ad7b0_0 .net "memtoreg", 0 0, L_0x5e49fd0b9d00;  alias, 1 drivers
v0x5e49fd0ad870_0 .net "memwrite", 0 0, L_0x5e49fd0b9b80;  alias, 1 drivers
v0x5e49fd0ad930_0 .var "ndz", 0 0;
v0x5e49fd0ad9f0_0 .net "op", 3 0, L_0x5e49fd0ba180;  alias, 1 drivers
v0x5e49fd0adab0_0 .net "regdst", 0 0, L_0x5e49fd0b97f0;  alias, 1 drivers
v0x5e49fd0adb50_0 .net "regwrite", 0 0, L_0x5e49fd0b9750;  alias, 1 drivers
v0x5e49fd0adc20_0 .net "state", 1 0, v0x5e49fd0b7fe0_0;  alias, 1 drivers
E_0x5e49fd0951c0 .event anyedge, v0x5e49fd0ac2d0_0, v0x5e49fd0acb80_0, v0x5e49fd0ad550_0;
L_0x5e49fd0b9750 .part v0x5e49fd0ad440_0, 7, 1;
L_0x5e49fd0b97f0 .part v0x5e49fd0ad440_0, 6, 1;
L_0x5e49fd0b9920 .part v0x5e49fd0ad440_0, 5, 1;
L_0x5e49fd0b9a50 .part v0x5e49fd0ad440_0, 4, 1;
L_0x5e49fd0b9b80 .part v0x5e49fd0ad440_0, 3, 1;
L_0x5e49fd0b9c20 .part v0x5e49fd0ad440_0, 2, 1;
L_0x5e49fd0b9d00 .part v0x5e49fd0ad440_0, 1, 1;
L_0x5e49fd0b9e30 .part v0x5e49fd0ad440_0, 0, 1;
S_0x5e49fd0aecb0 .scope module, "dmem" "data_memory" 2 116, 2 120 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 16 "wd";
    .port_info 5 /OUTPUT 16 "rd";
L_0x5e49fd0ba3f0 .functor BUFZ 16, L_0x5e49fd0cbe80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5e49fd0af000 .array "RAM", 0 255, 15 0;
v0x5e49fd0af0e0_0 .net *"_ivl_0", 15 0, L_0x5e49fd0cbe80;  1 drivers
v0x5e49fd0af1c0_0 .net "addr", 15 0, v0x5e49fd0ac100_0;  alias, 1 drivers
v0x5e49fd0af2c0_0 .net "clk", 0 0, v0x5e49fd0b88f0_0;  alias, 1 drivers
v0x5e49fd0af360_0 .net "rd", 15 0, L_0x5e49fd0ba3f0;  alias, 1 drivers
v0x5e49fd0af490_0 .net "state", 1 0, v0x5e49fd0b7fe0_0;  alias, 1 drivers
v0x5e49fd0af550_0 .net "wd", 15 0, v0x5e49fd0b3b70_0;  alias, 1 drivers
v0x5e49fd0af630_0 .net "we", 0 0, L_0x5e49fd0b9b80;  alias, 1 drivers
E_0x5e49fd0aef70 .event anyedge, v0x5e49fd0ac2d0_0, v0x5e49fd0ad870_0, v0x5e49fd0af550_0, v0x5e49fd0ac100_0;
L_0x5e49fd0cbe80 .array/port v0x5e49fd0af000, v0x5e49fd0ac100_0;
S_0x5e49fd0af7d0 .scope module, "imem" "instr_memory" 2 79, 2 134 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /OUTPUT 16 "rd";
v0x5e49fd0afb40 .array "RAM", 0 31, 15 0;
v0x5e49fd0b0020_0 .net "addr", 15 0, v0x5e49fd0b1eb0_0;  alias, 1 drivers
v0x5e49fd0b0100_0 .net "clk", 0 0, v0x5e49fd0b88f0_0;  alias, 1 drivers
v0x5e49fd0b01a0_0 .var "rd", 15 0;
v0x5e49fd0b0240_0 .net "state", 1 0, v0x5e49fd0b7fe0_0;  alias, 1 drivers
v0x5e49fd0afb40_0 .array/port v0x5e49fd0afb40, 0;
v0x5e49fd0afb40_1 .array/port v0x5e49fd0afb40, 1;
E_0x5e49fd0aee90/0 .event anyedge, v0x5e49fd0ac2d0_0, v0x5e49fd0b0020_0, v0x5e49fd0afb40_0, v0x5e49fd0afb40_1;
v0x5e49fd0afb40_2 .array/port v0x5e49fd0afb40, 2;
v0x5e49fd0afb40_3 .array/port v0x5e49fd0afb40, 3;
v0x5e49fd0afb40_4 .array/port v0x5e49fd0afb40, 4;
v0x5e49fd0afb40_5 .array/port v0x5e49fd0afb40, 5;
E_0x5e49fd0aee90/1 .event anyedge, v0x5e49fd0afb40_2, v0x5e49fd0afb40_3, v0x5e49fd0afb40_4, v0x5e49fd0afb40_5;
v0x5e49fd0afb40_6 .array/port v0x5e49fd0afb40, 6;
v0x5e49fd0afb40_7 .array/port v0x5e49fd0afb40, 7;
v0x5e49fd0afb40_8 .array/port v0x5e49fd0afb40, 8;
v0x5e49fd0afb40_9 .array/port v0x5e49fd0afb40, 9;
E_0x5e49fd0aee90/2 .event anyedge, v0x5e49fd0afb40_6, v0x5e49fd0afb40_7, v0x5e49fd0afb40_8, v0x5e49fd0afb40_9;
v0x5e49fd0afb40_10 .array/port v0x5e49fd0afb40, 10;
v0x5e49fd0afb40_11 .array/port v0x5e49fd0afb40, 11;
v0x5e49fd0afb40_12 .array/port v0x5e49fd0afb40, 12;
v0x5e49fd0afb40_13 .array/port v0x5e49fd0afb40, 13;
E_0x5e49fd0aee90/3 .event anyedge, v0x5e49fd0afb40_10, v0x5e49fd0afb40_11, v0x5e49fd0afb40_12, v0x5e49fd0afb40_13;
v0x5e49fd0afb40_14 .array/port v0x5e49fd0afb40, 14;
v0x5e49fd0afb40_15 .array/port v0x5e49fd0afb40, 15;
v0x5e49fd0afb40_16 .array/port v0x5e49fd0afb40, 16;
v0x5e49fd0afb40_17 .array/port v0x5e49fd0afb40, 17;
E_0x5e49fd0aee90/4 .event anyedge, v0x5e49fd0afb40_14, v0x5e49fd0afb40_15, v0x5e49fd0afb40_16, v0x5e49fd0afb40_17;
v0x5e49fd0afb40_18 .array/port v0x5e49fd0afb40, 18;
v0x5e49fd0afb40_19 .array/port v0x5e49fd0afb40, 19;
v0x5e49fd0afb40_20 .array/port v0x5e49fd0afb40, 20;
v0x5e49fd0afb40_21 .array/port v0x5e49fd0afb40, 21;
E_0x5e49fd0aee90/5 .event anyedge, v0x5e49fd0afb40_18, v0x5e49fd0afb40_19, v0x5e49fd0afb40_20, v0x5e49fd0afb40_21;
v0x5e49fd0afb40_22 .array/port v0x5e49fd0afb40, 22;
v0x5e49fd0afb40_23 .array/port v0x5e49fd0afb40, 23;
v0x5e49fd0afb40_24 .array/port v0x5e49fd0afb40, 24;
v0x5e49fd0afb40_25 .array/port v0x5e49fd0afb40, 25;
E_0x5e49fd0aee90/6 .event anyedge, v0x5e49fd0afb40_22, v0x5e49fd0afb40_23, v0x5e49fd0afb40_24, v0x5e49fd0afb40_25;
v0x5e49fd0afb40_26 .array/port v0x5e49fd0afb40, 26;
v0x5e49fd0afb40_27 .array/port v0x5e49fd0afb40, 27;
v0x5e49fd0afb40_28 .array/port v0x5e49fd0afb40, 28;
v0x5e49fd0afb40_29 .array/port v0x5e49fd0afb40, 29;
E_0x5e49fd0aee90/7 .event anyedge, v0x5e49fd0afb40_26, v0x5e49fd0afb40_27, v0x5e49fd0afb40_28, v0x5e49fd0afb40_29;
v0x5e49fd0afb40_30 .array/port v0x5e49fd0afb40, 30;
v0x5e49fd0afb40_31 .array/port v0x5e49fd0afb40, 31;
E_0x5e49fd0aee90/8 .event anyedge, v0x5e49fd0afb40_30, v0x5e49fd0afb40_31;
E_0x5e49fd0aee90 .event/or E_0x5e49fd0aee90/0, E_0x5e49fd0aee90/1, E_0x5e49fd0aee90/2, E_0x5e49fd0aee90/3, E_0x5e49fd0aee90/4, E_0x5e49fd0aee90/5, E_0x5e49fd0aee90/6, E_0x5e49fd0aee90/7, E_0x5e49fd0aee90/8;
S_0x5e49fd0b03d0 .scope module, "jal_branch_mux" "mux2" 2 91, 2 271 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5e49fd0b05b0 .param/l "WIDTH" 0 2 271, +C4<00000000000000000000000000010000>;
v0x5e49fd0b0680_0 .net "d0", 15 0, L_0x5e49fd0ca7e0;  alias, 1 drivers
v0x5e49fd0b0780_0 .net "d1", 15 0, L_0x5e49fd0cac00;  alias, 1 drivers
v0x5e49fd0b0860_0 .net "s", 0 0, L_0x5e49fd0b9e30;  alias, 1 drivers
v0x5e49fd0b0980_0 .net "y", 15 0, L_0x5e49fd0cad40;  alias, 1 drivers
L_0x5e49fd0cad40 .functor MUXZ 16, L_0x5e49fd0ca7e0, L_0x5e49fd0cac00, L_0x5e49fd0b9e30, C4<>;
S_0x5e49fd0b0ac0 .scope module, "jalwritemux" "mux2" 2 100, 2 271 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5e49fd0b0ca0 .param/l "WIDTH" 0 2 271, +C4<00000000000000000000000000010000>;
v0x5e49fd0b0de0_0 .net "d0", 15 0, L_0x5e49fd0cb510;  alias, 1 drivers
v0x5e49fd0b0ee0_0 .net "d1", 15 0, L_0x5e49fd0ba350;  alias, 1 drivers
v0x5e49fd0b0fc0_0 .net "s", 0 0, L_0x5e49fd0b9e30;  alias, 1 drivers
v0x5e49fd0b1090_0 .net "y", 15 0, L_0x5e49fd0cb5b0;  alias, 1 drivers
L_0x5e49fd0cb5b0 .functor MUXZ 16, L_0x5e49fd0cb510, L_0x5e49fd0ba350, L_0x5e49fd0b9e30, C4<>;
S_0x5e49fd0b1200 .scope module, "ndzcheckmux" "mux2" 2 108, 2 271 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
P_0x5e49fd0b13e0 .param/l "WIDTH" 0 2 271, +C4<00000000000000000000000000000001>;
v0x5e49fd0b1520_0 .net "d0", 0 0, L_0x5e49fd0cb810;  alias, 1 drivers
v0x5e49fd0b1630_0 .net "d1", 0 0, v0x5e49fd0ac210_0;  alias, 1 drivers
v0x5e49fd0b1720_0 .net "s", 0 0, v0x5e49fd0ad930_0;  alias, 1 drivers
v0x5e49fd0b1810_0 .net "y", 0 0, L_0x5e49fd0cba10;  alias, 1 drivers
L_0x5e49fd0cba10 .functor MUXZ 1, L_0x5e49fd0cb810, v0x5e49fd0ac210_0, v0x5e49fd0ad930_0, C4<>;
S_0x5e49fd0b1950 .scope module, "pc_reg" "flipflop" 2 85, 2 265 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
P_0x5e49fd0af9b0 .param/l "WIDTH" 0 2 265, +C4<00000000000000000000000000010000>;
v0x5e49fd0b1cc0_0 .net "clk", 0 0, v0x5e49fd0b88f0_0;  alias, 1 drivers
v0x5e49fd0b1dd0_0 .net "d", 15 0, L_0x5e49fd0cb020;  alias, 1 drivers
v0x5e49fd0b1eb0_0 .var "q", 15 0;
v0x5e49fd0b1f80_0 .net "reset", 0 0, v0x5e49fd0b8fc0_0;  alias, 1 drivers
v0x5e49fd0b2020_0 .net "state", 1 0, v0x5e49fd0b7fe0_0;  alias, 1 drivers
E_0x5e49fd0b1c40/0 .event negedge, v0x5e49fd0af2c0_0;
E_0x5e49fd0b1c40/1 .event posedge, v0x5e49fd0b1f80_0;
E_0x5e49fd0b1c40 .event/or E_0x5e49fd0b1c40/0, E_0x5e49fd0b1c40/1;
S_0x5e49fd0b21d0 .scope module, "pcadd1" "adder" 2 86, 2 249 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5e49fd0b2420_0 .net "a", 15 0, v0x5e49fd0b1eb0_0;  alias, 1 drivers
L_0x7f0a9489d060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5e49fd0b2550_0 .net "b", 15 0, L_0x7f0a9489d060;  1 drivers
v0x5e49fd0b2630_0 .net "y", 15 0, L_0x5e49fd0ba350;  alias, 1 drivers
L_0x5e49fd0ba350 .arith/sum 16, v0x5e49fd0b1eb0_0, L_0x7f0a9489d060;
S_0x5e49fd0b2730 .scope module, "pcadd2" "adder" 2 92, 2 249 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5e49fd0b2960_0 .net "a", 15 0, v0x5e49fd0b1eb0_0;  alias, 1 drivers
v0x5e49fd0b2a40_0 .net "b", 15 0, L_0x5e49fd0cad40;  alias, 1 drivers
v0x5e49fd0b2b30_0 .net "y", 15 0, L_0x5e49fd0cade0;  alias, 1 drivers
L_0x5e49fd0cade0 .arith/sum 16, v0x5e49fd0b1eb0_0, L_0x5e49fd0cad40;
S_0x5e49fd0b2c80 .scope module, "pcbrmux" "mux2" 2 93, 2 271 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5e49fd0b2e60 .param/l "WIDTH" 0 2 271, +C4<00000000000000000000000000010000>;
v0x5e49fd0b2fd0_0 .net "d0", 15 0, L_0x5e49fd0ba350;  alias, 1 drivers
v0x5e49fd0b30e0_0 .net "d1", 15 0, L_0x5e49fd0cade0;  alias, 1 drivers
v0x5e49fd0b31a0_0 .net "s", 0 0, L_0x5e49fd0ba110;  alias, 1 drivers
v0x5e49fd0b32a0_0 .net "y", 15 0, L_0x5e49fd0cb020;  alias, 1 drivers
L_0x5e49fd0cb020 .functor MUXZ 16, L_0x5e49fd0ba350, L_0x5e49fd0cade0, L_0x5e49fd0ba110, C4<>;
S_0x5e49fd0b33c0 .scope module, "register" "regfile" 2 109, 2 145 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 3 "ra1";
    .port_info 5 /INPUT 3 "ra2";
    .port_info 6 /INPUT 3 "wa";
    .port_info 7 /INPUT 16 "wd";
    .port_info 8 /INPUT 16 "pc";
    .port_info 9 /OUTPUT 16 "rd1";
    .port_info 10 /OUTPUT 16 "rd2";
v0x5e49fd0b3790_0 .net "clk", 0 0, v0x5e49fd0b88f0_0;  alias, 1 drivers
v0x5e49fd0b3850_0 .net "pc", 15 0, v0x5e49fd0b1eb0_0;  alias, 1 drivers
v0x5e49fd0b3910_0 .net "ra1", 2 0, L_0x5e49fd0cbc10;  1 drivers
v0x5e49fd0b39d0_0 .net "ra2", 2 0, L_0x5e49fd0cbcb0;  1 drivers
v0x5e49fd0b3ab0_0 .var "rd1", 15 0;
v0x5e49fd0b3b70_0 .var "rd2", 15 0;
v0x5e49fd0b3c40 .array "register_file", 0 7, 15 0;
v0x5e49fd0b3ce0_0 .net "reset", 0 0, v0x5e49fd0b8fc0_0;  alias, 1 drivers
v0x5e49fd0b3db0_0 .net "state", 1 0, v0x5e49fd0b7fe0_0;  alias, 1 drivers
v0x5e49fd0b3ee0_0 .net "wa", 2 0, L_0x5e49fd0cb1e0;  alias, 1 drivers
v0x5e49fd0b3fc0_0 .net "wd", 15 0, L_0x5e49fd0cb5b0;  alias, 1 drivers
v0x5e49fd0b40b0_0 .net "we", 0 0, L_0x5e49fd0cba10;  alias, 1 drivers
E_0x5e49fd0b36b0 .event posedge, v0x5e49fd0af2c0_0;
E_0x5e49fd0b3730/0 .event anyedge, v0x5e49fd0ac2d0_0;
E_0x5e49fd0b3730/1 .event posedge, v0x5e49fd0af2c0_0;
E_0x5e49fd0b3730 .event/or E_0x5e49fd0b3730/0, E_0x5e49fd0b3730/1;
S_0x5e49fd0b4300 .scope module, "resultmux" "mux2" 2 98, 2 271 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5e49fd0b4490 .param/l "WIDTH" 0 2 271, +C4<00000000000000000000000000010000>;
v0x5e49fd0b4690_0 .net "d0", 15 0, v0x5e49fd0ac100_0;  alias, 1 drivers
v0x5e49fd0b47c0_0 .net "d1", 15 0, L_0x5e49fd0ba3f0;  alias, 1 drivers
v0x5e49fd0b4880_0 .net "s", 0 0, L_0x5e49fd0b9d00;  alias, 1 drivers
v0x5e49fd0b49a0_0 .net "y", 15 0, L_0x5e49fd0cb510;  alias, 1 drivers
L_0x5e49fd0cb510 .functor MUXZ 16, v0x5e49fd0ac100_0, L_0x5e49fd0ba3f0, L_0x5e49fd0b9d00, C4<>;
S_0x5e49fd0b4ab0 .scope module, "se" "sign_ext" 2 87, 2 257 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5e49fd0b4cf0_0 .net *"_ivl_1", 0 0, L_0x5e49fd0ca500;  1 drivers
v0x5e49fd0b4df0_0 .net *"_ivl_2", 9 0, L_0x5e49fd0ca5a0;  1 drivers
v0x5e49fd0b4ed0_0 .net "a", 5 0, L_0x5e49fd0ca880;  1 drivers
v0x5e49fd0b4f90_0 .net "y", 15 0, L_0x5e49fd0ca7e0;  alias, 1 drivers
L_0x5e49fd0ca500 .part L_0x5e49fd0ca880, 5, 1;
LS_0x5e49fd0ca5a0_0_0 .concat [ 1 1 1 1], L_0x5e49fd0ca500, L_0x5e49fd0ca500, L_0x5e49fd0ca500, L_0x5e49fd0ca500;
LS_0x5e49fd0ca5a0_0_4 .concat [ 1 1 1 1], L_0x5e49fd0ca500, L_0x5e49fd0ca500, L_0x5e49fd0ca500, L_0x5e49fd0ca500;
LS_0x5e49fd0ca5a0_0_8 .concat [ 1 1 0 0], L_0x5e49fd0ca500, L_0x5e49fd0ca500;
L_0x5e49fd0ca5a0 .concat [ 4 4 2 0], LS_0x5e49fd0ca5a0_0_0, LS_0x5e49fd0ca5a0_0_4, LS_0x5e49fd0ca5a0_0_8;
L_0x5e49fd0ca7e0 .concat [ 6 10 0 0], L_0x5e49fd0ca880, L_0x5e49fd0ca5a0;
S_0x5e49fd0b50c0 .scope module, "se_jal" "sign_ext_jal" 2 88, 2 261 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5e49fd0b52e0_0 .net *"_ivl_1", 0 0, L_0x5e49fd0ca920;  1 drivers
v0x5e49fd0b53e0_0 .net *"_ivl_2", 6 0, L_0x5e49fd0ca9c0;  1 drivers
v0x5e49fd0b54c0_0 .net "a", 8 0, L_0x5e49fd0caca0;  1 drivers
v0x5e49fd0b55b0_0 .net "y", 15 0, L_0x5e49fd0cac00;  alias, 1 drivers
L_0x5e49fd0ca920 .part L_0x5e49fd0caca0, 8, 1;
LS_0x5e49fd0ca9c0_0_0 .concat [ 1 1 1 1], L_0x5e49fd0ca920, L_0x5e49fd0ca920, L_0x5e49fd0ca920, L_0x5e49fd0ca920;
LS_0x5e49fd0ca9c0_0_4 .concat [ 1 1 1 0], L_0x5e49fd0ca920, L_0x5e49fd0ca920, L_0x5e49fd0ca920;
L_0x5e49fd0ca9c0 .concat [ 4 3 0 0], LS_0x5e49fd0ca9c0_0_0, LS_0x5e49fd0ca9c0_0_4;
L_0x5e49fd0cac00 .concat [ 9 7 0 0], L_0x5e49fd0caca0, L_0x5e49fd0ca9c0;
S_0x5e49fd0b56e0 .scope module, "srcbmux" "mux2" 2 112, 2 271 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5e49fd0b59d0 .param/l "WIDTH" 0 2 271, +C4<00000000000000000000000000010000>;
v0x5e49fd0b5b40_0 .net "d0", 15 0, v0x5e49fd0b3b70_0;  alias, 1 drivers
v0x5e49fd0b5c50_0 .net "d1", 15 0, L_0x5e49fd0ca7e0;  alias, 1 drivers
v0x5e49fd0b5d60_0 .net "s", 0 0, L_0x5e49fd0b9920;  alias, 1 drivers
v0x5e49fd0b5e50_0 .net "y", 15 0, L_0x5e49fd0cbd50;  alias, 1 drivers
L_0x5e49fd0cbd50 .functor MUXZ 16, v0x5e49fd0b3b70_0, L_0x5e49fd0ca7e0, L_0x5e49fd0b9920, C4<>;
S_0x5e49fd0b5f50 .scope module, "writemux" "mux2" 2 97, 2 271 0, S_0x5e49fd0ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 3 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 3 "y";
P_0x5e49fd0b6130 .param/l "WIDTH" 0 2 271, +C4<00000000000000000000000000000011>;
v0x5e49fd0b6270_0 .net "d0", 2 0, L_0x5e49fd0cb280;  1 drivers
v0x5e49fd0b6370_0 .net "d1", 2 0, L_0x5e49fd0cb320;  1 drivers
v0x5e49fd0b6450_0 .net "s", 0 0, L_0x5e49fd0b97f0;  alias, 1 drivers
v0x5e49fd0b6570_0 .net "y", 2 0, L_0x5e49fd0cb1e0;  alias, 1 drivers
L_0x5e49fd0cb1e0 .functor MUXZ 3, L_0x5e49fd0cb280, L_0x5e49fd0cb320, L_0x5e49fd0b97f0, C4<>;
    .scope S_0x5e49fd0af7d0;
T_0 ;
    %vpi_call 2 138 "$readmemh", "memfile.dat", v0x5e49fd0afb40 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5e49fd0af7d0;
T_1 ;
    %wait E_0x5e49fd0aee90;
    %load/vec4 v0x5e49fd0b0240_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %ix/getv 4, v0x5e49fd0b0020_0;
    %load/vec4a v0x5e49fd0afb40, 4;
    %store/vec4 v0x5e49fd0b01a0_0, 0, 16;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5e49fd0acda0;
T_2 ;
    %wait E_0x5e49fd0951c0;
    %load/vec4 v0x5e49fd0adc20_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e49fd0ad1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e49fd0ad930_0, 0;
    %load/vec4 v0x5e49fd0ad9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x5e49fd0ad440_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x5e49fd0ad440_0, 0;
    %load/vec4 v0x5e49fd0ad550_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e49fd0ad1e0_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x5e49fd0ad440_0, 0;
    %load/vec4 v0x5e49fd0ad550_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e49fd0ad930_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 166, 0, 8;
    %assign/vec4 v0x5e49fd0ad440_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 40, 0, 8;
    %assign/vec4 v0x5e49fd0ad440_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x5e49fd0ad440_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 177, 0, 8;
    %assign/vec4 v0x5e49fd0ad440_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5e49fd0ac7e0;
T_3 ;
    %wait E_0x5e49fd0648b0;
    %load/vec4 v0x5e49fd0acc40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5e49fd0acb80_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5e49fd0aca70_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e49fd0aca70_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e49fd0aca70_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5e49fd0aca70_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e49fd0aca70_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e49fd0aca70_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5e49fd0aca70_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5e49fd0b1950;
T_4 ;
    %wait E_0x5e49fd0b1c40;
    %load/vec4 v0x5e49fd0b1f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e49fd0b1eb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e49fd0b2020_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5e49fd0b1dd0_0;
    %assign/vec4 v0x5e49fd0b1eb0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e49fd0b33c0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e49fd0b3c40, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e49fd0b3c40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e49fd0b3c40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e49fd0b3c40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e49fd0b3c40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e49fd0b3c40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e49fd0b3c40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e49fd0b3c40, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x5e49fd0b33c0;
T_6 ;
    %wait E_0x5e49fd0b3730;
    %load/vec4 v0x5e49fd0b3db0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5e49fd0b3910_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5e49fd0b3c40, 4;
    %assign/vec4 v0x5e49fd0b3ab0_0, 0;
    %load/vec4 v0x5e49fd0b39d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5e49fd0b3c40, 4;
    %assign/vec4 v0x5e49fd0b3b70_0, 0;
T_6.0 ;
    %load/vec4 v0x5e49fd0b3db0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5e49fd0b3850_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e49fd0b3c40, 4, 0;
T_6.2 ;
    %load/vec4 v0x5e49fd0b40b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5e49fd0b3fc0_0;
    %load/vec4 v0x5e49fd0b3ee0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e49fd0b3c40, 0, 4;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e49fd0b33c0;
T_7 ;
    %wait E_0x5e49fd0b36b0;
    %load/vec4 v0x5e49fd0b3db0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 179 "$display", "Time: %0d Register values: R0 = %h, R1 = %h, R2 = %h, R3 = %h, R4 = %h, R5 = %h, R6 = %h, R7 = %h", $time, &A<v0x5e49fd0b3c40, 0>, &A<v0x5e49fd0b3c40, 1>, &A<v0x5e49fd0b3c40, 2>, &A<v0x5e49fd0b3c40, 3>, &A<v0x5e49fd0b3c40, 4>, &A<v0x5e49fd0b3c40, 5>, &A<v0x5e49fd0b3c40, 6>, &A<v0x5e49fd0b3c40, 7> {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5e49fd0abab0;
T_8 ;
    %wait E_0x5e49fd01c670;
    %load/vec4 v0x5e49fd0ac2d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5e49fd0abd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5e49fd0ac100_0, 0, 16;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x5e49fd0abe90_0;
    %pad/u 17;
    %load/vec4 v0x5e49fd0abf70_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x5e49fd0ac100_0, 0, 16;
    %store/vec4 v0x5e49fd0ac030_0, 0, 1;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x5e49fd0abe90_0;
    %load/vec4 v0x5e49fd0abf70_0;
    %sub;
    %store/vec4 v0x5e49fd0ac100_0, 0, 16;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x5e49fd0abe90_0;
    %load/vec4 v0x5e49fd0abf70_0;
    %and;
    %inv;
    %store/vec4 v0x5e49fd0ac100_0, 0, 16;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.0 ;
    %load/vec4 v0x5e49fd0ac100_0;
    %nor/r;
    %store/vec4 v0x5e49fd0ac210_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5e49fd0aecb0;
T_9 ;
    %wait E_0x5e49fd0aef70;
    %load/vec4 v0x5e49fd0af490_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5e49fd0af630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5e49fd0af550_0;
    %ix/getv 3, v0x5e49fd0af1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e49fd0af000, 0, 4;
T_9.2 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5e49fd0ab000;
T_10 ;
    %wait E_0x5e49fd0b36b0;
    %load/vec4 v0x5e49fd0b7fe0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5e49fd0b6cf0_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0x5e49fd0b6cf0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/x;
    %jmp/1 T_10.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_10.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_10.4, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_10.5, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/x;
    %jmp/1 T_10.6, 4;
    %dup/vec4;
    %pushi/vec4 36, 3, 6;
    %cmp/x;
    %jmp/1 T_10.7, 4;
    %dup/vec4;
    %pushi/vec4 44, 3, 6;
    %cmp/x;
    %jmp/1 T_10.8, 4;
    %dup/vec4;
    %pushi/vec4 52, 3, 6;
    %cmp/x;
    %jmp/1 T_10.9, 4;
    %jmp T_10.10;
T_10.2 ;
    %vpi_call 2 19 "$display", "Time: %0d ADD R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, &PV<v0x5e49fd0b6cf0_0, 9, 3>, &PV<v0x5e49fd0b6cf0_0, 6, 3>, &PV<v0x5e49fd0b6cf0_0, 3, 3>, v0x5e49fd0b8470_0, v0x5e49fd0b6aa0_0 {0 0 0};
    %jmp T_10.10;
T_10.3 ;
    %vpi_call 2 22 "$display", "Time: %0d ADC R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, &PV<v0x5e49fd0b6cf0_0, 9, 3>, &PV<v0x5e49fd0b6cf0_0, 6, 3>, &PV<v0x5e49fd0b6cf0_0, 3, 3>, v0x5e49fd0b8470_0, v0x5e49fd0b6aa0_0 {0 0 0};
    %jmp T_10.10;
T_10.4 ;
    %vpi_call 2 25 "$display", "Time: %0d NDU R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, &PV<v0x5e49fd0b6cf0_0, 9, 3>, &PV<v0x5e49fd0b6cf0_0, 6, 3>, &PV<v0x5e49fd0b6cf0_0, 3, 3>, v0x5e49fd0b8470_0, v0x5e49fd0b6aa0_0 {0 0 0};
    %jmp T_10.10;
T_10.5 ;
    %vpi_call 2 28 "$display", "Time: %0d NDZ R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, &PV<v0x5e49fd0b6cf0_0, 9, 3>, &PV<v0x5e49fd0b6cf0_0, 6, 3>, &PV<v0x5e49fd0b6cf0_0, 3, 3>, v0x5e49fd0b8470_0, v0x5e49fd0b6aa0_0 {0 0 0};
    %jmp T_10.10;
T_10.6 ;
    %vpi_call 2 31 "$display", "Time: %0d LW R%d, R%d, Imm: %b  ZERO: %b, CARRY: %b", $time, &PV<v0x5e49fd0b6cf0_0, 9, 3>, &PV<v0x5e49fd0b6cf0_0, 6, 3>, &PV<v0x5e49fd0b6cf0_0, 0, 6>, v0x5e49fd0b8470_0, v0x5e49fd0b6aa0_0 {0 0 0};
    %jmp T_10.10;
T_10.7 ;
    %vpi_call 2 34 "$display", "Time: %0d SW R%d, R%d, Imm: %b  ZERO: %b, CARRY: %b", $time, &PV<v0x5e49fd0b6cf0_0, 9, 3>, &PV<v0x5e49fd0b6cf0_0, 6, 3>, &PV<v0x5e49fd0b6cf0_0, 0, 6>, v0x5e49fd0b8470_0, v0x5e49fd0b6aa0_0 {0 0 0};
    %jmp T_10.10;
T_10.8 ;
    %vpi_call 2 37 "$display", "Time: %0d BEQ R%d, R%d, Imm: %b  ZERO: %b, CARRY: %b", $time, &PV<v0x5e49fd0b6cf0_0, 9, 3>, &PV<v0x5e49fd0b6cf0_0, 6, 3>, &PV<v0x5e49fd0b6cf0_0, 0, 6>, v0x5e49fd0b8470_0, v0x5e49fd0b6aa0_0 {0 0 0};
    %jmp T_10.10;
T_10.9 ;
    %vpi_call 2 40 "$display", "Time: %0d JAL R%d, Imm: %b ZERO: %b, CARRY: %b", $time, &PV<v0x5e49fd0b6cf0_0, 9, 3>, &PV<v0x5e49fd0b6cf0_0, 0, 9>, v0x5e49fd0b8470_0, v0x5e49fd0b6aa0_0 {0 0 0};
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e49fd0ab000;
T_11 ;
    %wait E_0x5e49fd0b36b0;
    %vpi_call 2 47 "$display", "-----------------------------------------------" {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x5e49fd0ab000;
T_12 ;
    %wait E_0x5e49fd064460;
    %load/vec4 v0x5e49fd0b78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e49fd0b7fe0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5e49fd0b7fe0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x5e49fd0b6cf0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5e49fd0b7fe0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5e49fd0b7fe0_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5e49fd0b7fe0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x5e49fd0b6cf0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_12.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5e49fd0b6cf0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
T_12.10;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5e49fd0b7fe0_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5e49fd0b7fe0_0, 0;
T_12.9 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x5e49fd0b7fe0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5e49fd0b7fe0_0, 0;
    %jmp T_12.12;
T_12.11 ;
    %load/vec4 v0x5e49fd0b7fe0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_12.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e49fd0b7fe0_0, 0;
T_12.13 ;
T_12.12 ;
T_12.7 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e49fd0815c0;
T_13 ;
    %delay 1200, 0;
    %vpi_call 3 71 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5e49fd0815c0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e49fd0b8fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e49fd0b88f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e49fd0b8fc0_0, 0, 1;
T_14.0 ;
    %delay 10, 0;
    %load/vec4 v0x5e49fd0b88f0_0;
    %inv;
    %store/vec4 v0x5e49fd0b88f0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x5e49fd0815c0;
T_15 ;
    %wait E_0x5e49fd0b36b0;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "multi_cycle.v";
    "tb_add.v";
