// Seed: 3026375
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = -id_5[-1];
endmodule
module module_1 #(
    parameter id_11 = 32'd9,
    parameter id_18 = 32'd81,
    parameter id_23 = 32'd19,
    parameter id_28 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire _id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire _id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout logic [7:0] id_14;
  output wire id_13;
  inout wire id_12;
  inout wire _id_11;
  input wire id_10;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_15,
      id_15,
      id_14,
      id_19,
      id_20,
      id_24,
      id_8,
      id_9,
      id_22,
      id_10,
      id_25
  );
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic _id_28;
  ;
  logic id_29 = id_14[1 : 1'b0==?id_23];
  wire ["" ==  1 'd0 : -1] id_30;
  wire  [  !  id_28  ==  -  id_11  :  id_18  *  -1  ]  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ;
  logic id_65;
endmodule
