==========================================
Simple Timing Constraint Test
==========================================
This test adds ONLY timing constraints (no ISA)
to demonstrate their impact on optimization

[1/4] Creating simplified wrapper with timing constraints...
Created wrapper with timing constraints
[2/4] Creating synthesis script...
[3/4] Running synthesis...
Using Synlig...

-- Executing script file `synth.ys' --

1. Executing SystemVerilog frontend.
ERROR: Can't open input file `../CoreSim/cores/ibex/rtl/ibex_core.sv' for reading: No such file or directory

==========================================
Test Complete!
==========================================
Output: output/simple_timing
