$date
	Sat Nov 18 13:27:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rv32_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module c0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # w_brUn $end
$var wire 1 $ w_regWEn $end
$var wire 1 % w_sel_pc $end
$var wire 32 & w_wr_back [31:0] $end
$var wire 2 ' w_wb_sel [1:0] $end
$var wire 1 ( w_sign $end
$var wire 32 ) w_reg_data_B [31:0] $end
$var wire 32 * w_reg_data_A [31:0] $end
$var wire 1 + w_pc_sel $end
$var wire 32 , w_pc_4 [31:0] $end
$var wire 32 - w_pc [31:0] $end
$var wire 1 . w_mem_rw $end
$var wire 32 / w_instruction [31:0] $end
$var wire 32 0 w_immediate [31:0] $end
$var wire 4 1 w_imm_sel [3:0] $end
$var wire 32 2 w_dmem_out [31:0] $end
$var wire 1 3 w_brLT $end
$var wire 1 4 w_brEq $end
$var wire 1 5 w_b_sel $end
$var wire 1 6 w_alu_zero_flag $end
$var wire 4 7 w_alu_sel [3:0] $end
$var wire 32 8 w_alu_out [31:0] $end
$var wire 32 9 w_alu_in_B [31:0] $end
$var wire 32 : w_alu_in_A [31:0] $end
$var wire 1 ; w_a_sel $end
$var wire 1 < w_BrUn $end
$scope module inst_alu $end
$var wire 1 ( sign $end
$var wire 32 = i_2 [31:0] $end
$var wire 32 > i_1 [31:0] $end
$var wire 4 ? aluSel [3:0] $end
$var reg 32 @ r_operand_2_converted [31:0] $end
$var reg 32 A result [31:0] $end
$var reg 1 6 zero_flag $end
$upscope $end
$scope module inst_branch_comp $end
$var wire 1 4 brEq $end
$var wire 1 3 brLT $end
$var wire 1 # brUn $end
$var wire 32 B i_dataB [31:0] $end
$var wire 32 C i_dataA [31:0] $end
$var reg 1 D r_Eq $end
$var reg 1 E r_LT $end
$upscope $end
$scope module inst_control $end
$var wire 1 F BrEq $end
$var wire 1 $ RegWEn $end
$var wire 1 4 brEq $end
$var wire 1 3 brLT $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 G w_instr_exe [31:0] $end
$var wire 32 H w_instr_de [31:0] $end
$var wire 32 I w_instr_acc [31:0] $end
$var wire 1 ( sign $end
$var wire 1 + pcSel $end
$var wire 32 J inst [31:0] $end
$var wire 2 K WBSel [1:0] $end
$var wire 1 . MemRW $end
$var wire 4 L ImmSel [3:0] $end
$var wire 1 < BrUn $end
$var wire 1 5 BSel $end
$var wire 1 ; ASel $end
$var wire 4 M ALUSel [3:0] $end
$scope module inst_access_ctl $end
$var wire 1 . MemRW $end
$var wire 1 ! clk $end
$var wire 32 N instr_acc [31:0] $end
$var wire 1 " rst $end
$var wire 32 O instruction [31:0] $end
$var reg 32 P r_instr_acc [31:0] $end
$var reg 1 Q r_mem_wr $end
$upscope $end
$scope module inst_decode_ctl $end
$var wire 1 ! clk $end
$var wire 4 R immSel [3:0] $end
$var wire 32 S instr_de [31:0] $end
$var wire 1 " rst $end
$var wire 32 T instruction [31:0] $end
$var reg 4 U r_immSel [3:0] $end
$var reg 32 V r_instr_de [31:0] $end
$upscope $end
$scope module inst_execute_ctl $end
$var wire 1 F BrEq $end
$var wire 1 3 BrLT $end
$var wire 1 < BrUn $end
$var wire 1 ; a_sel $end
$var wire 4 W alu_sel [3:0] $end
$var wire 1 5 b_sel $end
$var wire 1 ! clk $end
$var wire 32 X instr_exe [31:0] $end
$var wire 32 Y instruction [31:0] $end
$var wire 1 + pc_sel $end
$var wire 1 " rst $end
$var wire 1 ( sign $end
$var reg 1 Z r_BrUn $end
$var reg 1 [ r_a_sel $end
$var reg 4 \ r_alu_sel [3:0] $end
$var reg 1 ] r_b_sel $end
$var reg 32 ^ r_instr_exe [31:0] $end
$var reg 1 _ r_pc_sel $end
$var reg 1 ` r_sign $end
$upscope $end
$scope module inst_wb_ctl $end
$var wire 1 ! clk $end
$var wire 32 a instruction [31:0] $end
$var wire 1 " rst $end
$var wire 2 b wb_sel [1:0] $end
$var reg 32 c r_instr_wb [31:0] $end
$var reg 2 d r_wb_sel [1:0] $end
$upscope $end
$upscope $end
$scope module inst_debug $end
$var wire 32 e reg0 [31:0] $end
$var wire 32 f reg1 [31:0] $end
$var wire 32 g reg10 [31:0] $end
$var wire 32 h reg11 [31:0] $end
$var wire 32 i reg12 [31:0] $end
$var wire 32 j reg13 [31:0] $end
$var wire 32 k reg14 [31:0] $end
$var wire 32 l reg15 [31:0] $end
$var wire 32 m reg16 [31:0] $end
$var wire 32 n reg17 [31:0] $end
$var wire 32 o reg18 [31:0] $end
$var wire 32 p reg19 [31:0] $end
$var wire 32 q reg2 [31:0] $end
$var wire 32 r reg20 [31:0] $end
$var wire 32 s reg21 [31:0] $end
$var wire 32 t reg22 [31:0] $end
$var wire 32 u reg23 [31:0] $end
$var wire 32 v reg24 [31:0] $end
$var wire 32 w reg25 [31:0] $end
$var wire 32 x reg26 [31:0] $end
$var wire 32 y reg27 [31:0] $end
$var wire 32 z reg28 [31:0] $end
$var wire 32 { reg29 [31:0] $end
$var wire 32 | reg3 [31:0] $end
$var wire 32 } reg30 [31:0] $end
$var wire 32 ~ reg31 [31:0] $end
$var wire 32 !" reg4 [31:0] $end
$var wire 32 "" reg5 [31:0] $end
$var wire 32 #" reg6 [31:0] $end
$var wire 32 $" reg7 [31:0] $end
$var wire 32 %" reg8 [31:0] $end
$var wire 32 &" reg9 [31:0] $end
$var wire 1 '" reg_9 $end
$var wire 1 (" reg_8 $end
$var wire 1 )" reg_7 $end
$var wire 1 *" reg_6 $end
$var wire 1 +" reg_5 $end
$var wire 1 ," reg_4 $end
$var wire 1 -" reg_31 $end
$var wire 1 ." reg_30 $end
$var wire 1 /" reg_3 $end
$var wire 1 0" reg_29 $end
$var wire 1 1" reg_28 $end
$var wire 1 2" reg_27 $end
$var wire 1 3" reg_26 $end
$var wire 1 4" reg_25 $end
$var wire 1 5" reg_24 $end
$var wire 1 6" reg_23 $end
$var wire 1 7" reg_22 $end
$var wire 1 8" reg_21 $end
$var wire 1 9" reg_20 $end
$var wire 1 :" reg_2 $end
$var wire 1 ;" reg_19 $end
$var wire 1 <" reg_18 $end
$var wire 1 =" reg_17 $end
$var wire 1 >" reg_16 $end
$var wire 1 ?" reg_15 $end
$var wire 1 @" reg_14 $end
$var wire 1 A" reg_13 $end
$var wire 1 B" reg_12 $end
$var wire 1 C" reg_11 $end
$var wire 1 D" reg_10 $end
$var wire 1 E" reg_1 $end
$var wire 1 F" reg_0 $end
$upscope $end
$scope module inst_dmem $end
$var wire 1 ! clk $end
$var wire 32 G" i_addr [31:0] $end
$var wire 1 . memRW $end
$var wire 32 H" o_data [31:0] $end
$var wire 1 " rst $end
$var wire 32 I" dataW [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 J" i [31:0] $end
$upscope $end
$upscope $end
$scope module inst_imem $end
$var wire 32 K" o_data [31:0] $end
$var wire 32 L" i_addr [31:0] $end
$upscope $end
$scope module inst_immGen $end
$var wire 4 M" immSel [3:0] $end
$var wire 32 N" immediate [31:0] $end
$var wire 25 O" instr [24:0] $end
$var reg 32 P" r_immediate [31:0] $end
$upscope $end
$scope module inst_mux2x1_A $end
$var wire 1 ; sel $end
$var wire 32 Q" b [31:0] $end
$var wire 32 R" a [31:0] $end
$var reg 32 S" y [31:0] $end
$upscope $end
$scope module inst_mux2x1_B $end
$var wire 32 T" a [31:0] $end
$var wire 1 5 sel $end
$var wire 32 U" b [31:0] $end
$var reg 32 V" y [31:0] $end
$upscope $end
$scope module inst_mux3x1_wb $end
$var wire 32 W" b [31:0] $end
$var wire 32 X" c [31:0] $end
$var wire 2 Y" sel [1:0] $end
$var wire 32 Z" a [31:0] $end
$var reg 32 [" y [31:0] $end
$upscope $end
$scope module inst_pc $end
$var wire 1 ! clk $end
$var wire 32 \" in_alu [31:0] $end
$var wire 32 ]" in_pc [31:0] $end
$var wire 32 ^" pc_nxt [31:0] $end
$var wire 1 " rst $end
$var wire 1 % sel_pc $end
$var wire 32 _" pc [31:0] $end
$var reg 32 `" w_pc [31:0] $end
$var reg 32 a" w_pc_nxt [31:0] $end
$upscope $end
$scope module inst_register $end
$var wire 5 b" addrA [4:0] $end
$var wire 5 c" addrB [4:0] $end
$var wire 5 d" addrD [4:0] $end
$var wire 1 ! clk $end
$var wire 32 e" dataA [31:0] $end
$var wire 32 f" dataB [31:0] $end
$var wire 32 g" dataD [31:0] $end
$var wire 1 $ regWEn $end
$var wire 1 " rst $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
b0 J"
bx I"
bx H"
bx G"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
x`
x_
bx ^
x]
bx \
x[
xZ
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
xQ
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
zF
xE
xD
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
x<
x;
bx :
bx 9
bx 8
bx 7
x6
x5
x4
x3
bx 2
bx 1
bx 0
bx /
x.
bx -
bx ,
x+
bx *
bx )
x(
bx '
bx &
z%
z$
z#
0"
0!
$end
#5
0+
0_
0<
0Z
b0 7
b0 ?
b0 M
b0 W
b0 \
05
0]
0;
0[
0.
0Q
b0 '
b0 K
b0 b
b0 Y"
b0 d
06
0(
0`
1!
#10
16
b0 8
b0 A
b0 G"
b0 W"
b0 \"
b0 9
b0 =
b0 V"
03
0E
14
1D
b0 0
b0 N"
b0 T"
b0 P"
b10 :
b10 >
b10 S"
1-"
0."
10"
01"
12"
03"
14"
05"
16"
07"
18"
09"
1;"
0<"
1="
0>"
1?"
0@"
1A"
0B"
1C"
0D"
1'"
0("
1)"
0*"
1+"
0,"
1/"
0:"
1E"
0F"
b10 )
b10 B
b10 I"
b10 U"
b10 f"
b0 c"
b10 *
b10 C
b10 Q"
b10 e"
b0 b"
b1 d"
b1 O"
b110001 ~
b110000 }
b101001 {
b101000 z
b100111 y
b100110 x
b100101 w
b100100 v
b100011 u
b100010 t
b100001 s
b100000 r
b11001 p
b11000 o
b10111 n
b10110 m
b10101 l
b10100 k
b10011 j
b10010 i
b10001 h
b10000 g
b1001 &"
b1000 %"
b111 $"
b110 #"
b101 ""
b100 !"
b11 |
b10 q
b1 f
b10 e
b0 ,
b0 Z"
b0 ]"
b0 ^"
b0 a"
b10110011 /
b10110011 J
b10110011 T
b10110011 K"
b0 -
b0 L"
b0 R"
b0 _"
b0 `"
b0 c
b0 I
b0 N
b0 a
b0 P
b0 G
b0 O
b0 X
b0 ^
x<
xZ
b110 7
b110 ?
b110 M
b110 W
b110 \
15
1]
b0 H
b0 S
b0 Y
b0 V
b100 1
b100 L
b100 R
b100 M"
b100 U
0!
1"
#15
b0 &
b0 ["
b0 g"
b0 2
b0 H"
b0 X"
b10000000000 J"
1!
#20
0!
#22
0"
#25
06
b10 8
b10 A
b10 G"
b10 W"
b10 \"
b10 9
b10 =
b10 V"
0<
0Z
b0 7
b0 ?
b0 M
b0 W
b0 \
05
0]
b10110011 H
b10110011 S
b10110011 Y
b10110011 V
b0 1
b0 L
b0 R
b0 M"
b0 U
b1 ,
b1 Z"
b1 ]"
b1 ^"
b1 a"
1!
#30
0!
#35
b100000 0
b100000 N"
b100000 T"
b100000 P"
04
0D
b10000001000000001010010011 H
b10000001000000001010010011 S
b10000001000000001010010011 Y
b10000001000000001010010011 V
b1 1
b1 L
b1 R
b1 M"
b1 U
b10110011 G
b10110011 O
b10110011 X
b10110011 ^
b11 7
b11 ?
b11 M
b11 W
b11 \
06
b1010 8
b1010 A
b1010 G"
b1010 W"
b1010 \"
b1000 :
b1000 >
b1000 S"
b1000 *
b1000 C
b1000 Q"
b1000 e"
b1000 b"
b101 d"
b1000000100000000101 O"
b10 ,
b10 Z"
b10 ]"
b10 ^"
b10 a"
b10000001000000001010010011 /
b10000001000000001010010011 J
b10000001000000001010010011 T
b10000001000000001010010011 K"
b1 -
b1 L"
b1 R"
b1 _"
b1 `"
1!
#40
0!
#45
b101000 8
b101000 A
b101000 G"
b101000 W"
b101000 \"
b100000 9
b100000 =
b100000 V"
b10110011 I
b10110011 N
b10110011 a
b10110011 P
b10000001000000001010010011 G
b10000001000000001010010011 O
b10000001000000001010010011 X
b10000001000000001010010011 ^
1(
1`
15
1]
b11 ,
b11 Z"
b11 ]"
b11 ^"
b11 a"
b10 -
b10 L"
b10 R"
b10 _"
b10 `"
1!
#50
0!
#55
b0 9
b0 =
b0 V"
b10 &
b10 ["
b10 g"
13
1E
b0 0
b0 N"
b0 T"
b0 P"
b100000010010000000100011 H
b100000010010000000100011 S
b100000010010000000100011 Y
b100000010010000000100011 V
b10 1
b10 L
b10 R
b10 M"
b10 U
b10000001000000001010010011 I
b10000001000000001010010011 N
b10000001000000001010010011 a
b10000001000000001010010011 P
b10110011 c
b1 '
b1 K
b1 b
b1 Y"
b1 d
b10 8
b10 A
b10 G"
b10 W"
b10 \"
b10 :
b10 >
b10 S"
b1000 )
b1000 B
b1000 I"
b1000 U"
b1000 f"
b1000 c"
b10 *
b10 C
b10 Q"
b10 e"
b10 b"
b0 d"
b10000001001000000 O"
1(
1`
b100 ,
b100 Z"
b100 ]"
b100 ^"
b100 a"
b100000010010000000100011 /
b100000010010000000100011 J
b100000010010000000100011 T
b100000010010000000100011 K"
b11 -
b11 L"
b11 R"
b11 _"
b11 `"
1!
#60
0!
#65
03
0E
14
1D
b10000001000000001010010011 c
b100000010010000000100011 G
b100000010010000000100011 O
b100000010010000000100011 X
b100000010010000000100011 ^
b10 )
b10 B
b10 I"
b10 U"
b10 f"
b0 c"
b0 b"
b0 O"
b101 ,
b101 Z"
b101 ]"
b101 ^"
b101 a"
b0 /
b0 J
b0 T
b0 K"
b100 -
b100 L"
b100 R"
b100 _"
b100 `"
1(
1`
1!
#70
0!
#75
b0 H
b0 S
b0 Y
b0 V
b100000010010000000100011 I
b100000010010000000100011 N
b100000010010000000100011 a
b100000010010000000100011 P
1.
1Q
1(
1`
b110 ,
b110 Z"
b110 ]"
b110 ^"
b110 a"
b101 -
b101 L"
b101 R"
b101 _"
b101 `"
1!
#80
0!
#85
b10 9
b10 =
b10 V"
b100000010010000000100011 c
b0 '
b0 K
b0 b
b0 Y"
b0 d
b0 G
b0 O
b0 X
b0 ^
b0 7
b0 ?
b0 M
b0 W
b0 \
05
0]
b10 2
b10 H"
b10 X"
b111 ,
b111 Z"
b111 ]"
b111 ^"
b111 a"
b110 -
b110 L"
b110 R"
b110 _"
b110 `"
0(
0`
1!
#90
0!
#95
b0 I
b0 N
b0 a
b0 P
0.
0Q
b1000 ,
b1000 Z"
b1000 ]"
b1000 ^"
b1000 a"
b111 -
b111 L"
b111 R"
b111 _"
b111 `"
1!
#100
0!
#105
b0 c
b1001 ,
b1001 Z"
b1001 ]"
b1001 ^"
b1001 a"
b1000 -
b1000 L"
b1000 R"
b1000 _"
b1000 `"
1!
#110
0!
#115
04
0D
b0xxxxxxxxxxxx 0
b0xxxxxxxxxxxx N"
b0xxxxxxxxxxxx T"
b0xxxxxxxxxxxx P"
bx H
bx S
bx Y
bx V
bx &
bx ["
bx g"
bx 2
bx H"
bx X"
bx 8
bx A
bx G"
bx W"
bx \"
bx 9
bx =
bx V"
bx :
bx >
bx S"
bx )
bx B
bx I"
bx U"
bx f"
bx c"
bx *
bx C
bx Q"
bx e"
bx b"
bx d"
bx O"
b1010 ,
b1010 Z"
b1010 ]"
b1010 ^"
b1010 a"
bx /
bx J
bx T
bx K"
b1001 -
b1001 L"
b1001 R"
b1001 _"
b1001 `"
1!
#120
0!
#125
bx G
bx O
bx X
bx ^
b1011 ,
b1011 Z"
b1011 ]"
b1011 ^"
b1011 a"
b1010 -
b1010 L"
b1010 R"
b1010 _"
b1010 `"
1!
#130
0!
#135
bx I
bx N
bx a
bx P
b1100 ,
b1100 Z"
b1100 ]"
b1100 ^"
b1100 a"
b1011 -
b1011 L"
b1011 R"
b1011 _"
b1011 `"
1!
#140
0!
#145
bx c
b1101 ,
b1101 Z"
b1101 ]"
b1101 ^"
b1101 a"
b1100 -
b1100 L"
b1100 R"
b1100 _"
b1100 `"
1!
#150
0!
#155
b1110 ,
b1110 Z"
b1110 ]"
b1110 ^"
b1110 a"
b1101 -
b1101 L"
b1101 R"
b1101 _"
b1101 `"
1!
#160
0!
#165
b1111 ,
b1111 Z"
b1111 ]"
b1111 ^"
b1111 a"
b1110 -
b1110 L"
b1110 R"
b1110 _"
b1110 `"
1!
#170
0!
#175
b10000 ,
b10000 Z"
b10000 ]"
b10000 ^"
b10000 a"
b1111 -
b1111 L"
b1111 R"
b1111 _"
b1111 `"
1!
#180
0!
#185
b10001 ,
b10001 Z"
b10001 ]"
b10001 ^"
b10001 a"
b10000 -
b10000 L"
b10000 R"
b10000 _"
b10000 `"
1!
#190
0!
#195
b10010 ,
b10010 Z"
b10010 ]"
b10010 ^"
b10010 a"
b10001 -
b10001 L"
b10001 R"
b10001 _"
b10001 `"
1!
#200
0!
#205
b10011 ,
b10011 Z"
b10011 ]"
b10011 ^"
b10011 a"
b10010 -
b10010 L"
b10010 R"
b10010 _"
b10010 `"
1!
#210
0!
#215
b10100 ,
b10100 Z"
b10100 ]"
b10100 ^"
b10100 a"
b10011 -
b10011 L"
b10011 R"
b10011 _"
b10011 `"
1!
#220
0!
#222
