--------------------------------------------------------------------------------
-- Design     : toplevel
  
-- Author     : Sebastian DITTMEIER
-- Created    : 13.05.2022 Last Modified: xx.xx.xxxx
-- Comments   : Simple interface with minimal ports for the CYC1000 FPGA board
--          
-- xx.yy.zzzz : note on changes; author LASTNAME
----------------
library ieee;
use ieee.std_logic_1164.all;

entity toplevel is
port(
  CLK12M    : in std_logic;
  USER_BTN  : in std_logic;
  LED       : out std_logic_vector(7 downto 0)
);
end entity toplevel;

architecture rtl of toplevel is
-- declaration section

begin
-- instantation section

end rtl;