Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Feb 15 20:23:11 2024
| Host         : students-ct running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file nexys_alu_timing_summary_routed.rpt -pb nexys_alu_timing_summary_routed.pb -rpx nexys_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_alu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.446        0.000                      0                   71        0.174        0.000                      0                   71        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.446        0.000                      0                   71        0.174        0.000                      0                   71        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.076ns (19.361%)  route 4.481ns (80.639%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.623     5.226    CLK100_IBUF_BUFG
    SLICE_X36Y72         FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDSE (Prop_fdse_C_Q)         0.456     5.682 f  ANreg_reg[5]/Q
                         net (fo=17, routed)          1.754     7.435    AN_OBUF[5]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.559 r  semseg[3]_i_116/O
                         net (fo=1, routed)           1.028     8.588    semseg[3]_i_116_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  semseg[3]_i_59/O
                         net (fo=1, routed)           0.463     9.175    semseg[3]_i_59_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.299 f  semseg[3]_i_23/O
                         net (fo=1, routed)           0.478     9.777    semseg[3]_i_23_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.901 r  semseg[3]_i_8/O
                         net (fo=1, routed)           0.758    10.659    semseg[3]_i_8_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.783 r  semseg[3]_i_2/O
                         net (fo=1, routed)           0.000    10.783    semseg[3]
    SLICE_X38Y72         FDRE                                         r  semseg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  semseg_reg[3]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.079    15.229    semseg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 ANreg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.334ns (24.294%)  route 4.157ns (75.706%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.232    CLK100_IBUF_BUFG
    SLICE_X14Y72         FDSE                                         r  ANreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDSE (Prop_fdse_C_Q)         0.518     5.750 r  ANreg_reg[4]/Q
                         net (fo=6, routed)           1.186     6.936    AN_OBUF[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.118     7.054 r  ANreg[0]_i_2/O
                         net (fo=3, routed)           0.761     7.814    ANreg[0]_i_2_n_0
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.326     8.140 r  semseg[3]_i_24/O
                         net (fo=4, routed)           1.011     9.151    semseg[3]_i_24_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.275 r  semseg[0]_i_11/O
                         net (fo=1, routed)           0.596     9.871    semseg[0]_i_11_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  semseg[0]_i_4/O
                         net (fo=1, routed)           0.604    10.599    semseg[0]_i_4_n_0
    SLICE_X40Y72         LUT4 (Prop_lut4_I3_O)        0.124    10.723 r  semseg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.723    semseg[0]
    SLICE_X40Y72         FDRE                                         r  semseg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  semseg_reg[0]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X40Y72         FDRE (Setup_fdre_C_D)        0.031    15.181    semseg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.952ns (17.330%)  route 4.541ns (82.669%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.623     5.226    CLK100_IBUF_BUFG
    SLICE_X36Y72         FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDSE (Prop_fdse_C_Q)         0.456     5.682 f  ANreg_reg[5]/Q
                         net (fo=17, routed)          1.939     7.621    AN_OBUF[5]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  semseg[2]_i_38/O
                         net (fo=1, routed)           1.246     8.991    semseg[2]_i_38_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.115 f  semseg[2]_i_13/O
                         net (fo=1, routed)           0.605     9.720    semseg[2]_i_13_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.844 r  semseg[2]_i_5/O
                         net (fo=1, routed)           0.751    10.595    semseg[2]_i_5_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.719 r  semseg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.719    semseg[2]
    SLICE_X38Y72         FDRE                                         r  semseg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  semseg_reg[2]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.077    15.227    semseg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 ANreg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.210ns (22.058%)  route 4.276ns (77.942%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.232    CLK100_IBUF_BUFG
    SLICE_X14Y72         FDSE                                         r  ANreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDSE (Prop_fdse_C_Q)         0.518     5.750 r  ANreg_reg[4]/Q
                         net (fo=6, routed)           1.186     6.936    AN_OBUF[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.118     7.054 r  ANreg[0]_i_2/O
                         net (fo=3, routed)           0.761     7.814    ANreg[0]_i_2_n_0
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.326     8.140 r  semseg[3]_i_24/O
                         net (fo=4, routed)           1.392     9.532    semseg[3]_i_24_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I3_O)        0.124     9.656 r  semseg[1]_i_5/O
                         net (fo=1, routed)           0.937    10.593    semseg[1]_i_5_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  semseg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.717    semseg[1]
    SLICE_X38Y72         FDRE                                         r  semseg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  semseg_reg[1]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.079    15.229    semseg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.934ns (19.031%)  route 3.974ns (80.969%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.641     5.244    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.713     6.413    counter_reg[5]
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.563 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.843     7.406    ANreg[7]_i_2_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.328     7.734 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.418    10.151    ANreg[7]_i_1_n_0
    SLICE_X43Y81         FDSE                                         r  ANreg_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.505    14.928    CLK100_IBUF_BUFG
    SLICE_X43Y81         FDSE                                         r  ANreg_reg[6]_lopt_replica/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X43Y81         FDSE (Setup_fdse_C_CE)      -0.205    14.946    ANreg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.934ns (19.929%)  route 3.753ns (80.071%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.641     5.244    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.713     6.413    counter_reg[5]
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.563 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.843     7.406    ANreg[7]_i_2_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.328     7.734 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.197     9.930    ANreg[7]_i_1_n_0
    SLICE_X42Y69         FDSE                                         r  ANreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X42Y69         FDSE                                         r  ANreg_reg[7]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X42Y69         FDSE (Setup_fdse_C_CE)      -0.169    14.981    ANreg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.934ns (21.214%)  route 3.469ns (78.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.641     5.244    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.713     6.413    counter_reg[5]
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.563 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.843     7.406    ANreg[7]_i_2_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.328     7.734 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          1.913     9.646    ANreg[7]_i_1_n_0
    SLICE_X43Y72         FDSE                                         r  ANreg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.501    14.924    CLK100_IBUF_BUFG
    SLICE_X43Y72         FDSE                                         r  ANreg_reg[0]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X43Y72         FDSE (Setup_fdse_C_CE)      -0.205    14.942    ANreg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.934ns (21.717%)  route 3.367ns (78.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.641     5.244    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.713     6.413    counter_reg[5]
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.563 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.843     7.406    ANreg[7]_i_2_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.328     7.734 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          1.811     9.545    ANreg[7]_i_1_n_0
    SLICE_X28Y68         FDSE                                         r  ANreg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.511    14.934    CLK100_IBUF_BUFG
    SLICE_X28Y68         FDSE                                         r  ANreg_reg[7]_lopt_replica/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X28Y68         FDSE (Setup_fdse_C_CE)      -0.205    14.952    ANreg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.058ns (26.426%)  route 2.946ns (73.574%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.641     5.244    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.713     6.413    counter_reg[5]
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.563 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.843     7.406    ANreg[7]_i_2_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.328     7.734 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          0.833     8.567    ANreg[7]_i_1_n_0
    SLICE_X12Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.691 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.556     9.247    counter[9]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.942    CLK100_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X12Y86         FDRE (Setup_fdre_C_R)       -0.524    14.662    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.058ns (26.426%)  route 2.946ns (73.574%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.641     5.244    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.713     6.413    counter_reg[5]
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.563 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.843     7.406    ANreg[7]_i_2_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.328     7.734 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          0.833     8.567    ANreg[7]_i_1_n_0
    SLICE_X12Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.691 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.556     9.247    counter[9]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.942    CLK100_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X12Y86         FDRE (Setup_fdre_C_R)       -0.524    14.662    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.308%)  route 0.122ns (39.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.571     1.490    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.122     1.754    counter_reg[5]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.799    p_0_in[9]
    SLICE_X12Y86         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.841     2.006    CLK100_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.121     1.624    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ANreg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (57.035%)  route 0.124ns (42.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.565     1.484    CLK100_IBUF_BUFG
    SLICE_X14Y72         FDSE                                         r  ANreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDSE (Prop_fdse_C_Q)         0.164     1.648 r  ANreg_reg[4]/Q
                         net (fo=6, routed)           0.124     1.772    AN_OBUF[4]
    SLICE_X14Y71         FDSE                                         r  ANreg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.834     1.999    CLK100_IBUF_BUFG
    SLICE_X14Y71         FDSE                                         r  ANreg_reg[5]_lopt_replica/C
                         clock pessimism             -0.500     1.498    
    SLICE_X14Y71         FDSE (Hold_fdse_C_D)         0.059     1.557    ANreg_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.985%)  route 0.146ns (44.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.571     1.490    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.146     1.778    counter_reg_n_0_[0]
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    p_0_in[5]
    SLICE_X13Y86         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.841     2.006    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.092     1.582    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.571     1.490    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.169     1.800    counter_reg_n_0_[0]
    SLICE_X13Y86         LUT4 (Prop_lut4_I2_O)        0.043     1.843 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    p_0_in[3]
    SLICE_X13Y86         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.841     2.006    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.107     1.597    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 semseg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CFr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.135%)  route 0.180ns (45.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    CLK100_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  semseg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  semseg_reg[2]/Q
                         net (fo=8, routed)           0.180     1.821    semseg_reg_n_0_[2]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.048     1.869 r  CFr_i_1/O
                         net (fo=1, routed)           0.000     1.869    CFr_i_1_n_0
    SLICE_X36Y73         FDSE                                         r  CFr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    CLK100_IBUF_BUFG
    SLICE_X36Y73         FDSE                                         r  CFr_reg/C
                         clock pessimism             -0.479     1.511    
    SLICE_X36Y73         FDSE (Hold_fdse_C_D)         0.107     1.618    CFr_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 minus_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minus_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.475    CLK100_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  minus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  minus_reg/Q
                         net (fo=2, routed)           0.167     1.783    minus
    SLICE_X49Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  minus_i_1/O
                         net (fo=1, routed)           0.000     1.828    minus_i_1_n_0
    SLICE_X49Y72         FDRE                                         r  minus_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.824     1.989    CLK100_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  minus_reg/C
                         clock pessimism             -0.513     1.475    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.091     1.566    minus_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.684%)  route 0.129ns (36.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.571     1.490    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  counter_reg[3]/Q
                         net (fo=5, routed)           0.129     1.747    counter_reg[3]
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.098     1.845 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    p_0_in[4]
    SLICE_X13Y86         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.841     2.006    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.092     1.582    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.571     1.490    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.169     1.800    counter_reg_n_0_[0]
    SLICE_X13Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.845 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    p_0_in[2]
    SLICE_X13Y86         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.841     2.006    CLK100_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.092     1.582    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 semseg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CEr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.781%)  route 0.180ns (46.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    CLK100_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  semseg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  semseg_reg[2]/Q
                         net (fo=8, routed)           0.180     1.821    semseg_reg_n_0_[2]
    SLICE_X36Y73         LUT5 (Prop_lut5_I2_O)        0.045     1.866 r  CEr_i_1/O
                         net (fo=1, routed)           0.000     1.866    CEr_i_1_n_0
    SLICE_X36Y73         FDSE                                         r  CEr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    CLK100_IBUF_BUFG
    SLICE_X36Y73         FDSE                                         r  CEr_reg/C
                         clock pessimism             -0.479     1.511    
    SLICE_X36Y73         FDSE (Hold_fdse_C_D)         0.091     1.602    CEr_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.571     1.490    CLK100_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  counter_reg[6]/Q
                         net (fo=5, routed)           0.175     1.830    counter_reg[6]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.875 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.875    p_0_in[6]
    SLICE_X12Y86         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.841     2.006    CLK100_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.120     1.610    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y72    ANreg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y80    ANreg_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y71    ANreg_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y70    ANreg_reg[2]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y71    ANreg_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y83    ANreg_reg[3]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y72    ANreg_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y83    ANreg_reg[4]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y72    ANreg_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y69    ANreg_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y72    ANreg_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69    ANreg_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69    ANreg_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y73    CEr_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y73    CFr_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y72    semseg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y72    semseg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80    LEDr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y72    semseg_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    ANreg_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    ANreg_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    ANreg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y63    LEDr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y63    LEDr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y63    LEDr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y64    LEDr_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y72    minus_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    ANreg_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y80    ANreg_reg[1]/C



