v 20150101 2
L 300 1100 700 1100 3 0 0 0 -1 -1
L 300 500 700 500 3 0 0 0 -1 -1
L 300 500 300 1100 3 0 0 0 -1 -1
A 700 800 300 270 180 3 0 0 0 -1 -1
L 300 1100 300 1600 3 0 0 0 -1 -1
L 300 500 300 0 3 0 0 0 -1 -1
V 1050 800 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 800 1300 800 1 0 1
{
T 1000 800 5 8 0 0 0 0 1
pinnumber=OUT
T 1000 800 5 8 0 0 0 0 1
pinseq=1
T 1000 800 5 8 0 0 0 0 1
pinlabel=n_a
T 1000 800 5 8 0 0 0 0 1
pintype=out
}
V 250 100 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 100 0 100 1 0 1
{
T 300 100 5 8 0 0 0 0 1
pinnumber=IN0
T 300 100 5 8 0 0 0 0 1
pinseq=2
T 300 100 5 8 0 0 0 0 1
pinlabel=n_a
T 300 100 5 8 0 0 0 0 1
pintype=in
}
V 250 300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 300 0 300 1 0 1
{
T 300 300 5 8 0 0 0 0 1
pinnumber=IN1
T 300 300 5 8 0 0 0 0 1
pinseq=3
T 300 300 5 8 0 0 0 0 1
pinlabel=n_a
T 300 300 5 8 0 0 0 0 1
pintype=in
}
V 250 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 500 0 500 1 0 1
{
T 300 500 5 8 0 0 0 0 1
pinnumber=IN2
T 300 500 5 8 0 0 0 0 1
pinseq=4
T 300 500 5 8 0 0 0 0 1
pinlabel=n_a
T 300 500 5 8 0 0 0 0 1
pintype=in
}
V 250 700 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 700 0 700 1 0 1
{
T 300 700 5 8 0 0 0 0 1
pinnumber=IN3
T 300 700 5 8 0 0 0 0 1
pinseq=5
T 300 700 5 8 0 0 0 0 1
pinlabel=n_a
T 300 700 5 8 0 0 0 0 1
pintype=in
}
V 250 900 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 900 0 900 1 0 1
{
T 300 900 5 8 0 0 0 0 1
pinnumber=IN4
T 300 900 5 8 0 0 0 0 1
pinseq=6
T 300 900 5 8 0 0 0 0 1
pinlabel=n_a
T 300 900 5 8 0 0 0 0 1
pintype=in
}
V 250 1100 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 1100 0 1100 1 0 1
{
T 300 1100 5 8 0 0 0 0 1
pinnumber=IN5
T 300 1100 5 8 0 0 0 0 1
pinseq=7
T 300 1100 5 8 0 0 0 0 1
pinlabel=n_a
T 300 1100 5 8 0 0 0 0 1
pintype=in
}
V 250 1300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 1300 0 1300 1 0 1
{
T 300 1300 5 8 0 0 0 0 1
pinnumber=IN6
T 300 1300 5 8 0 0 0 0 1
pinseq=8
T 300 1300 5 8 0 0 0 0 1
pinlabel=n_a
T 300 1300 5 8 0 0 0 0 1
pintype=in
}
V 250 1500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 1500 0 1500 1 0 1
{
T 300 1500 5 8 0 0 0 0 1
pinnumber=IN7
T 300 1500 5 8 0 0 0 0 1
pinseq=9
T 300 1500 5 8 0 0 0 0 1
pinlabel=n_a
T 300 1500 5 8 0 0 0 0 1
pintype=in
}
T 750 750 5 10 1 1 0 6 1
refdes=U?
T 200 1700 5 8 0 0 0 0 1
device=or
T 200 2100 5 8 0 1 0 0 1
comment=VERILOG_PORTS=POSITIONAL
T 200 2500 9 10 0 0 0 0 1
numslots=0
T 200 1900 9 10 0 0 0 0 1
footprint=unknown
T 200 2300 5 10 0 1 0 0 1
description=8 input OR gate
