$CRS_FPGA_RTL/rdma_subsystem/common/sim/model/ALTERA_DEVICE_FAMILIES.sv
$CRS_FPGA_RTL/rdma_subsystem/common/sim/model/ALTERA_LNSIM_MEMORY_INITIALIZATION.sv
$CRS_FPGA_RTL/rdma_subsystem/common/sim/model/ALTERA_MF_HINT_EVALUATION.sv
$CRS_FPGA_RTL/rdma_subsystem/common/sim/model/altera_syncram.sv
$CRS_FPGA_RTL/rdma_subsystem/common/sim/model/dcfifo_seris.sv
$CRS_FPGA_RTL/rdma_subsystem/common/sim/model/scfifo.sv