<!DOCTYPE html>

<html>
    <head>
        <title>Anirudh Lakra</title>
        <meta name="Website" content="Anirudh Lakra's website">
        <meta name="Author" content="Anirudh Lakra">
        <meta charset="UTF-8">
        <meta http-equiv="content-type" content="text/html; charset=UTF-8">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <link rel="stylesheet" type="text/css" href="../../css/project_post_style.css">
    </head>
    <body>
        <header class="menu">
            <h1>Anirudh Lakra</h1>
            <ul>
                <li><a href="../index.html">Home</a></li>
                <li><a href="projects.html">Projects</a></li>
                <li><a href="../blog/blogs.html">Blog</a></li>
                <li><a href="../experiences/experiences.html">Experience</a></li>
                <li><a href="../../AnirudhLakraCV.pdf">CV</a></li>
            </ul>
        </header>
        <div id="title">
            <h2>Building a Computer</h2>
            <p>Currently underway</p>
        </div>
        <div id="content">
            <p>
                <b>NOTE: </b> this computer was built while working through the book The Elements of
                Computing Systems by Noam Nisan and Shimon Schocken. You can find it <a href="https://www.amazon.co.uk/Elements-Computing-Systems-Building-Principles/dp/0262640686/ref=sr_1_1?dchild=1&keywords=the+elements+of+computing+systems&qid=1593344729&s=instant-video&sr=8-1">here.</a>
            </p>
            <p>
                During my first year, I had built a single cycle processor on an FPGA during my coursework. This coursework
                helped me gain a basic understand of how a CPU works but I wanted to delve deeper and understand how an entire
                computer worked. Then I discovered nand2tetris and proceeded to work through the projects. In this post, I will
                outline things I've built and the basic understanding I gained from each chapter.
            </p>
            <p>
                <h4>Building combinational logic gates from nand gates</h4>
                <p>During chapter 1 and 2, starting from nand gates up I've built a variety of gates that will later be used to
                    build the logic for the sequential chips and later the CPU and other hardware. Here is a list of chips I've built
                    with a logic circuit diagram and code in HDL on github:
                    <ul>
                        <li>Not: <a href="../../images/logic_gates/not.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Not.hdl">HDL Code.</a></li>
                        <li>Or: <a href="../../images/logic_gates/or.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Or.hdl">HDL Code.</a></li>
                        <li>And: <a href="../../images/logic_gates/and.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/And.hdl">HDL Code.</a></li>
                        <li>Xor: <a href="../../images/logic_gates/xor.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Xor.hdl">HDL Code.</a></li>
                        <li>Not16 bits: <a href="../../images/logic_gates/not16.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Not16.hdl">HDL Code.</a></li>
                        <li>Or16 bits: <a href="../../images/logic_gates/or16bit.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Or16.hdl">HDL Code.</a></li>
                        <li>And16 bits: <a href="../../images/logic_gates/and16.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/And16.hdl">HDL Code.</a></li>
                        <li>Or 8 way: <a href="../../images/logic_gates/or8way.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Or8Way.hdl">HDL Code.</a></li>
                        <li>Multiplexor: <a href="../../images/logic_gates/mux.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Mux.hdl">HDL Code.</a></li>
                        <li>Multiplexor 16 bits: <a href="../../images/logic_gates/mux16.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Mux16.hdl">HDL Code.</a></li>
                        <li>Multiplexor 16 bits 4 way: <a href="../../images/logic_gates/mux4way16.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Mux4Way16.hdl">HDL Code.</a></li>
                        <li>Multiplexor 16 bits 8 way: <a href="../../images/logic_gates/mux8way16.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/Mux8Way16.hdl">HDL Code.</a></li>
                        <li>Demultiplexor: <a href="../../images/logic_gates/dmux.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/DMux.hdl">HDL Code.</a></li>
                        <li>Demultiplexor 4 way: <a href="../../images/logic_gates/DMUX4WAY.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/DMux4Way.hdl">HDL Code.</a></li>
                        <li>Demultiplexor 8 way: <a href="../../images/logic_gates/dmux8way.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/01/DMux8Way.hdl">HDL Code.</a></li>
                        <li>Half Adder: <a href="../../images/logic_gates/halfadder.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/02/HalfAdder.hdl">HDL Code.</a></li>
                        <li>Full Adder: <a href="../../images/logic_gates/adder.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/02/FullAdder.hdl">HDL Code.</a></li>
                        <li>Adder 16 bits: <a href="../../images/logic_gates/add16.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/02/Add16.hdl">HDL Code.</a></li>
                        <li>Arithmetic Logic Unit (ALU): <a href="../../images/logic_gates/alu_functions.png">functions</a>, <a href="../../images/logic_gates/ALU.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/02/ALU.hdl">HDL Code.</a></li>
                        <li>Incrementer 16 bits: <a href="../../images/logic_gates/incrementer16.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/02/Inc16.hdl">HDL Code.</a></li>
                    </ul>
                </p>
                <p>During chapter 3 I learnt more about sequential logic and how the RAM and ROM work in a computer. I was tasked with building a RAM16k which I built 
                    recursively. First I built a single bit register (Bit) then using that I built a 16 bit register (Register). Working my way up, I finally built RAM16k
                    using the chips I built before. Additonally, I had to build a program counter as well which would be responsible for counting which instruction we are currently 
                    executing.
                <ul>
                    <li>Bit: <a href="../../images/logic_gates/Bit.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/03/a/Bit.hdl">HDL code.</a></li>
                    <li>Register: <a href="../../images/logic_gates/register.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/03/a/Register.hdl">HDL code.</a></li>
                    <li>RAM8: <a href="../../images/logic_gates/ram8.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/03/a/RAM8.hdl">HDL code.</a></li>
                    <li>RAM64: <a href="../../images/logic_gates/ram64.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/03/a/RAM64.hdl">HDL code.</a></li>
                    <li>RAM512: <a href="">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/03/b/RAM512.hdl">HDL code.</a></li>
                    <li>RAM4K: <a href="">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/03/b/RAM4K.hdl">HDL code.</a></li>
                    <li>RAM16K: <a href="">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/03/b/RAM16K.hdl">HDL code.</a></li>
                    <li>Program counter: <a href="../../images/logic_gates/PC.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/03/a/PC.hdl">HDL code.</a></li>
                </ul></p>
                <p>In chapter 4, I was introduced to Assembly code and was tasked with building basic programs written in Assembly language. This was my first experience with any 
                    Assembly language and helped me learn about low level programming.
                    <ul>
                        <li>Fill program: <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/04/fill/Fill.asm">assembly code.</a></li>
                        <li>Mult program: <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/04/mult/mult.asm">assembly code.</a></li>
                    </ul>
                </p>
                <p>The final chapter in building the logic circuits for the computer is chapter 5. In this chapter, I learnt about how all the chips that I've built in previous chapters 
                    tie together to build the final Computer chip. I first built a simple yet elegent CPU chip and then proceeded to build the Memory chip. Finally, in the Computer chip I 
                    linked the Memory chip together with the CPU to build the overall computer. The architecture of the resultant computer is a Von Neumann architecture. 
                    <ul>
                        <li>CPU: <a href="../../images/logic_gates/CPU.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/05/CPU.hdl">HDL code.</a></li>
                        <li>Memory: <a href="../../images/logic_gates/memory.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/05/Memory.hdl">HDL code.</a></li>
                        <li>Computer: <a href="../../images/logic_gates/Computer.png">diagram</a> and <a href="https://github.com/anirudh1666/nand2tetris/blob/master/nand2tetris/nand2tetris/projects/05/Computer.hdl">HDL code.</a></li>
                    </ul>
                </p>
            </p>    
        </div>
        <div class="footer">
            <a href="https://github.com/anirudh1666">
                <img src="../../images/github_img.png" width="90" height="50">
            </a>
            <a href="https://www.linkedin.com/in/anirudh-lakra-217b75194/">
                <img src="../../images/linkedin_img.png" width="60" height="60">
            </a>
            <p>Copyright © 2020 Anirudh Lakra. All Rights Reserved.</p>
        </div>
    </body>
</html>