{
    "example" : "Histogram Equalization",
    "overview" : "This is an optimized implementation of a 12-bit histogram equalizer targeting execution on an SDAccel supported FPGA acceleration card.",
    "perf_fields" : ["Board", "Image Size", "Frames per Second"],
    "performance": [
        {
            "system" : "Alpha Data ADM-PCIE-7V3",
            "constraint": "2,048 x 1,080",
            "metric" : "333"
        }
    ],
    "board" : ["Alpha Data ADM-PCIE-7V3", "Alpha Data ADM-PCIE-KU3"],
    "version" : ["SDAccel 2016.2"],
    "dsa" : "xilinx:adm-pcie-ku3:2ddr:3.1",
    "xcl": false,
    "em_cmd": "./equalizer data/race_2k.bmp",
    "hw_cmd": "../../utility/nimbix/nimbix-run.py ./equalizer data/race_2k.bmp",
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "FEB2016",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        },
        {
            "date" : "JUL2016",
            "version": "2.0",
            "description": "Conversion to Makefile based compilation"
        }
    ]
}
