
*** Running vivado
    with args -log controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source controller.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source controller.tcl -notrace
Command: link_design -top controller -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1709.250 ; gain = 0.000 ; free physical = 1638 ; free virtual = 9218
INFO: [Netlist 29-17] Analyzing 4521 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
Finished Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1901.809 ; gain = 0.000 ; free physical = 1559 ; free virtual = 9099
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.809 ; gain = 563.168 ; free physical = 1556 ; free virtual = 9099
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 1989.621 ; gain = 87.812 ; free physical = 1535 ; free virtual = 9075

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8f1dfb20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.480 ; gain = 571.859 ; free physical = 1008 ; free virtual = 8533

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e699f2d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2848.238 ; gain = 0.000 ; free physical = 717 ; free virtual = 8242
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8ba5fa77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2848.238 ; gain = 0.000 ; free physical = 716 ; free virtual = 8240
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9fe473e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2848.238 ; gain = 0.000 ; free physical = 681 ; free virtual = 8205
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9fe473e5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2880.254 ; gain = 32.016 ; free physical = 680 ; free virtual = 8205
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ecb70221

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2880.254 ; gain = 32.016 ; free physical = 679 ; free virtual = 8204
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ecb70221

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2880.254 ; gain = 32.016 ; free physical = 679 ; free virtual = 8204
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2880.254 ; gain = 0.000 ; free physical = 679 ; free virtual = 8204
Ending Logic Optimization Task | Checksum: ecb70221

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2880.254 ; gain = 32.016 ; free physical = 679 ; free virtual = 8204

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ecb70221

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2880.254 ; gain = 0.000 ; free physical = 679 ; free virtual = 8204

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ecb70221

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.254 ; gain = 0.000 ; free physical = 679 ; free virtual = 8204

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.254 ; gain = 0.000 ; free physical = 679 ; free virtual = 8204
Ending Netlist Obfuscation Task | Checksum: ecb70221

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.254 ; gain = 0.000 ; free physical = 679 ; free virtual = 8204
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2880.254 ; gain = 978.445 ; free physical = 679 ; free virtual = 8204
INFO: [runtcl-4] Executing : report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
Command: report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.285 ; gain = 0.000 ; free physical = 622 ; free virtual = 8158
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e8abd160

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.285 ; gain = 0.000 ; free physical = 622 ; free virtual = 8158
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.285 ; gain = 0.000 ; free physical = 622 ; free virtual = 8158

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106829435

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2944.285 ; gain = 0.000 ; free physical = 600 ; free virtual = 8135

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f5a3be46

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3141.344 ; gain = 197.059 ; free physical = 313 ; free virtual = 7854

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f5a3be46

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3141.344 ; gain = 197.059 ; free physical = 313 ; free virtual = 7854
Phase 1 Placer Initialization | Checksum: 1f5a3be46

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3141.344 ; gain = 197.059 ; free physical = 313 ; free virtual = 7854

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dec83c15

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 306 ; free virtual = 7847

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 186c13a91

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 300 ; free virtual = 7843

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 199600c83

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 300 ; free virtual = 7843

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2a3668017

Time (s): cpu = 00:02:16 ; elapsed = 00:00:46 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 456 ; free virtual = 7918

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 913 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 385 nets or LUTs. Breaked 0 LUT, combined 385 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3221.383 ; gain = 0.000 ; free physical = 455 ; free virtual = 7918

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            385  |                   385  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            385  |                   385  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2953041f1

Time (s): cpu = 00:02:26 ; elapsed = 00:00:50 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 477 ; free virtual = 7910
Phase 2.4 Global Placement Core | Checksum: 19922a25d

Time (s): cpu = 00:02:30 ; elapsed = 00:00:52 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 455 ; free virtual = 7889
Phase 2 Global Placement | Checksum: 19922a25d

Time (s): cpu = 00:02:30 ; elapsed = 00:00:52 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 455 ; free virtual = 7889

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28fea5055

Time (s): cpu = 00:02:39 ; elapsed = 00:00:54 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 456 ; free virtual = 7890

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d279cf5a

Time (s): cpu = 00:02:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 459 ; free virtual = 7892

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 213ea74af

Time (s): cpu = 00:02:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 458 ; free virtual = 7891

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22e01f3f5

Time (s): cpu = 00:02:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 458 ; free virtual = 7891

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a4932cfa

Time (s): cpu = 00:03:21 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 438 ; free virtual = 7874

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f0244fe8

Time (s): cpu = 00:03:35 ; elapsed = 00:01:18 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 441 ; free virtual = 7877

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16d217fc8

Time (s): cpu = 00:03:37 ; elapsed = 00:01:20 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 442 ; free virtual = 7879

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b924888b

Time (s): cpu = 00:03:38 ; elapsed = 00:01:20 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 434 ; free virtual = 7872

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f5e13548

Time (s): cpu = 00:04:09 ; elapsed = 00:01:26 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 339 ; free virtual = 7839
Phase 3 Detail Placement | Checksum: f5e13548

Time (s): cpu = 00:04:09 ; elapsed = 00:01:26 . Memory (MB): peak = 3221.383 ; gain = 277.098 ; free physical = 351 ; free virtual = 7851

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12142d9be

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.167 | TNS=-0.208 |
Phase 1 Physical Synthesis Initialization | Checksum: 11def5030

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3297.180 ; gain = 0.000 ; free physical = 227 ; free virtual = 7700
INFO: [Place 46-33] Processed net genblk1[13].u_lstm_unit/u_mac/rstn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11def5030

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3297.180 ; gain = 0.000 ; free physical = 234 ; free virtual = 7707
Phase 4.1.1.1 BUFG Insertion | Checksum: 12142d9be

Time (s): cpu = 00:04:38 ; elapsed = 00:01:35 . Memory (MB): peak = 3297.180 ; gain = 352.895 ; free physical = 233 ; free virtual = 7706

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.003. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a01e965c

Time (s): cpu = 00:05:02 ; elapsed = 00:01:43 . Memory (MB): peak = 3301.180 ; gain = 356.895 ; free physical = 208 ; free virtual = 7682

Time (s): cpu = 00:05:02 ; elapsed = 00:01:43 . Memory (MB): peak = 3301.180 ; gain = 356.895 ; free physical = 208 ; free virtual = 7682
Phase 4.1 Post Commit Optimization | Checksum: 2a01e965c

Time (s): cpu = 00:05:02 ; elapsed = 00:01:43 . Memory (MB): peak = 3301.180 ; gain = 356.895 ; free physical = 208 ; free virtual = 7683

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a01e965c

Time (s): cpu = 00:05:03 ; elapsed = 00:01:43 . Memory (MB): peak = 3301.180 ; gain = 356.895 ; free physical = 208 ; free virtual = 7683

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a01e965c

Time (s): cpu = 00:05:03 ; elapsed = 00:01:44 . Memory (MB): peak = 3301.180 ; gain = 356.895 ; free physical = 207 ; free virtual = 7681
Phase 4.3 Placer Reporting | Checksum: 2a01e965c

Time (s): cpu = 00:05:03 ; elapsed = 00:01:44 . Memory (MB): peak = 3301.180 ; gain = 356.895 ; free physical = 207 ; free virtual = 7681

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3301.180 ; gain = 0.000 ; free physical = 207 ; free virtual = 7681

Time (s): cpu = 00:05:03 ; elapsed = 00:01:44 . Memory (MB): peak = 3301.180 ; gain = 356.895 ; free physical = 207 ; free virtual = 7681
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ead5d7ac

Time (s): cpu = 00:05:03 ; elapsed = 00:01:44 . Memory (MB): peak = 3301.180 ; gain = 356.895 ; free physical = 206 ; free virtual = 7680
Ending Placer Task | Checksum: fd4040dd

Time (s): cpu = 00:05:04 ; elapsed = 00:01:44 . Memory (MB): peak = 3301.180 ; gain = 356.895 ; free physical = 206 ; free virtual = 7680
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:06 ; elapsed = 00:01:45 . Memory (MB): peak = 3301.180 ; gain = 372.902 ; free physical = 206 ; free virtual = 7680
INFO: [runtcl-4] Executing : report_io -file controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3301.180 ; gain = 0.000 ; free physical = 205 ; free virtual = 7680
INFO: [runtcl-4] Executing : report_utilization -file controller_utilization_placed.rpt -pb controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3301.180 ; gain = 0.000 ; free physical = 205 ; free virtual = 7680
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3317.188 ; gain = 8.004 ; free physical = 202 ; free virtual = 7682
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3325.191 ; gain = 24.012 ; free physical = 258 ; free virtual = 7671
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3325.191 ; gain = 0.000 ; free physical = 233 ; free virtual = 7648
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3325.191 ; gain = 0.000 ; free physical = 187 ; free virtual = 7644
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bb4a8568 ConstDB: 0 ShapeSum: 41f5bb75 RouteDB: 0
Post Restoration Checksum: NetGraph: 6add48c2 | NumContArr: 51cd1ad4 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: d5b4b943

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3364.914 ; gain = 0.000 ; free physical = 180 ; free virtual = 7506

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d5b4b943

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3364.914 ; gain = 0.000 ; free physical = 176 ; free virtual = 7500

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d5b4b943

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3364.914 ; gain = 0.000 ; free physical = 174 ; free virtual = 7498
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27bcd181e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 3400.551 ; gain = 35.637 ; free physical = 445 ; free virtual = 7666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.092 | TNS=-0.179 | WHS=-0.174 | THS=-180.895|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 78945
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 78945
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20c2bb89b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:32 . Memory (MB): peak = 3406.480 ; gain = 41.566 ; free physical = 374 ; free virtual = 7567

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20c2bb89b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3406.480 ; gain = 41.566 ; free physical = 374 ; free virtual = 7567
Phase 3 Initial Routing | Checksum: d518f526

Time (s): cpu = 00:01:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 294 ; free virtual = 7464
INFO: [Route 35-580] Design has 134 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                           |
+====================+===================+===============================================+
| clk                | clk               | genblk1[1].u_lstm_unit/q2/out_temp_reg[58]/D  |
| clk                | clk               | genblk1[9].u_lstm_unit/q2/out_temp_reg[63]/D  |
| clk                | clk               | genblk1[10].u_lstm_unit/q2/out_temp_reg[63]/D |
| clk                | clk               | genblk1[7].u_lstm_unit/q2/out_temp_reg[63]/D  |
| clk                | clk               | genblk1[7].u_lstm_unit/q2/out_temp_reg[62]/D  |
+--------------------+-------------------+-----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17429
 Number of Nodes with overlaps = 3732
 Number of Nodes with overlaps = 1268
 Number of Nodes with overlaps = 424
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.082 | TNS=-0.188 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25e481763

Time (s): cpu = 00:03:54 ; elapsed = 00:01:52 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 866 ; free virtual = 7573

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.082 | TNS=-0.188 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 103ae08f2

Time (s): cpu = 00:04:18 ; elapsed = 00:02:08 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 777 ; free virtual = 7532
Phase 4 Rip-up And Reroute | Checksum: 103ae08f2

Time (s): cpu = 00:04:18 ; elapsed = 00:02:09 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 777 ; free virtual = 7532

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14bec1686

Time (s): cpu = 00:04:27 ; elapsed = 00:02:11 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 775 ; free virtual = 7531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.033  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14bec1686

Time (s): cpu = 00:04:27 ; elapsed = 00:02:11 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 797 ; free virtual = 7532

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14bec1686

Time (s): cpu = 00:04:27 ; elapsed = 00:02:11 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 797 ; free virtual = 7532
Phase 5 Delay and Skew Optimization | Checksum: 14bec1686

Time (s): cpu = 00:04:27 ; elapsed = 00:02:11 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 796 ; free virtual = 7531

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ea4c0a77

Time (s): cpu = 00:04:37 ; elapsed = 00:02:15 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 819 ; free virtual = 7557
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.033  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a90e20cc

Time (s): cpu = 00:04:38 ; elapsed = 00:02:15 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 819 ; free virtual = 7557
Phase 6 Post Hold Fix | Checksum: 1a90e20cc

Time (s): cpu = 00:04:38 ; elapsed = 00:02:15 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 819 ; free virtual = 7557

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.3916 %
  Global Horizontal Routing Utilization  = 24.4695 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f30ae64e

Time (s): cpu = 00:04:39 ; elapsed = 00:02:15 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 827 ; free virtual = 7556

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f30ae64e

Time (s): cpu = 00:04:39 ; elapsed = 00:02:15 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 828 ; free virtual = 7556

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 287191450

Time (s): cpu = 00:04:45 ; elapsed = 00:02:19 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 826 ; free virtual = 7555

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.033  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 287191450

Time (s): cpu = 00:04:55 ; elapsed = 00:02:21 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 800 ; free virtual = 7528
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 6917b4fb

Time (s): cpu = 00:04:56 ; elapsed = 00:02:22 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 790 ; free virtual = 7518

Time (s): cpu = 00:04:56 ; elapsed = 00:02:22 . Memory (MB): peak = 3433.785 ; gain = 68.871 ; free physical = 790 ; free virtual = 7518

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:59 ; elapsed = 00:02:24 . Memory (MB): peak = 3433.785 ; gain = 108.594 ; free physical = 790 ; free virtual = 7518
INFO: [runtcl-4] Executing : report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
Command: report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3569.258 ; gain = 135.473 ; free physical = 776 ; free virtual = 7494
INFO: [runtcl-4] Executing : report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
Command: report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:54 ; elapsed = 00:00:13 . Memory (MB): peak = 3569.258 ; gain = 0.000 ; free physical = 633 ; free virtual = 7428
INFO: [runtcl-4] Executing : report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
Command: report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3638.695 ; gain = 69.438 ; free physical = 537 ; free virtual = 7268
INFO: [runtcl-4] Executing : report_route_status -file controller_route_status.rpt -pb controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file controller_bus_skew_routed.rpt -pb controller_bus_skew_routed.pb -rpx controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3638.695 ; gain = 0.000 ; free physical = 404 ; free virtual = 7236
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3638.695 ; gain = 0.000 ; free physical = 468 ; free virtual = 7227
INFO: [Common 17-206] Exiting Vivado at Fri May 10 19:17:37 2024...
