<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>SOC_XWR18XX_DMA_REQLINES</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SOC_XWR18XX_DMA_REQLINES</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros that define values for XWR18xx DMA request lines.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1c8d07bc841cf0249d1dbce5b77218c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga1c8d07bc841cf0249d1dbce5b77218c4">SOC_XWR18XX_MSS_SPIA_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(0U)   /* SPIA Channle-1 DMA Request Line                      */</td></tr>
<tr class="separator:ga1c8d07bc841cf0249d1dbce5b77218c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854763d98c9bc7db138164ad0c8146d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga854763d98c9bc7db138164ad0c8146d4">SOC_XWR18XX_MSS_SPIA_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(1U)   /* SPIA Channle-0 DMA Request Line                      */</td></tr>
<tr class="separator:ga854763d98c9bc7db138164ad0c8146d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09cf2f50c99753926a8ebbab5f65d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf09cf2f50c99753926a8ebbab5f65d87">SOC_XWR18XX_MSS_SPIB_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(2U)   /* SPIB Channle-1 DMA Request Line                      */</td></tr>
<tr class="separator:gaf09cf2f50c99753926a8ebbab5f65d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2496209b115ef680ee3e14a200e1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadc2496209b115ef680ee3e14a200e1c3">SOC_XWR18XX_MSS_SPIB_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(3U)   /* SPIB Channle-0 DMA Request Line                      */</td></tr>
<tr class="separator:gadc2496209b115ef680ee3e14a200e1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd30873eb8ca64a286c76df99d19e995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gacd30873eb8ca64a286c76df99d19e995">SOC_XWR18XX_MSS_QSPI_DMA_REQ</a>&#160;&#160;&#160;(4U)   /* QSPI DMA Request Line                                */</td></tr>
<tr class="separator:gacd30873eb8ca64a286c76df99d19e995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5635d2fd89fc2f1b7d110b466e340e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gab5635d2fd89fc2f1b7d110b466e340e0">SOC_XWR18XX_MSS_SPIA_CHAN3_DMA_REQ</a>&#160;&#160;&#160;(5U)   /* SPIA Channle-3 DMA Request Line                      */</td></tr>
<tr class="separator:gab5635d2fd89fc2f1b7d110b466e340e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea0215038dc35ab0bdc3ddd84822168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4ea0215038dc35ab0bdc3ddd84822168">SOC_XWR18XX_MSS_DCAN_IF2_DMA_REQ</a>&#160;&#160;&#160;(6U)   /* DCAN DMA request assignment For Interface Register 2 */</td></tr>
<tr class="separator:ga4ea0215038dc35ab0bdc3ddd84822168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf762145a6fd78ad02931bd78109a64f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf762145a6fd78ad02931bd78109a64f7">SOC_XWR18XX_MSS_CBUFF_DMA_REQ</a>&#160;&#160;&#160;(7U)   /* Common buffer DMA Request Line                       */</td></tr>
<tr class="separator:gaf762145a6fd78ad02931bd78109a64f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf0b858c282c1486e022fe425ccbc6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaacf0b858c282c1486e022fe425ccbc6c">SOC_XWR18XX_MSS_DCAN_IF1_DMA_REQ</a>&#160;&#160;&#160;(8U)   /* DCAN DMA request assignment For Interface Register 1 */</td></tr>
<tr class="separator:gaacf0b858c282c1486e022fe425ccbc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758994a2216855c5d617615abf94e18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga758994a2216855c5d617615abf94e18e">SOC_XWR18XX_MSS_SPIA_CHAN5_DMA_REQ</a>&#160;&#160;&#160;(9U)   /* SPIA Channle-5 DMA Request Line                      */</td></tr>
<tr class="separator:ga758994a2216855c5d617615abf94e18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5932595e4b39a9939abe0b9513d15f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5932595e4b39a9939abe0b9513d15f3f">SOC_XWR18XX_MSS_I2C_RX_DMA_REQ</a>&#160;&#160;&#160;(10U)  /* Channel ID for I2C RX DMA Request                    */</td></tr>
<tr class="separator:ga5932595e4b39a9939abe0b9513d15f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f1bd038305edd2166be8144e7b70ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga28f1bd038305edd2166be8144e7b70ae">SOC_XWR18XX_MSS_I2C_TX_DMA_REQ</a>&#160;&#160;&#160;(11U)  /* Channel ID for I2C TX DMA Request                    */</td></tr>
<tr class="separator:ga28f1bd038305edd2166be8144e7b70ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77aee68ad656cd1bdd9669852bd3171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf77aee68ad656cd1bdd9669852bd3171">SOC_XWR18XX_MSS_RTI_COMP0_DMA_REQ</a>&#160;&#160;&#160;(12U)  /* RTI DMA request  for Compare 0                       */</td></tr>
<tr class="separator:gaf77aee68ad656cd1bdd9669852bd3171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f80c310f64b4238a316acd40abeab34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga0f80c310f64b4238a316acd40abeab34">SOC_XWR18XX_MSS_RTI_COMP1_DMA_REQ</a>&#160;&#160;&#160;(13U)  /* RTI DMA request  for Compare 1                       */</td></tr>
<tr class="separator:ga0f80c310f64b4238a316acd40abeab34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2c37f5c8b0e0ae84de8945e123c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7c2c37f5c8b0e0ae84de8945e123c21b">SOC_XWR18XX_MSS_DCAN_IF3_DMA_REQ</a>&#160;&#160;&#160;(16U)  /* DCAN DMA request assignment For Interface Register 3 */</td></tr>
<tr class="separator:ga7c2c37f5c8b0e0ae84de8945e123c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1beda5eb95ede7271ca8d1aef4855d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7c1beda5eb95ede7271ca8d1aef4855d">SOC_XWR18XX_MSS_SPIA_CHAN2_DMA_REQ</a>&#160;&#160;&#160;(17U)  /* SPIA Channle-2 DMA Request Line                      */</td></tr>
<tr class="separator:ga7c1beda5eb95ede7271ca8d1aef4855d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4637046ddbaea84b95dedb5082ac01d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4637046ddbaea84b95dedb5082ac01d3">SOC_XWR18XX_MSS_RTI_COMP2_DMA_REQ</a>&#160;&#160;&#160;(18U)  /* RTI DMA request for Compare 2                        */</td></tr>
<tr class="separator:ga4637046ddbaea84b95dedb5082ac01d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a89b791a805bbf38cedec00d6472f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga94a89b791a805bbf38cedec00d6472f1">SOC_XWR18XX_MSS_RTI_COMP3_DMA_REQ</a>&#160;&#160;&#160;(19U)  /* RTI DMA request for Compare 3                        */</td></tr>
<tr class="separator:ga94a89b791a805bbf38cedec00d6472f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e6960df964c4ca2216e618ace13247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa7e6960df964c4ca2216e618ace13247">SOC_XWR18XX_MSS_WDT_DMA_REQ0</a>&#160;&#160;&#160;(20U)  /* WatchDog DMA Request 0                               */</td></tr>
<tr class="separator:gaa7e6960df964c4ca2216e618ace13247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5e982aeca158f321efb4eafff9d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2f5e982aeca158f321efb4eafff9d368">SOC_XWR18XX_MSS_WDT_DMA_REQ1</a>&#160;&#160;&#160;(21U)  /* WatchDog DMA Request 1                               */</td></tr>
<tr class="separator:ga2f5e982aeca158f321efb4eafff9d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22dc1608b7d06a8ee06ada153cb5768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa22dc1608b7d06a8ee06ada153cb5768">SOC_XWR18XX_MSS_SPIA_CHAN4_DMA_REQ</a>&#160;&#160;&#160;(22U)  /* SPIA Channle-4 DMA Request Line                      */</td></tr>
<tr class="separator:gaa22dc1608b7d06a8ee06ada153cb5768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d259f8ac0a3e82cc7423b04128c36d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5d259f8ac0a3e82cc7423b04128c36d4">SOC_XWR18XX_MSS_EPWM3_DMA_REQ0</a>&#160;&#160;&#160;(23U)  /* ePWM3 DMA Request Line-0                             */</td></tr>
<tr class="separator:ga5d259f8ac0a3e82cc7423b04128c36d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e063d0f599bbf7a6e49e383a624ee93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2e063d0f599bbf7a6e49e383a624ee93">SOC_XWR18XX_MSS_WDT_DMA_REQ2</a>&#160;&#160;&#160;(24U)  /* WatchDog DMA Request 2                               */</td></tr>
<tr class="separator:ga2e063d0f599bbf7a6e49e383a624ee93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abc2a13c52e2c9a873477ce78a34e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6abc2a13c52e2c9a873477ce78a34e3e">SOC_XWR18XX_MSS_WDT_DMA_REQ3</a>&#160;&#160;&#160;(25U)  /* WatchDog DMA Request 3                               */</td></tr>
<tr class="separator:ga6abc2a13c52e2c9a873477ce78a34e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56312c3a37af7c74e114d4222a32161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga56312c3a37af7c74e114d4222a32161e">SOC_XWR18XX_MSS_CRC_CH1_DMA_REQ</a>&#160;&#160;&#160;(26U)  /* MCRC DMA Request For Channel 1                       */</td></tr>
<tr class="separator:ga56312c3a37af7c74e114d4222a32161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad657d284dc93066b0d8a4177d6fa12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaad657d284dc93066b0d8a4177d6fa12f">SOC_XWR18XX_MSS_CRC_CH2_DMA_REQ</a>&#160;&#160;&#160;(27U)  /* MCRC DMA Request For Channel 2                       */</td></tr>
<tr class="separator:gaad657d284dc93066b0d8a4177d6fa12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836487cdb547e626161c94e6f48c62df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga836487cdb547e626161c94e6f48c62df">SOC_XWR18XX_MSS_SCIB_RX_DMA_REQ</a>&#160;&#160;&#160;(28U)  /* Channel ID for SCI2-B RX DMA Request                 */</td></tr>
<tr class="separator:ga836487cdb547e626161c94e6f48c62df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19b283ec2a5ac6626978d8606e4b5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac19b283ec2a5ac6626978d8606e4b5ad">SOC_XWR18XX_MSS_SCIB_TX_DMA_REQ</a>&#160;&#160;&#160;(29U)  /* Channel ID for SCI-B TX DMA Request                  */</td></tr>
<tr class="separator:gac19b283ec2a5ac6626978d8606e4b5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd36ddf124e3a8e97dbaf7e6f45c58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7bd36ddf124e3a8e97dbaf7e6f45c58d">SOC_XWR18XX_MSS_SCIA_RX_DMA_REQ</a>&#160;&#160;&#160;(30U)  /* Channel ID for SCI-A RX DMA Request                  */</td></tr>
<tr class="separator:ga7bd36ddf124e3a8e97dbaf7e6f45c58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ebb429a2bf34152c697aa4f45f1862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac4ebb429a2bf34152c697aa4f45f1862">SOC_XWR18XX_MSS_SCIA_TX_DMA_REQ</a>&#160;&#160;&#160;(31U)  /* Channel ID for SCI-A TX DMA Request                  */</td></tr>
<tr class="separator:gac4ebb429a2bf34152c697aa4f45f1862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e85e8fbce9ae563676c29bf12c7fdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6e85e8fbce9ae563676c29bf12c7fdf9">SOC_XWR18XX_MSS_GIO0_DMA_REQ</a>&#160;&#160;&#160;(32U)  /* GIO-0 DMA Request                                    */</td></tr>
<tr class="separator:ga6e85e8fbce9ae563676c29bf12c7fdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb781abc62029933f068c0f1522b1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5fb781abc62029933f068c0f1522b1db">SOC_XWR18XX_MSS_GIO1_DMA_REQ</a>&#160;&#160;&#160;(33U)  /* GIO-1 DMA Request                                    */</td></tr>
<tr class="separator:ga5fb781abc62029933f068c0f1522b1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14207fc0deb2bb48fbb3631b71fbe919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga14207fc0deb2bb48fbb3631b71fbe919">SOC_XWR18XX_MSS_GIO2_DMA_REQ</a>&#160;&#160;&#160;(34U)  /* GIO-2 DMA Request                                    */</td></tr>
<tr class="separator:ga14207fc0deb2bb48fbb3631b71fbe919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fc491de98063a02b1a078b37682bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga01fc491de98063a02b1a078b37682bc5">SOC_XWR18XX_MSS_EPWM1_DMA_REQ0</a>&#160;&#160;&#160;(35U)  /* ePWM1 DMA Request Line-0                             */</td></tr>
<tr class="separator:ga01fc491de98063a02b1a078b37682bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cabaf6a0cf83efba28dd5ddce4ddf4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3cabaf6a0cf83efba28dd5ddce4ddf4d">SOC_XWR18XX_MSS_SPIB_CHAN2_DMA_REQ</a>&#160;&#160;&#160;(37U)  /* SPIB Channle-2 DMA Request Line                      */</td></tr>
<tr class="separator:ga3cabaf6a0cf83efba28dd5ddce4ddf4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176b0ea2a8d17e169de2d5ae7ddac326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga176b0ea2a8d17e169de2d5ae7ddac326">SOC_XWR18XX_MSS_SPIB_CHAN3_DMA_REQ</a>&#160;&#160;&#160;(38U)  /* SPIB Channle-3 DMA Request Line                      */</td></tr>
<tr class="separator:ga176b0ea2a8d17e169de2d5ae7ddac326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82563fc7a4d2a5f4314ef11a85e39f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga82563fc7a4d2a5f4314ef11a85e39f83">SOC_XWR18XX_MSS_EPWM1_DMA_REQ1</a>&#160;&#160;&#160;(39U)  /* ePWM1 DMA Request Line-1                             */</td></tr>
<tr class="separator:ga82563fc7a4d2a5f4314ef11a85e39f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfaf85fa62a8dd79ee6491d9c840ed99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadfaf85fa62a8dd79ee6491d9c840ed99">SOC_XWR18XX_MSS_EPWM2_DMA_REQ1</a>&#160;&#160;&#160;(40U)  /* ePWM2 DMA Request Line-1                             */</td></tr>
<tr class="separator:gadfaf85fa62a8dd79ee6491d9c840ed99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb1ba8e0607fadf06ae372e4cde5637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2cb1ba8e0607fadf06ae372e4cde5637">SOC_XWR18XX_MSS_EPWM2_DMA_REQ2</a>&#160;&#160;&#160;(41U)  /* ePWM2 DMA Request Line-2                             */</td></tr>
<tr class="separator:ga2cb1ba8e0607fadf06ae372e4cde5637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9737efc8ff356de1effa0bb9d911f487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9737efc8ff356de1effa0bb9d911f487">SOC_XWR18XX_MSS_SPIB_CHAN4_DMA_REQ</a>&#160;&#160;&#160;(42U)  /* SPIB Channle-4 DMA Request Line                      */</td></tr>
<tr class="separator:ga9737efc8ff356de1effa0bb9d911f487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafa502854a3c947568038311f09c86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gacafa502854a3c947568038311f09c86c">SOC_XWR18XX_MSS_SPIB_CHAN5_DMA_REQ</a>&#160;&#160;&#160;(43U)  /* SPIB Channle-5 DMA Request Line                      */</td></tr>
<tr class="separator:gacafa502854a3c947568038311f09c86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008338fc491b53e8333b99f469402357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga008338fc491b53e8333b99f469402357">SOC_XWR18XX_MSS_EPWM1_DMA_REQ2</a>&#160;&#160;&#160;(45U)  /* ePWM1 DMA Request Line-2                             */</td></tr>
<tr class="separator:ga008338fc491b53e8333b99f469402357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ed63524f1dcba735ea88a0bf3d16e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad0ed63524f1dcba735ea88a0bf3d16e2">SOC_XWR18XX_MSS_GIO14_DMA_REQ</a>&#160;&#160;&#160;(46U)  /* GIO-14 DMA Request                                   */</td></tr>
<tr class="separator:gad0ed63524f1dcba735ea88a0bf3d16e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2867eac77bec6613d6f43f16eeda1d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2867eac77bec6613d6f43f16eeda1d5c">SOC_XWR18XX_MSS_GIO15_DMA_REQ</a>&#160;&#160;&#160;(47U)  /* GIO-15 DMA Request                                   */</td></tr>
<tr class="separator:ga2867eac77bec6613d6f43f16eeda1d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fb5fbc9cfa0e5d1a34e5c9c78e7e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga95fb5fbc9cfa0e5d1a34e5c9c78e7e8c">SOC_XWR18XX_MSS_SHA0_DMA_REQ</a>&#160;&#160;&#160;(48U)  /* CRYPTO SHA-0 DMA Request                             */</td></tr>
<tr class="separator:ga95fb5fbc9cfa0e5d1a34e5c9c78e7e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae765f20418186b6aee27594bad3cd9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae765f20418186b6aee27594bad3cd9fb">SOC_XWR18XX_MSS_SHA1_DMA_REQ</a>&#160;&#160;&#160;(49U)  /* CRYPTO SHA-1 DMA Request                             */</td></tr>
<tr class="separator:gae765f20418186b6aee27594bad3cd9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab11bfed20d8680411eab993bc27f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8ab11bfed20d8680411eab993bc27f5d">SOC_XWR18XX_MSS_SHA2_DMA_REQ</a>&#160;&#160;&#160;(50U)  /* CRYPTO SHA-2 DMA Request                             */</td></tr>
<tr class="separator:ga8ab11bfed20d8680411eab993bc27f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d90d0c7210deaea3a22f9aa0d519829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9d90d0c7210deaea3a22f9aa0d519829">SOC_XWR18XX_MSS_SHA3_DMA_REQ</a>&#160;&#160;&#160;(51U)  /* CRYPTO SHA-3 DMA Request                             */</td></tr>
<tr class="separator:ga9d90d0c7210deaea3a22f9aa0d519829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539c728ae00ed51fa79bc19b8f86aad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga539c728ae00ed51fa79bc19b8f86aad0">SOC_XWR18XX_MSS_SHA4_DMA_REQ</a>&#160;&#160;&#160;(52U)  /* CRYPTO SHA-4 DMA Request                             */</td></tr>
<tr class="separator:ga539c728ae00ed51fa79bc19b8f86aad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000c802bd6f462f7af833b360840db9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga000c802bd6f462f7af833b360840db9b">SOC_XWR18XX_MSS_SHA5_DMA_REQ</a>&#160;&#160;&#160;(53U)  /* CRYPTO SHA-5 DMA Request                             */</td></tr>
<tr class="separator:ga000c802bd6f462f7af833b360840db9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f538096227b8b1b98ad26284daafda4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6f538096227b8b1b98ad26284daafda4">SOC_XWR18XX_MSS_AES0_DMA_REQ</a>&#160;&#160;&#160;(54U)  /* CRYPTO AES-0 DMA Request                             */</td></tr>
<tr class="separator:ga6f538096227b8b1b98ad26284daafda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e1d45f2b77a614dc22a5146e19ff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga81e1d45f2b77a614dc22a5146e19ff9e">SOC_XWR18XX_MSS_AES1_DMA_REQ</a>&#160;&#160;&#160;(55U)  /* CRYPTO AES-1 DMA Request                             */</td></tr>
<tr class="separator:ga81e1d45f2b77a614dc22a5146e19ff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb42ccfe5e0a22fd7fc1356bcf108715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gafb42ccfe5e0a22fd7fc1356bcf108715">SOC_XWR18XX_MSS_AES2_DMA_REQ</a>&#160;&#160;&#160;(56U)  /* CRYPTO AES-2 DMA Request                             */</td></tr>
<tr class="separator:gafb42ccfe5e0a22fd7fc1356bcf108715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904e0893f268ee8b1fe41a8bdbaf888e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga904e0893f268ee8b1fe41a8bdbaf888e">SOC_XWR18XX_MSS_AES3_DMA_REQ</a>&#160;&#160;&#160;(57U)  /* CRYPTO AES-3 DMA Request                             */</td></tr>
<tr class="separator:ga904e0893f268ee8b1fe41a8bdbaf888e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ec3fb6a2f1146ebada29a6edc47624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga27ec3fb6a2f1146ebada29a6edc47624">SOC_XWR18XX_MSS_AES4_DMA_REQ</a>&#160;&#160;&#160;(58U)  /* CRYPTO AES-4 DMA Request                             */</td></tr>
<tr class="separator:ga27ec3fb6a2f1146ebada29a6edc47624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab2869a7305415f2dee558d9f09b310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8ab2869a7305415f2dee558d9f09b310">SOC_XWR18XX_MSS_AES5_DMA_REQ</a>&#160;&#160;&#160;(59U)  /* CRYPTO AES-5 DMA Request                             */</td></tr>
<tr class="separator:ga8ab2869a7305415f2dee558d9f09b310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a526973b1dbac938f4ef88db1889ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9a526973b1dbac938f4ef88db1889ad8">SOC_XWR18XX_MSS_AES6_DMA_REQ</a>&#160;&#160;&#160;(60U)  /* CRYPTO AES-6 DMA Request                             */</td></tr>
<tr class="separator:ga9a526973b1dbac938f4ef88db1889ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32b569ef21c4720a6d752e5488dc163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gab32b569ef21c4720a6d752e5488dc163">SOC_XWR18XX_MSS_AES7_DMA_REQ</a>&#160;&#160;&#160;(61U)  /* CRYPTO AES-7 DMA Request                             */</td></tr>
<tr class="separator:gab32b569ef21c4720a6d752e5488dc163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bdd6dfcf15e77ef8d816a77ea1ae7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad4bdd6dfcf15e77ef8d816a77ea1ae7b">SOC_XWR18XX_MSS_MACN_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(62U)  /* MCAN/CAN-FD Channel-0 DMA Request                    */</td></tr>
<tr class="separator:gad4bdd6dfcf15e77ef8d816a77ea1ae7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1b0b2cb7d874383a80768d89834942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6e1b0b2cb7d874383a80768d89834942">SOC_XWR18XX_MSS_MACN_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(63U)  /* MCAN/CAN-FD Channel-1 DMA Request                    */</td></tr>
<tr class="separator:ga6e1b0b2cb7d874383a80768d89834942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294274d06df1a707bad991b36bd3d160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga294274d06df1a707bad991b36bd3d160">SOC_XWR18XX_NUM_DMA_CHANNELS_PER_INSTANCE</a>&#160;&#160;&#160;(32U)  /* Number of DMA channels per DMA instance              */</td></tr>
<tr class="separator:ga294274d06df1a707bad991b36bd3d160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52503aaa4e85be6945553a8997b6806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf52503aaa4e85be6945553a8997b6806">SOC_XWR18XX_NUM_DMA_REQLINES_PER_INSTANCE</a>&#160;&#160;&#160;(64U)  /* Number of DMA REQ Lines per DMA instance             */</td></tr>
<tr class="separator:gaf52503aaa4e85be6945553a8997b6806"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Macros that define values for XWR18xx DMA request lines. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga6f538096227b8b1b98ad26284daafda4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_AES0_DMA_REQ&#160;&#160;&#160;(54U)  /* CRYPTO AES-0 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00232">232</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81e1d45f2b77a614dc22a5146e19ff9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_AES1_DMA_REQ&#160;&#160;&#160;(55U)  /* CRYPTO AES-1 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00233">233</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb42ccfe5e0a22fd7fc1356bcf108715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_AES2_DMA_REQ&#160;&#160;&#160;(56U)  /* CRYPTO AES-2 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00234">234</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga904e0893f268ee8b1fe41a8bdbaf888e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_AES3_DMA_REQ&#160;&#160;&#160;(57U)  /* CRYPTO AES-3 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00235">235</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27ec3fb6a2f1146ebada29a6edc47624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_AES4_DMA_REQ&#160;&#160;&#160;(58U)  /* CRYPTO AES-4 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00236">236</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ab2869a7305415f2dee558d9f09b310"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_AES5_DMA_REQ&#160;&#160;&#160;(59U)  /* CRYPTO AES-5 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00237">237</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a526973b1dbac938f4ef88db1889ad8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_AES6_DMA_REQ&#160;&#160;&#160;(60U)  /* CRYPTO AES-6 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00238">238</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab32b569ef21c4720a6d752e5488dc163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_AES7_DMA_REQ&#160;&#160;&#160;(61U)  /* CRYPTO AES-7 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00239">239</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf762145a6fd78ad02931bd78109a64f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CBUFF_DMA_REQ&#160;&#160;&#160;(7U)   /* Common buffer DMA Request Line                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00187">187</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56312c3a37af7c74e114d4222a32161e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CRC_CH1_DMA_REQ&#160;&#160;&#160;(26U)  /* MCRC DMA Request For Channel 1                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00204">204</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad657d284dc93066b0d8a4177d6fa12f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CRC_CH2_DMA_REQ&#160;&#160;&#160;(27U)  /* MCRC DMA Request For Channel 2                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00205">205</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaacf0b858c282c1486e022fe425ccbc6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCAN_IF1_DMA_REQ&#160;&#160;&#160;(8U)   /* DCAN DMA request assignment For Interface Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00188">188</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ea0215038dc35ab0bdc3ddd84822168"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCAN_IF2_DMA_REQ&#160;&#160;&#160;(6U)   /* DCAN DMA request assignment For Interface Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00186">186</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c2c37f5c8b0e0ae84de8945e123c21b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCAN_IF3_DMA_REQ&#160;&#160;&#160;(16U)  /* DCAN DMA request assignment For Interface Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00194">194</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01fc491de98063a02b1a078b37682bc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM1_DMA_REQ0&#160;&#160;&#160;(35U)  /* ePWM1 DMA Request Line-0                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00214">214</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82563fc7a4d2a5f4314ef11a85e39f83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM1_DMA_REQ1&#160;&#160;&#160;(39U)  /* ePWM1 DMA Request Line-1                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00217">217</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga008338fc491b53e8333b99f469402357"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM1_DMA_REQ2&#160;&#160;&#160;(45U)  /* ePWM1 DMA Request Line-2                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00222">222</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfaf85fa62a8dd79ee6491d9c840ed99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM2_DMA_REQ1&#160;&#160;&#160;(40U)  /* ePWM2 DMA Request Line-1                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00218">218</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cb1ba8e0607fadf06ae372e4cde5637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM2_DMA_REQ2&#160;&#160;&#160;(41U)  /* ePWM2 DMA Request Line-2                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00219">219</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d259f8ac0a3e82cc7423b04128c36d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM3_DMA_REQ0&#160;&#160;&#160;(23U)  /* ePWM3 DMA Request Line-0                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00201">201</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e85e8fbce9ae563676c29bf12c7fdf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GIO0_DMA_REQ&#160;&#160;&#160;(32U)  /* GIO-0 DMA Request                                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00211">211</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad0ed63524f1dcba735ea88a0bf3d16e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GIO14_DMA_REQ&#160;&#160;&#160;(46U)  /* GIO-14 DMA Request                                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00223">223</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2867eac77bec6613d6f43f16eeda1d5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GIO15_DMA_REQ&#160;&#160;&#160;(47U)  /* GIO-15 DMA Request                                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00224">224</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fb781abc62029933f068c0f1522b1db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GIO1_DMA_REQ&#160;&#160;&#160;(33U)  /* GIO-1 DMA Request                                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00212">212</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14207fc0deb2bb48fbb3631b71fbe919"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GIO2_DMA_REQ&#160;&#160;&#160;(34U)  /* GIO-2 DMA Request                                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00213">213</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5932595e4b39a9939abe0b9513d15f3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_I2C_RX_DMA_REQ&#160;&#160;&#160;(10U)  /* Channel ID for I2C RX DMA Request                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00190">190</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28f1bd038305edd2166be8144e7b70ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_I2C_TX_DMA_REQ&#160;&#160;&#160;(11U)  /* Channel ID for I2C TX DMA Request                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00191">191</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4bdd6dfcf15e77ef8d816a77ea1ae7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MACN_CHAN0_DMA_REQ&#160;&#160;&#160;(62U)  /* MCAN/CAN-FD Channel-0 DMA Request                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00241">241</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e1b0b2cb7d874383a80768d89834942"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MACN_CHAN1_DMA_REQ&#160;&#160;&#160;(63U)  /* MCAN/CAN-FD Channel-1 DMA Request                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00242">242</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd30873eb8ca64a286c76df99d19e995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_QSPI_DMA_REQ&#160;&#160;&#160;(4U)   /* QSPI DMA Request Line                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00184">184</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf77aee68ad656cd1bdd9669852bd3171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_COMP0_DMA_REQ&#160;&#160;&#160;(12U)  /* RTI DMA request  for Compare 0                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00192">192</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f80c310f64b4238a316acd40abeab34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_COMP1_DMA_REQ&#160;&#160;&#160;(13U)  /* RTI DMA request  for Compare 1                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00193">193</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4637046ddbaea84b95dedb5082ac01d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_COMP2_DMA_REQ&#160;&#160;&#160;(18U)  /* RTI DMA request for Compare 2                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00196">196</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94a89b791a805bbf38cedec00d6472f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_COMP3_DMA_REQ&#160;&#160;&#160;(19U)  /* RTI DMA request for Compare 3                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00197">197</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bd36ddf124e3a8e97dbaf7e6f45c58d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SCIA_RX_DMA_REQ&#160;&#160;&#160;(30U)  /* Channel ID for SCI-A RX DMA Request                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00208">208</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4ebb429a2bf34152c697aa4f45f1862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SCIA_TX_DMA_REQ&#160;&#160;&#160;(31U)  /* Channel ID for SCI-A TX DMA Request                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00209">209</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga836487cdb547e626161c94e6f48c62df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SCIB_RX_DMA_REQ&#160;&#160;&#160;(28U)  /* Channel ID for SCI2-B RX DMA Request                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00206">206</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac19b283ec2a5ac6626978d8606e4b5ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SCIB_TX_DMA_REQ&#160;&#160;&#160;(29U)  /* Channel ID for SCI-B TX DMA Request                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00207">207</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95fb5fbc9cfa0e5d1a34e5c9c78e7e8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SHA0_DMA_REQ&#160;&#160;&#160;(48U)  /* CRYPTO SHA-0 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00226">226</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae765f20418186b6aee27594bad3cd9fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SHA1_DMA_REQ&#160;&#160;&#160;(49U)  /* CRYPTO SHA-1 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00227">227</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ab11bfed20d8680411eab993bc27f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SHA2_DMA_REQ&#160;&#160;&#160;(50U)  /* CRYPTO SHA-2 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00228">228</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d90d0c7210deaea3a22f9aa0d519829"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SHA3_DMA_REQ&#160;&#160;&#160;(51U)  /* CRYPTO SHA-3 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00229">229</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga539c728ae00ed51fa79bc19b8f86aad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SHA4_DMA_REQ&#160;&#160;&#160;(52U)  /* CRYPTO SHA-4 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00230">230</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga000c802bd6f462f7af833b360840db9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SHA5_DMA_REQ&#160;&#160;&#160;(53U)  /* CRYPTO SHA-5 DMA Request                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00231">231</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga854763d98c9bc7db138164ad0c8146d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIA_CHAN0_DMA_REQ&#160;&#160;&#160;(1U)   /* SPIA Channle-0 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00181">181</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c8d07bc841cf0249d1dbce5b77218c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIA_CHAN1_DMA_REQ&#160;&#160;&#160;(0U)   /* SPIA Channle-1 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00180">180</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c1beda5eb95ede7271ca8d1aef4855d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIA_CHAN2_DMA_REQ&#160;&#160;&#160;(17U)  /* SPIA Channle-2 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00195">195</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5635d2fd89fc2f1b7d110b466e340e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIA_CHAN3_DMA_REQ&#160;&#160;&#160;(5U)   /* SPIA Channle-3 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00185">185</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa22dc1608b7d06a8ee06ada153cb5768"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIA_CHAN4_DMA_REQ&#160;&#160;&#160;(22U)  /* SPIA Channle-4 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00200">200</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga758994a2216855c5d617615abf94e18e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIA_CHAN5_DMA_REQ&#160;&#160;&#160;(9U)   /* SPIA Channle-5 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00189">189</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc2496209b115ef680ee3e14a200e1c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIB_CHAN0_DMA_REQ&#160;&#160;&#160;(3U)   /* SPIB Channle-0 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00183">183</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf09cf2f50c99753926a8ebbab5f65d87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIB_CHAN1_DMA_REQ&#160;&#160;&#160;(2U)   /* SPIB Channle-1 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00182">182</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cabaf6a0cf83efba28dd5ddce4ddf4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIB_CHAN2_DMA_REQ&#160;&#160;&#160;(37U)  /* SPIB Channle-2 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00215">215</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga176b0ea2a8d17e169de2d5ae7ddac326"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIB_CHAN3_DMA_REQ&#160;&#160;&#160;(38U)  /* SPIB Channle-3 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00216">216</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9737efc8ff356de1effa0bb9d911f487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIB_CHAN4_DMA_REQ&#160;&#160;&#160;(42U)  /* SPIB Channle-4 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00220">220</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacafa502854a3c947568038311f09c86c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIB_CHAN5_DMA_REQ&#160;&#160;&#160;(43U)  /* SPIB Channle-5 DMA Request Line                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00221">221</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7e6960df964c4ca2216e618ace13247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_DMA_REQ0&#160;&#160;&#160;(20U)  /* WatchDog DMA Request 0                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00198">198</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f5e982aeca158f321efb4eafff9d368"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_DMA_REQ1&#160;&#160;&#160;(21U)  /* WatchDog DMA Request 1                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00199">199</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e063d0f599bbf7a6e49e383a624ee93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_DMA_REQ2&#160;&#160;&#160;(24U)  /* WatchDog DMA Request 2                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00202">202</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6abc2a13c52e2c9a873477ce78a34e3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_DMA_REQ3&#160;&#160;&#160;(25U)  /* WatchDog DMA Request 3                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00203">203</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga294274d06df1a707bad991b36bd3d160"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_NUM_DMA_CHANNELS_PER_INSTANCE&#160;&#160;&#160;(32U)  /* Number of DMA channels per DMA instance              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00244">244</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf52503aaa4e85be6945553a8997b6806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_NUM_DMA_REQLINES_PER_INSTANCE&#160;&#160;&#160;(64U)  /* Number of DMA REQ Lines per DMA instance             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00245">245</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
